
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004fb4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404fb4  00404fb4  00014fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008dc  20400000  00404fbc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001c8  204008dc  00405898  000208dc  2**2
                  ALLOC
  4 .stack        00002004  20400aa4  00405a60  000208dc  2**0
                  ALLOC
  5 .heap         00000200  20402aa8  00407a64  000208dc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208dc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002090a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000a698  00000000  00000000  00020963  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000017f7  00000000  00000000  0002affb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006b36  00000000  00000000  0002c7f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b78  00000000  00000000  00033328  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a88  00000000  00000000  00033ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e490  00000000  00000000  00034928  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ab83  00000000  00000000  00052db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008af93  00000000  00000000  0005d93b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003c74  00000000  00000000  000e88d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402aa8 	.word	0x20402aa8
  400004:	004013f1 	.word	0x004013f1
  400008:	004014a1 	.word	0x004014a1
  40000c:	004014a1 	.word	0x004014a1
  400010:	004014a1 	.word	0x004014a1
  400014:	004014a1 	.word	0x004014a1
  400018:	004014a1 	.word	0x004014a1
	...
  40002c:	004014a1 	.word	0x004014a1
  400030:	004014a1 	.word	0x004014a1
  400034:	00000000 	.word	0x00000000
  400038:	004014a1 	.word	0x004014a1
  40003c:	004014a1 	.word	0x004014a1
  400040:	004014a1 	.word	0x004014a1
  400044:	004014a1 	.word	0x004014a1
  400048:	004014a1 	.word	0x004014a1
  40004c:	004014a1 	.word	0x004014a1
  400050:	004014a1 	.word	0x004014a1
  400054:	004014a1 	.word	0x004014a1
  400058:	004014a1 	.word	0x004014a1
  40005c:	004014a1 	.word	0x004014a1
  400060:	004014a1 	.word	0x004014a1
  400064:	00000000 	.word	0x00000000
  400068:	00400a81 	.word	0x00400a81
  40006c:	00400a99 	.word	0x00400a99
  400070:	00400ab1 	.word	0x00400ab1
  400074:	004014a1 	.word	0x004014a1
  400078:	00401d1d 	.word	0x00401d1d
  40007c:	004014a1 	.word	0x004014a1
  400080:	00400ac9 	.word	0x00400ac9
  400084:	00400ae1 	.word	0x00400ae1
  400088:	004014a1 	.word	0x004014a1
  40008c:	004014a1 	.word	0x004014a1
  400090:	004014a1 	.word	0x004014a1
  400094:	004014a1 	.word	0x004014a1
  400098:	004014a1 	.word	0x004014a1
  40009c:	004014a1 	.word	0x004014a1
  4000a0:	004014a1 	.word	0x004014a1
  4000a4:	004014a1 	.word	0x004014a1
  4000a8:	004014a1 	.word	0x004014a1
  4000ac:	004014a1 	.word	0x004014a1
  4000b0:	004014a1 	.word	0x004014a1
  4000b4:	004014a1 	.word	0x004014a1
  4000b8:	004014a1 	.word	0x004014a1
  4000bc:	004014a1 	.word	0x004014a1
  4000c0:	004014a1 	.word	0x004014a1
  4000c4:	004014a1 	.word	0x004014a1
  4000c8:	004014a1 	.word	0x004014a1
  4000cc:	004014a1 	.word	0x004014a1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004014a1 	.word	0x004014a1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004014a1 	.word	0x004014a1
  4000e0:	004014a1 	.word	0x004014a1
  4000e4:	004014a1 	.word	0x004014a1
  4000e8:	004014a1 	.word	0x004014a1
  4000ec:	004014a1 	.word	0x004014a1
  4000f0:	004014a1 	.word	0x004014a1
  4000f4:	004014a1 	.word	0x004014a1
  4000f8:	004014a1 	.word	0x004014a1
  4000fc:	004014a1 	.word	0x004014a1
  400100:	004014a1 	.word	0x004014a1
  400104:	004014a1 	.word	0x004014a1
  400108:	004014a1 	.word	0x004014a1
  40010c:	004014a1 	.word	0x004014a1
  400110:	004014a1 	.word	0x004014a1
	...
  400120:	004014a1 	.word	0x004014a1
  400124:	004014a1 	.word	0x004014a1
  400128:	00401eb1 	.word	0x00401eb1
  40012c:	004014a1 	.word	0x004014a1
  400130:	004014a1 	.word	0x004014a1
  400134:	00000000 	.word	0x00000000
  400138:	004014a1 	.word	0x004014a1
  40013c:	004014a1 	.word	0x004014a1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008dc 	.word	0x204008dc
  40015c:	00000000 	.word	0x00000000
  400160:	00404fbc 	.word	0x00404fbc

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008e0 	.word	0x204008e0
  400190:	00404fbc 	.word	0x00404fbc
  400194:	00404fbc 	.word	0x00404fbc
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400bf9 	.word	0x00400bf9
  40021c:	00400c65 	.word	0x00400c65
  400220:	00400cd5 	.word	0x00400cd5

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400c31 	.word	0x00400c31
  400290:	00400d4d 	.word	0x00400d4d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400d69 	.word	0x00400d69
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400d85 	.word	0x00400d85
  400408:	00400da1 	.word	0x00400da1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401615 	.word	0x00401615
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400af9 	.word	0x00400af9
  40050c:	00400b75 	.word	0x00400b75
  400510:	004014a9 	.word	0x004014a9
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	204009cc 	.word	0x204009cc
  400568:	204009d4 	.word	0x204009d4

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	204009d0 	.word	0x204009d0
  4005d4:	204009d4 	.word	0x204009d4

004005d8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d8:	b480      	push	{r7}
  4005da:	b085      	sub	sp, #20
  4005dc:	af00      	add	r7, sp, #0
  4005de:	60f8      	str	r0, [r7, #12]
  4005e0:	60b9      	str	r1, [r7, #8]
  4005e2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d003      	beq.n	4005f2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4005f0:	e002      	b.n	4005f8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f2:	68fb      	ldr	r3, [r7, #12]
  4005f4:	68ba      	ldr	r2, [r7, #8]
  4005f6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f8:	bf00      	nop
  4005fa:	3714      	adds	r7, #20
  4005fc:	46bd      	mov	sp, r7
  4005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400602:	4770      	bx	lr

00400604 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400604:	b480      	push	{r7}
  400606:	b083      	sub	sp, #12
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
  40060c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40060e:	687b      	ldr	r3, [r7, #4]
  400610:	683a      	ldr	r2, [r7, #0]
  400612:	631a      	str	r2, [r3, #48]	; 0x30
}
  400614:	bf00      	nop
  400616:	370c      	adds	r7, #12
  400618:	46bd      	mov	sp, r7
  40061a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061e:	4770      	bx	lr

00400620 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400620:	b480      	push	{r7}
  400622:	b083      	sub	sp, #12
  400624:	af00      	add	r7, sp, #0
  400626:	6078      	str	r0, [r7, #4]
  400628:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40062a:	687b      	ldr	r3, [r7, #4]
  40062c:	683a      	ldr	r2, [r7, #0]
  40062e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400630:	bf00      	nop
  400632:	370c      	adds	r7, #12
  400634:	46bd      	mov	sp, r7
  400636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40063a:	4770      	bx	lr

0040063c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40063c:	b480      	push	{r7}
  40063e:	b087      	sub	sp, #28
  400640:	af00      	add	r7, sp, #0
  400642:	60f8      	str	r0, [r7, #12]
  400644:	60b9      	str	r1, [r7, #8]
  400646:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40064e:	68bb      	ldr	r3, [r7, #8]
  400650:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400654:	d04a      	beq.n	4006ec <pio_set_peripheral+0xb0>
  400656:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40065a:	d808      	bhi.n	40066e <pio_set_peripheral+0x32>
  40065c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400660:	d016      	beq.n	400690 <pio_set_peripheral+0x54>
  400662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400666:	d02c      	beq.n	4006c2 <pio_set_peripheral+0x86>
  400668:	2b00      	cmp	r3, #0
  40066a:	d069      	beq.n	400740 <pio_set_peripheral+0x104>
  40066c:	e064      	b.n	400738 <pio_set_peripheral+0xfc>
  40066e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400672:	d065      	beq.n	400740 <pio_set_peripheral+0x104>
  400674:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400678:	d803      	bhi.n	400682 <pio_set_peripheral+0x46>
  40067a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40067e:	d04a      	beq.n	400716 <pio_set_peripheral+0xda>
  400680:	e05a      	b.n	400738 <pio_set_peripheral+0xfc>
  400682:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400686:	d05b      	beq.n	400740 <pio_set_peripheral+0x104>
  400688:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40068c:	d058      	beq.n	400740 <pio_set_peripheral+0x104>
  40068e:	e053      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400690:	68fb      	ldr	r3, [r7, #12]
  400692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400694:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40069a:	687b      	ldr	r3, [r7, #4]
  40069c:	43d9      	mvns	r1, r3
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	400b      	ands	r3, r1
  4006a2:	401a      	ands	r2, r3
  4006a4:	68fb      	ldr	r3, [r7, #12]
  4006a6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ac:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	43d9      	mvns	r1, r3
  4006b6:	697b      	ldr	r3, [r7, #20]
  4006b8:	400b      	ands	r3, r1
  4006ba:	401a      	ands	r2, r3
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006c0:	e03a      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c8:	687a      	ldr	r2, [r7, #4]
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	431a      	orrs	r2, r3
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d8:	68fb      	ldr	r3, [r7, #12]
  4006da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	43d9      	mvns	r1, r3
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	400b      	ands	r3, r1
  4006e4:	401a      	ands	r2, r3
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006ea:	e025      	b.n	400738 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006f0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	43d9      	mvns	r1, r3
  4006fa:	697b      	ldr	r3, [r7, #20]
  4006fc:	400b      	ands	r3, r1
  4006fe:	401a      	ands	r2, r3
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400708:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40070a:	687a      	ldr	r2, [r7, #4]
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	431a      	orrs	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400714:	e010      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40071a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40071c:	687a      	ldr	r2, [r7, #4]
  40071e:	697b      	ldr	r3, [r7, #20]
  400720:	431a      	orrs	r2, r3
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400736:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	687a      	ldr	r2, [r7, #4]
  40073c:	605a      	str	r2, [r3, #4]
  40073e:	e000      	b.n	400742 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400740:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400742:	371c      	adds	r7, #28
  400744:	46bd      	mov	sp, r7
  400746:	f85d 7b04 	ldr.w	r7, [sp], #4
  40074a:	4770      	bx	lr

0040074c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40074c:	b580      	push	{r7, lr}
  40074e:	b084      	sub	sp, #16
  400750:	af00      	add	r7, sp, #0
  400752:	60f8      	str	r0, [r7, #12]
  400754:	60b9      	str	r1, [r7, #8]
  400756:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400758:	68b9      	ldr	r1, [r7, #8]
  40075a:	68f8      	ldr	r0, [r7, #12]
  40075c:	4b19      	ldr	r3, [pc, #100]	; (4007c4 <pio_set_input+0x78>)
  40075e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	f003 0301 	and.w	r3, r3, #1
  400766:	461a      	mov	r2, r3
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b16      	ldr	r3, [pc, #88]	; (4007c8 <pio_set_input+0x7c>)
  40076e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 030a 	and.w	r3, r3, #10
  400776:	2b00      	cmp	r3, #0
  400778:	d003      	beq.n	400782 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	621a      	str	r2, [r3, #32]
  400780:	e002      	b.n	400788 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400782:	68fb      	ldr	r3, [r7, #12]
  400784:	68ba      	ldr	r2, [r7, #8]
  400786:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400788:	687b      	ldr	r3, [r7, #4]
  40078a:	f003 0302 	and.w	r3, r3, #2
  40078e:	2b00      	cmp	r3, #0
  400790:	d004      	beq.n	40079c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40079a:	e008      	b.n	4007ae <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	f003 0308 	and.w	r3, r3, #8
  4007a2:	2b00      	cmp	r3, #0
  4007a4:	d003      	beq.n	4007ae <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	68ba      	ldr	r2, [r7, #8]
  4007b8:	601a      	str	r2, [r3, #0]
}
  4007ba:	bf00      	nop
  4007bc:	3710      	adds	r7, #16
  4007be:	46bd      	mov	sp, r7
  4007c0:	bd80      	pop	{r7, pc}
  4007c2:	bf00      	nop
  4007c4:	004008e1 	.word	0x004008e1
  4007c8:	004005d9 	.word	0x004005d9

004007cc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007cc:	b580      	push	{r7, lr}
  4007ce:	b084      	sub	sp, #16
  4007d0:	af00      	add	r7, sp, #0
  4007d2:	60f8      	str	r0, [r7, #12]
  4007d4:	60b9      	str	r1, [r7, #8]
  4007d6:	607a      	str	r2, [r7, #4]
  4007d8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007da:	68b9      	ldr	r1, [r7, #8]
  4007dc:	68f8      	ldr	r0, [r7, #12]
  4007de:	4b12      	ldr	r3, [pc, #72]	; (400828 <pio_set_output+0x5c>)
  4007e0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007e2:	69ba      	ldr	r2, [r7, #24]
  4007e4:	68b9      	ldr	r1, [r7, #8]
  4007e6:	68f8      	ldr	r0, [r7, #12]
  4007e8:	4b10      	ldr	r3, [pc, #64]	; (40082c <pio_set_output+0x60>)
  4007ea:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007ec:	683b      	ldr	r3, [r7, #0]
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d003      	beq.n	4007fa <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	68ba      	ldr	r2, [r7, #8]
  4007f6:	651a      	str	r2, [r3, #80]	; 0x50
  4007f8:	e002      	b.n	400800 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400800:	687b      	ldr	r3, [r7, #4]
  400802:	2b00      	cmp	r3, #0
  400804:	d003      	beq.n	40080e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	68ba      	ldr	r2, [r7, #8]
  40080a:	631a      	str	r2, [r3, #48]	; 0x30
  40080c:	e002      	b.n	400814 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	68ba      	ldr	r2, [r7, #8]
  400812:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400814:	68fb      	ldr	r3, [r7, #12]
  400816:	68ba      	ldr	r2, [r7, #8]
  400818:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	68ba      	ldr	r2, [r7, #8]
  40081e:	601a      	str	r2, [r3, #0]
}
  400820:	bf00      	nop
  400822:	3710      	adds	r7, #16
  400824:	46bd      	mov	sp, r7
  400826:	bd80      	pop	{r7, pc}
  400828:	004008e1 	.word	0x004008e1
  40082c:	004005d9 	.word	0x004005d9

00400830 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40083e:	683b      	ldr	r3, [r7, #0]
  400840:	4013      	ands	r3, r2
  400842:	2b00      	cmp	r3, #0
  400844:	d101      	bne.n	40084a <pio_get_output_data_status+0x1a>
		return 0;
  400846:	2300      	movs	r3, #0
  400848:	e000      	b.n	40084c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40084a:	2301      	movs	r3, #1
	}
}
  40084c:	4618      	mov	r0, r3
  40084e:	370c      	adds	r7, #12
  400850:	46bd      	mov	sp, r7
  400852:	f85d 7b04 	ldr.w	r7, [sp], #4
  400856:	4770      	bx	lr

00400858 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400858:	b480      	push	{r7}
  40085a:	b085      	sub	sp, #20
  40085c:	af00      	add	r7, sp, #0
  40085e:	60f8      	str	r0, [r7, #12]
  400860:	60b9      	str	r1, [r7, #8]
  400862:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	f003 0310 	and.w	r3, r3, #16
  40086a:	2b00      	cmp	r3, #0
  40086c:	d020      	beq.n	4008b0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40086e:	68fb      	ldr	r3, [r7, #12]
  400870:	68ba      	ldr	r2, [r7, #8]
  400872:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400876:	687b      	ldr	r3, [r7, #4]
  400878:	f003 0320 	and.w	r3, r3, #32
  40087c:	2b00      	cmp	r3, #0
  40087e:	d004      	beq.n	40088a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	68ba      	ldr	r2, [r7, #8]
  400884:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400888:	e003      	b.n	400892 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40088a:	68fb      	ldr	r3, [r7, #12]
  40088c:	68ba      	ldr	r2, [r7, #8]
  40088e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400898:	2b00      	cmp	r3, #0
  40089a:	d004      	beq.n	4008a6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	68ba      	ldr	r2, [r7, #8]
  4008a0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008a4:	e008      	b.n	4008b8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4008a6:	68fb      	ldr	r3, [r7, #12]
  4008a8:	68ba      	ldr	r2, [r7, #8]
  4008aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008ae:	e003      	b.n	4008b8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4008b0:	68fb      	ldr	r3, [r7, #12]
  4008b2:	68ba      	ldr	r2, [r7, #8]
  4008b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4008b8:	bf00      	nop
  4008ba:	3714      	adds	r7, #20
  4008bc:	46bd      	mov	sp, r7
  4008be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c2:	4770      	bx	lr

004008c4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008c4:	b480      	push	{r7}
  4008c6:	b083      	sub	sp, #12
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
  4008cc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008ce:	687b      	ldr	r3, [r7, #4]
  4008d0:	683a      	ldr	r2, [r7, #0]
  4008d2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008d4:	bf00      	nop
  4008d6:	370c      	adds	r7, #12
  4008d8:	46bd      	mov	sp, r7
  4008da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008de:	4770      	bx	lr

004008e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008e0:	b480      	push	{r7}
  4008e2:	b083      	sub	sp, #12
  4008e4:	af00      	add	r7, sp, #0
  4008e6:	6078      	str	r0, [r7, #4]
  4008e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	683a      	ldr	r2, [r7, #0]
  4008ee:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008f0:	bf00      	nop
  4008f2:	370c      	adds	r7, #12
  4008f4:	46bd      	mov	sp, r7
  4008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008fa:	4770      	bx	lr

004008fc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b083      	sub	sp, #12
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400904:	687b      	ldr	r3, [r7, #4]
  400906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400908:	4618      	mov	r0, r3
  40090a:	370c      	adds	r7, #12
  40090c:	46bd      	mov	sp, r7
  40090e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400912:	4770      	bx	lr

00400914 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400914:	b480      	push	{r7}
  400916:	b083      	sub	sp, #12
  400918:	af00      	add	r7, sp, #0
  40091a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40091c:	687b      	ldr	r3, [r7, #4]
  40091e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400920:	4618      	mov	r0, r3
  400922:	370c      	adds	r7, #12
  400924:	46bd      	mov	sp, r7
  400926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092a:	4770      	bx	lr

0040092c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40092c:	b580      	push	{r7, lr}
  40092e:	b084      	sub	sp, #16
  400930:	af00      	add	r7, sp, #0
  400932:	6078      	str	r0, [r7, #4]
  400934:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400936:	6878      	ldr	r0, [r7, #4]
  400938:	4b26      	ldr	r3, [pc, #152]	; (4009d4 <pio_handler_process+0xa8>)
  40093a:	4798      	blx	r3
  40093c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40093e:	6878      	ldr	r0, [r7, #4]
  400940:	4b25      	ldr	r3, [pc, #148]	; (4009d8 <pio_handler_process+0xac>)
  400942:	4798      	blx	r3
  400944:	4602      	mov	r2, r0
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	4013      	ands	r3, r2
  40094a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40094c:	68fb      	ldr	r3, [r7, #12]
  40094e:	2b00      	cmp	r3, #0
  400950:	d03c      	beq.n	4009cc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400952:	2300      	movs	r3, #0
  400954:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400956:	e034      	b.n	4009c2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400958:	4a20      	ldr	r2, [pc, #128]	; (4009dc <pio_handler_process+0xb0>)
  40095a:	68bb      	ldr	r3, [r7, #8]
  40095c:	011b      	lsls	r3, r3, #4
  40095e:	4413      	add	r3, r2
  400960:	681a      	ldr	r2, [r3, #0]
  400962:	683b      	ldr	r3, [r7, #0]
  400964:	429a      	cmp	r2, r3
  400966:	d126      	bne.n	4009b6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400968:	4a1c      	ldr	r2, [pc, #112]	; (4009dc <pio_handler_process+0xb0>)
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	011b      	lsls	r3, r3, #4
  40096e:	4413      	add	r3, r2
  400970:	3304      	adds	r3, #4
  400972:	681a      	ldr	r2, [r3, #0]
  400974:	68fb      	ldr	r3, [r7, #12]
  400976:	4013      	ands	r3, r2
  400978:	2b00      	cmp	r3, #0
  40097a:	d01c      	beq.n	4009b6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40097c:	4a17      	ldr	r2, [pc, #92]	; (4009dc <pio_handler_process+0xb0>)
  40097e:	68bb      	ldr	r3, [r7, #8]
  400980:	011b      	lsls	r3, r3, #4
  400982:	4413      	add	r3, r2
  400984:	330c      	adds	r3, #12
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	4914      	ldr	r1, [pc, #80]	; (4009dc <pio_handler_process+0xb0>)
  40098a:	68ba      	ldr	r2, [r7, #8]
  40098c:	0112      	lsls	r2, r2, #4
  40098e:	440a      	add	r2, r1
  400990:	6810      	ldr	r0, [r2, #0]
  400992:	4912      	ldr	r1, [pc, #72]	; (4009dc <pio_handler_process+0xb0>)
  400994:	68ba      	ldr	r2, [r7, #8]
  400996:	0112      	lsls	r2, r2, #4
  400998:	440a      	add	r2, r1
  40099a:	3204      	adds	r2, #4
  40099c:	6812      	ldr	r2, [r2, #0]
  40099e:	4611      	mov	r1, r2
  4009a0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009a2:	4a0e      	ldr	r2, [pc, #56]	; (4009dc <pio_handler_process+0xb0>)
  4009a4:	68bb      	ldr	r3, [r7, #8]
  4009a6:	011b      	lsls	r3, r3, #4
  4009a8:	4413      	add	r3, r2
  4009aa:	3304      	adds	r3, #4
  4009ac:	681b      	ldr	r3, [r3, #0]
  4009ae:	43db      	mvns	r3, r3
  4009b0:	68fa      	ldr	r2, [r7, #12]
  4009b2:	4013      	ands	r3, r2
  4009b4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009b6:	68bb      	ldr	r3, [r7, #8]
  4009b8:	3301      	adds	r3, #1
  4009ba:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009bc:	68bb      	ldr	r3, [r7, #8]
  4009be:	2b06      	cmp	r3, #6
  4009c0:	d803      	bhi.n	4009ca <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4009c2:	68fb      	ldr	r3, [r7, #12]
  4009c4:	2b00      	cmp	r3, #0
  4009c6:	d1c7      	bne.n	400958 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009c8:	e000      	b.n	4009cc <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4009ca:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009cc:	bf00      	nop
  4009ce:	3710      	adds	r7, #16
  4009d0:	46bd      	mov	sp, r7
  4009d2:	bd80      	pop	{r7, pc}
  4009d4:	004008fd 	.word	0x004008fd
  4009d8:	00400915 	.word	0x00400915
  4009dc:	204008f8 	.word	0x204008f8

004009e0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009e0:	b580      	push	{r7, lr}
  4009e2:	b086      	sub	sp, #24
  4009e4:	af00      	add	r7, sp, #0
  4009e6:	60f8      	str	r0, [r7, #12]
  4009e8:	60b9      	str	r1, [r7, #8]
  4009ea:	607a      	str	r2, [r7, #4]
  4009ec:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009ee:	4b21      	ldr	r3, [pc, #132]	; (400a74 <pio_handler_set+0x94>)
  4009f0:	681b      	ldr	r3, [r3, #0]
  4009f2:	2b06      	cmp	r3, #6
  4009f4:	d901      	bls.n	4009fa <pio_handler_set+0x1a>
		return 1;
  4009f6:	2301      	movs	r3, #1
  4009f8:	e038      	b.n	400a6c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4009fa:	2300      	movs	r3, #0
  4009fc:	75fb      	strb	r3, [r7, #23]
  4009fe:	e011      	b.n	400a24 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400a00:	7dfb      	ldrb	r3, [r7, #23]
  400a02:	011b      	lsls	r3, r3, #4
  400a04:	4a1c      	ldr	r2, [pc, #112]	; (400a78 <pio_handler_set+0x98>)
  400a06:	4413      	add	r3, r2
  400a08:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a0a:	693b      	ldr	r3, [r7, #16]
  400a0c:	681a      	ldr	r2, [r3, #0]
  400a0e:	68bb      	ldr	r3, [r7, #8]
  400a10:	429a      	cmp	r2, r3
  400a12:	d104      	bne.n	400a1e <pio_handler_set+0x3e>
  400a14:	693b      	ldr	r3, [r7, #16]
  400a16:	685a      	ldr	r2, [r3, #4]
  400a18:	687b      	ldr	r3, [r7, #4]
  400a1a:	429a      	cmp	r2, r3
  400a1c:	d008      	beq.n	400a30 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a1e:	7dfb      	ldrb	r3, [r7, #23]
  400a20:	3301      	adds	r3, #1
  400a22:	75fb      	strb	r3, [r7, #23]
  400a24:	7dfa      	ldrb	r2, [r7, #23]
  400a26:	4b13      	ldr	r3, [pc, #76]	; (400a74 <pio_handler_set+0x94>)
  400a28:	681b      	ldr	r3, [r3, #0]
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d9e8      	bls.n	400a00 <pio_handler_set+0x20>
  400a2e:	e000      	b.n	400a32 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400a30:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a32:	693b      	ldr	r3, [r7, #16]
  400a34:	68ba      	ldr	r2, [r7, #8]
  400a36:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a38:	693b      	ldr	r3, [r7, #16]
  400a3a:	687a      	ldr	r2, [r7, #4]
  400a3c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a3e:	693b      	ldr	r3, [r7, #16]
  400a40:	683a      	ldr	r2, [r7, #0]
  400a42:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a44:	693b      	ldr	r3, [r7, #16]
  400a46:	6a3a      	ldr	r2, [r7, #32]
  400a48:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a4a:	7dfa      	ldrb	r2, [r7, #23]
  400a4c:	4b09      	ldr	r3, [pc, #36]	; (400a74 <pio_handler_set+0x94>)
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	3301      	adds	r3, #1
  400a52:	429a      	cmp	r2, r3
  400a54:	d104      	bne.n	400a60 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a56:	4b07      	ldr	r3, [pc, #28]	; (400a74 <pio_handler_set+0x94>)
  400a58:	681b      	ldr	r3, [r3, #0]
  400a5a:	3301      	adds	r3, #1
  400a5c:	4a05      	ldr	r2, [pc, #20]	; (400a74 <pio_handler_set+0x94>)
  400a5e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a60:	683a      	ldr	r2, [r7, #0]
  400a62:	6879      	ldr	r1, [r7, #4]
  400a64:	68f8      	ldr	r0, [r7, #12]
  400a66:	4b05      	ldr	r3, [pc, #20]	; (400a7c <pio_handler_set+0x9c>)
  400a68:	4798      	blx	r3

	return 0;
  400a6a:	2300      	movs	r3, #0
}
  400a6c:	4618      	mov	r0, r3
  400a6e:	3718      	adds	r7, #24
  400a70:	46bd      	mov	sp, r7
  400a72:	bd80      	pop	{r7, pc}
  400a74:	20400968 	.word	0x20400968
  400a78:	204008f8 	.word	0x204008f8
  400a7c:	00400859 	.word	0x00400859

00400a80 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a80:	b580      	push	{r7, lr}
  400a82:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a84:	210a      	movs	r1, #10
  400a86:	4802      	ldr	r0, [pc, #8]	; (400a90 <PIOA_Handler+0x10>)
  400a88:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOA_Handler+0x14>)
  400a8a:	4798      	blx	r3
}
  400a8c:	bf00      	nop
  400a8e:	bd80      	pop	{r7, pc}
  400a90:	400e0e00 	.word	0x400e0e00
  400a94:	0040092d 	.word	0x0040092d

00400a98 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a98:	b580      	push	{r7, lr}
  400a9a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a9c:	210b      	movs	r1, #11
  400a9e:	4802      	ldr	r0, [pc, #8]	; (400aa8 <PIOB_Handler+0x10>)
  400aa0:	4b02      	ldr	r3, [pc, #8]	; (400aac <PIOB_Handler+0x14>)
  400aa2:	4798      	blx	r3
}
  400aa4:	bf00      	nop
  400aa6:	bd80      	pop	{r7, pc}
  400aa8:	400e1000 	.word	0x400e1000
  400aac:	0040092d 	.word	0x0040092d

00400ab0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ab0:	b580      	push	{r7, lr}
  400ab2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ab4:	210c      	movs	r1, #12
  400ab6:	4802      	ldr	r0, [pc, #8]	; (400ac0 <PIOC_Handler+0x10>)
  400ab8:	4b02      	ldr	r3, [pc, #8]	; (400ac4 <PIOC_Handler+0x14>)
  400aba:	4798      	blx	r3
}
  400abc:	bf00      	nop
  400abe:	bd80      	pop	{r7, pc}
  400ac0:	400e1200 	.word	0x400e1200
  400ac4:	0040092d 	.word	0x0040092d

00400ac8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ac8:	b580      	push	{r7, lr}
  400aca:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400acc:	2110      	movs	r1, #16
  400ace:	4802      	ldr	r0, [pc, #8]	; (400ad8 <PIOD_Handler+0x10>)
  400ad0:	4b02      	ldr	r3, [pc, #8]	; (400adc <PIOD_Handler+0x14>)
  400ad2:	4798      	blx	r3
}
  400ad4:	bf00      	nop
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	400e1400 	.word	0x400e1400
  400adc:	0040092d 	.word	0x0040092d

00400ae0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ae0:	b580      	push	{r7, lr}
  400ae2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ae4:	2111      	movs	r1, #17
  400ae6:	4802      	ldr	r0, [pc, #8]	; (400af0 <PIOE_Handler+0x10>)
  400ae8:	4b02      	ldr	r3, [pc, #8]	; (400af4 <PIOE_Handler+0x14>)
  400aea:	4798      	blx	r3
}
  400aec:	bf00      	nop
  400aee:	bd80      	pop	{r7, pc}
  400af0:	400e1600 	.word	0x400e1600
  400af4:	0040092d 	.word	0x0040092d

00400af8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400af8:	b480      	push	{r7}
  400afa:	b083      	sub	sp, #12
  400afc:	af00      	add	r7, sp, #0
  400afe:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400b00:	687b      	ldr	r3, [r7, #4]
  400b02:	3b01      	subs	r3, #1
  400b04:	2b03      	cmp	r3, #3
  400b06:	d81a      	bhi.n	400b3e <pmc_mck_set_division+0x46>
  400b08:	a201      	add	r2, pc, #4	; (adr r2, 400b10 <pmc_mck_set_division+0x18>)
  400b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b0e:	bf00      	nop
  400b10:	00400b21 	.word	0x00400b21
  400b14:	00400b27 	.word	0x00400b27
  400b18:	00400b2f 	.word	0x00400b2f
  400b1c:	00400b37 	.word	0x00400b37
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b20:	2300      	movs	r3, #0
  400b22:	607b      	str	r3, [r7, #4]
			break;
  400b24:	e00e      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b26:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b2a:	607b      	str	r3, [r7, #4]
			break;
  400b2c:	e00a      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b2e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b32:	607b      	str	r3, [r7, #4]
			break;
  400b34:	e006      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b36:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b3a:	607b      	str	r3, [r7, #4]
			break;
  400b3c:	e002      	b.n	400b44 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b3e:	2300      	movs	r3, #0
  400b40:	607b      	str	r3, [r7, #4]
			break;
  400b42:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b44:	490a      	ldr	r1, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
  400b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b4e:	687b      	ldr	r3, [r7, #4]
  400b50:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400b52:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b54:	bf00      	nop
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <pmc_mck_set_division+0x78>)
  400b58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b5a:	f003 0308 	and.w	r3, r3, #8
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d0f9      	beq.n	400b56 <pmc_mck_set_division+0x5e>
}
  400b62:	bf00      	nop
  400b64:	370c      	adds	r7, #12
  400b66:	46bd      	mov	sp, r7
  400b68:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6c:	4770      	bx	lr
  400b6e:	bf00      	nop
  400b70:	400e0600 	.word	0x400e0600

00400b74 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b74:	b480      	push	{r7}
  400b76:	b085      	sub	sp, #20
  400b78:	af00      	add	r7, sp, #0
  400b7a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b7c:	491d      	ldr	r1, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b7e:	4b1d      	ldr	r3, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	4313      	orrs	r3, r2
  400b8a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b90:	60fb      	str	r3, [r7, #12]
  400b92:	e007      	b.n	400ba4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	2b00      	cmp	r3, #0
  400b98:	d101      	bne.n	400b9e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400b9a:	2301      	movs	r3, #1
  400b9c:	e023      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	3b01      	subs	r3, #1
  400ba2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ba4:	4b13      	ldr	r3, [pc, #76]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ba8:	f003 0308 	and.w	r3, r3, #8
  400bac:	2b00      	cmp	r3, #0
  400bae:	d0f1      	beq.n	400b94 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bb0:	4a10      	ldr	r2, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb2:	4b10      	ldr	r3, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bb6:	f023 0303 	bic.w	r3, r3, #3
  400bba:	f043 0302 	orr.w	r3, r3, #2
  400bbe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bc4:	60fb      	str	r3, [r7, #12]
  400bc6:	e007      	b.n	400bd8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bc8:	68fb      	ldr	r3, [r7, #12]
  400bca:	2b00      	cmp	r3, #0
  400bcc:	d101      	bne.n	400bd2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bce:	2301      	movs	r3, #1
  400bd0:	e009      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	3b01      	subs	r3, #1
  400bd6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd8:	4b06      	ldr	r3, [pc, #24]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bdc:	f003 0308 	and.w	r3, r3, #8
  400be0:	2b00      	cmp	r3, #0
  400be2:	d0f1      	beq.n	400bc8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400be4:	2300      	movs	r3, #0
}
  400be6:	4618      	mov	r0, r3
  400be8:	3714      	adds	r7, #20
  400bea:	46bd      	mov	sp, r7
  400bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	400e0600 	.word	0x400e0600

00400bf8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400bf8:	b480      	push	{r7}
  400bfa:	b083      	sub	sp, #12
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c00:	687b      	ldr	r3, [r7, #4]
  400c02:	2b01      	cmp	r3, #1
  400c04:	d105      	bne.n	400c12 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c06:	4907      	ldr	r1, [pc, #28]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c08:	4b06      	ldr	r3, [pc, #24]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c0a:	689a      	ldr	r2, [r3, #8]
  400c0c:	4b06      	ldr	r3, [pc, #24]	; (400c28 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c0e:	4313      	orrs	r3, r2
  400c10:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c12:	4b04      	ldr	r3, [pc, #16]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c14:	4a05      	ldr	r2, [pc, #20]	; (400c2c <pmc_switch_sclk_to_32kxtal+0x34>)
  400c16:	601a      	str	r2, [r3, #0]
}
  400c18:	bf00      	nop
  400c1a:	370c      	adds	r7, #12
  400c1c:	46bd      	mov	sp, r7
  400c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c22:	4770      	bx	lr
  400c24:	400e1810 	.word	0x400e1810
  400c28:	a5100000 	.word	0xa5100000
  400c2c:	a5000008 	.word	0xa5000008

00400c30 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c30:	b480      	push	{r7}
  400c32:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c34:	4b09      	ldr	r3, [pc, #36]	; (400c5c <pmc_osc_is_ready_32kxtal+0x2c>)
  400c36:	695b      	ldr	r3, [r3, #20]
  400c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d007      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c40:	4b07      	ldr	r3, [pc, #28]	; (400c60 <pmc_osc_is_ready_32kxtal+0x30>)
  400c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c48:	2b00      	cmp	r3, #0
  400c4a:	d001      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c4c:	2301      	movs	r3, #1
  400c4e:	e000      	b.n	400c52 <pmc_osc_is_ready_32kxtal+0x22>
  400c50:	2300      	movs	r3, #0
}
  400c52:	4618      	mov	r0, r3
  400c54:	46bd      	mov	sp, r7
  400c56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c5a:	4770      	bx	lr
  400c5c:	400e1810 	.word	0x400e1810
  400c60:	400e0600 	.word	0x400e0600

00400c64 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c64:	b480      	push	{r7}
  400c66:	b083      	sub	sp, #12
  400c68:	af00      	add	r7, sp, #0
  400c6a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c6c:	4915      	ldr	r1, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c6e:	4b15      	ldr	r3, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b15      	ldr	r3, [pc, #84]	; (400cc8 <pmc_switch_mainck_to_fastrc+0x64>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c78:	bf00      	nop
  400c7a:	4b12      	ldr	r3, [pc, #72]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c82:	2b00      	cmp	r3, #0
  400c84:	d0f9      	beq.n	400c7a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c86:	490f      	ldr	r1, [pc, #60]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c88:	4b0e      	ldr	r3, [pc, #56]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c8a:	6a1a      	ldr	r2, [r3, #32]
  400c8c:	4b0f      	ldr	r3, [pc, #60]	; (400ccc <pmc_switch_mainck_to_fastrc+0x68>)
  400c8e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400c90:	687a      	ldr	r2, [r7, #4]
  400c92:	4313      	orrs	r3, r2
  400c94:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c98:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c9a:	bf00      	nop
  400c9c:	4b09      	ldr	r3, [pc, #36]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d0f9      	beq.n	400c9c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400ca8:	4906      	ldr	r1, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400caa:	4b06      	ldr	r3, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cac:	6a1a      	ldr	r2, [r3, #32]
  400cae:	4b08      	ldr	r3, [pc, #32]	; (400cd0 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cb0:	4013      	ands	r3, r2
  400cb2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cb6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cb8:	bf00      	nop
  400cba:	370c      	adds	r7, #12
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr
  400cc4:	400e0600 	.word	0x400e0600
  400cc8:	00370008 	.word	0x00370008
  400ccc:	ffc8ff8f 	.word	0xffc8ff8f
  400cd0:	fec8ffff 	.word	0xfec8ffff

00400cd4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cd4:	b480      	push	{r7}
  400cd6:	b083      	sub	sp, #12
  400cd8:	af00      	add	r7, sp, #0
  400cda:	6078      	str	r0, [r7, #4]
  400cdc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cde:	687b      	ldr	r3, [r7, #4]
  400ce0:	2b00      	cmp	r3, #0
  400ce2:	d008      	beq.n	400cf6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ce4:	4913      	ldr	r1, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce6:	4b13      	ldr	r3, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cea:	4a13      	ldr	r2, [pc, #76]	; (400d38 <pmc_switch_mainck_to_xtal+0x64>)
  400cec:	401a      	ands	r2, r3
  400cee:	4b13      	ldr	r3, [pc, #76]	; (400d3c <pmc_switch_mainck_to_xtal+0x68>)
  400cf0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cf2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400cf4:	e018      	b.n	400d28 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cf6:	490f      	ldr	r1, [pc, #60]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cf8:	4b0e      	ldr	r3, [pc, #56]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cfa:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cfc:	4b10      	ldr	r3, [pc, #64]	; (400d40 <pmc_switch_mainck_to_xtal+0x6c>)
  400cfe:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d00:	683a      	ldr	r2, [r7, #0]
  400d02:	0212      	lsls	r2, r2, #8
  400d04:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d06:	431a      	orrs	r2, r3
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x70>)
  400d0a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d0c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d0e:	bf00      	nop
  400d10:	4b08      	ldr	r3, [pc, #32]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d14:	f003 0301 	and.w	r3, r3, #1
  400d18:	2b00      	cmp	r3, #0
  400d1a:	d0f9      	beq.n	400d10 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d1c:	4905      	ldr	r1, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d1e:	4b05      	ldr	r3, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d20:	6a1a      	ldr	r2, [r3, #32]
  400d22:	4b09      	ldr	r3, [pc, #36]	; (400d48 <pmc_switch_mainck_to_xtal+0x74>)
  400d24:	4313      	orrs	r3, r2
  400d26:	620b      	str	r3, [r1, #32]
	}
}
  400d28:	bf00      	nop
  400d2a:	370c      	adds	r7, #12
  400d2c:	46bd      	mov	sp, r7
  400d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d32:	4770      	bx	lr
  400d34:	400e0600 	.word	0x400e0600
  400d38:	fec8fffc 	.word	0xfec8fffc
  400d3c:	01370002 	.word	0x01370002
  400d40:	ffc8fffc 	.word	0xffc8fffc
  400d44:	00370001 	.word	0x00370001
  400d48:	01370000 	.word	0x01370000

00400d4c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d4c:	b480      	push	{r7}
  400d4e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d50:	4b04      	ldr	r3, [pc, #16]	; (400d64 <pmc_osc_is_ready_mainck+0x18>)
  400d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d58:	4618      	mov	r0, r3
  400d5a:	46bd      	mov	sp, r7
  400d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0600 	.word	0x400e0600

00400d68 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d68:	b480      	push	{r7}
  400d6a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d6c:	4b04      	ldr	r3, [pc, #16]	; (400d80 <pmc_disable_pllack+0x18>)
  400d6e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d72:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d74:	bf00      	nop
  400d76:	46bd      	mov	sp, r7
  400d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop
  400d80:	400e0600 	.word	0x400e0600

00400d84 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d84:	b480      	push	{r7}
  400d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d88:	4b04      	ldr	r3, [pc, #16]	; (400d9c <pmc_is_locked_pllack+0x18>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0302 	and.w	r3, r3, #2
}
  400d90:	4618      	mov	r0, r3
  400d92:	46bd      	mov	sp, r7
  400d94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d98:	4770      	bx	lr
  400d9a:	bf00      	nop
  400d9c:	400e0600 	.word	0x400e0600

00400da0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400da0:	b480      	push	{r7}
  400da2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400da4:	4b04      	ldr	r3, [pc, #16]	; (400db8 <pmc_is_locked_upll+0x18>)
  400da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400dac:	4618      	mov	r0, r3
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	400e0600 	.word	0x400e0600

00400dbc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400dbc:	b480      	push	{r7}
  400dbe:	b083      	sub	sp, #12
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400dc4:	687b      	ldr	r3, [r7, #4]
  400dc6:	2b3f      	cmp	r3, #63	; 0x3f
  400dc8:	d901      	bls.n	400dce <pmc_enable_periph_clk+0x12>
		return 1;
  400dca:	2301      	movs	r3, #1
  400dcc:	e02f      	b.n	400e2e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	2b1f      	cmp	r3, #31
  400dd2:	d813      	bhi.n	400dfc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400dd4:	4b19      	ldr	r3, [pc, #100]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400dd6:	699a      	ldr	r2, [r3, #24]
  400dd8:	2101      	movs	r1, #1
  400dda:	687b      	ldr	r3, [r7, #4]
  400ddc:	fa01 f303 	lsl.w	r3, r1, r3
  400de0:	401a      	ands	r2, r3
  400de2:	2101      	movs	r1, #1
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	fa01 f303 	lsl.w	r3, r1, r3
  400dea:	429a      	cmp	r2, r3
  400dec:	d01e      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dee:	4a13      	ldr	r2, [pc, #76]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400df0:	2101      	movs	r1, #1
  400df2:	687b      	ldr	r3, [r7, #4]
  400df4:	fa01 f303 	lsl.w	r3, r1, r3
  400df8:	6113      	str	r3, [r2, #16]
  400dfa:	e017      	b.n	400e2c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	3b20      	subs	r3, #32
  400e00:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e02:	4b0e      	ldr	r3, [pc, #56]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e04:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e08:	2101      	movs	r1, #1
  400e0a:	687b      	ldr	r3, [r7, #4]
  400e0c:	fa01 f303 	lsl.w	r3, r1, r3
  400e10:	401a      	ands	r2, r3
  400e12:	2101      	movs	r1, #1
  400e14:	687b      	ldr	r3, [r7, #4]
  400e16:	fa01 f303 	lsl.w	r3, r1, r3
  400e1a:	429a      	cmp	r2, r3
  400e1c:	d006      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e1e:	4a07      	ldr	r2, [pc, #28]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e20:	2101      	movs	r1, #1
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	fa01 f303 	lsl.w	r3, r1, r3
  400e28:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e2c:	2300      	movs	r3, #0
}
  400e2e:	4618      	mov	r0, r3
  400e30:	370c      	adds	r7, #12
  400e32:	46bd      	mov	sp, r7
  400e34:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop
  400e3c:	400e0600 	.word	0x400e0600

00400e40 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400e40:	b480      	push	{r7}
  400e42:	b083      	sub	sp, #12
  400e44:	af00      	add	r7, sp, #0
  400e46:	6078      	str	r0, [r7, #4]
  400e48:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400e4a:	687b      	ldr	r3, [r7, #4]
  400e4c:	695b      	ldr	r3, [r3, #20]
  400e4e:	f003 0301 	and.w	r3, r3, #1
  400e52:	2b00      	cmp	r3, #0
  400e54:	d101      	bne.n	400e5a <uart_read+0x1a>
		return 1;
  400e56:	2301      	movs	r3, #1
  400e58:	e005      	b.n	400e66 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	699b      	ldr	r3, [r3, #24]
  400e5e:	b2da      	uxtb	r2, r3
  400e60:	683b      	ldr	r3, [r7, #0]
  400e62:	701a      	strb	r2, [r3, #0]
	return 0;
  400e64:	2300      	movs	r3, #0
}
  400e66:	4618      	mov	r0, r3
  400e68:	370c      	adds	r7, #12
  400e6a:	46bd      	mov	sp, r7
  400e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e70:	4770      	bx	lr
  400e72:	bf00      	nop

00400e74 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400e74:	b480      	push	{r7}
  400e76:	b089      	sub	sp, #36	; 0x24
  400e78:	af00      	add	r7, sp, #0
  400e7a:	60f8      	str	r0, [r7, #12]
  400e7c:	60b9      	str	r1, [r7, #8]
  400e7e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400e80:	68bb      	ldr	r3, [r7, #8]
  400e82:	011a      	lsls	r2, r3, #4
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	429a      	cmp	r2, r3
  400e88:	d802      	bhi.n	400e90 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400e8a:	2310      	movs	r3, #16
  400e8c:	61fb      	str	r3, [r7, #28]
  400e8e:	e001      	b.n	400e94 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400e90:	2308      	movs	r3, #8
  400e92:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	00da      	lsls	r2, r3, #3
  400e98:	69fb      	ldr	r3, [r7, #28]
  400e9a:	68b9      	ldr	r1, [r7, #8]
  400e9c:	fb01 f303 	mul.w	r3, r1, r3
  400ea0:	085b      	lsrs	r3, r3, #1
  400ea2:	441a      	add	r2, r3
  400ea4:	69fb      	ldr	r3, [r7, #28]
  400ea6:	68b9      	ldr	r1, [r7, #8]
  400ea8:	fb01 f303 	mul.w	r3, r1, r3
  400eac:	fbb2 f3f3 	udiv	r3, r2, r3
  400eb0:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400eb2:	69bb      	ldr	r3, [r7, #24]
  400eb4:	08db      	lsrs	r3, r3, #3
  400eb6:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400eb8:	69bb      	ldr	r3, [r7, #24]
  400eba:	f003 0307 	and.w	r3, r3, #7
  400ebe:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400ec0:	697b      	ldr	r3, [r7, #20]
  400ec2:	2b00      	cmp	r3, #0
  400ec4:	d003      	beq.n	400ece <usart_set_async_baudrate+0x5a>
  400ec6:	697b      	ldr	r3, [r7, #20]
  400ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400ecc:	d301      	bcc.n	400ed2 <usart_set_async_baudrate+0x5e>
		return 1;
  400ece:	2301      	movs	r3, #1
  400ed0:	e00f      	b.n	400ef2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400ed2:	69fb      	ldr	r3, [r7, #28]
  400ed4:	2b08      	cmp	r3, #8
  400ed6:	d105      	bne.n	400ee4 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400ed8:	68fb      	ldr	r3, [r7, #12]
  400eda:	685b      	ldr	r3, [r3, #4]
  400edc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400ee0:	68fb      	ldr	r3, [r7, #12]
  400ee2:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400ee4:	693b      	ldr	r3, [r7, #16]
  400ee6:	041a      	lsls	r2, r3, #16
  400ee8:	697b      	ldr	r3, [r7, #20]
  400eea:	431a      	orrs	r2, r3
  400eec:	68fb      	ldr	r3, [r7, #12]
  400eee:	621a      	str	r2, [r3, #32]

	return 0;
  400ef0:	2300      	movs	r3, #0
}
  400ef2:	4618      	mov	r0, r3
  400ef4:	3724      	adds	r7, #36	; 0x24
  400ef6:	46bd      	mov	sp, r7
  400ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400efc:	4770      	bx	lr
  400efe:	bf00      	nop

00400f00 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400f00:	b580      	push	{r7, lr}
  400f02:	b082      	sub	sp, #8
  400f04:	af00      	add	r7, sp, #0
  400f06:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400f08:	6878      	ldr	r0, [r7, #4]
  400f0a:	4b0d      	ldr	r3, [pc, #52]	; (400f40 <usart_reset+0x40>)
  400f0c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400f0e:	687b      	ldr	r3, [r7, #4]
  400f10:	2200      	movs	r2, #0
  400f12:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400f14:	687b      	ldr	r3, [r7, #4]
  400f16:	2200      	movs	r2, #0
  400f18:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400f1a:	687b      	ldr	r3, [r7, #4]
  400f1c:	2200      	movs	r2, #0
  400f1e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400f20:	6878      	ldr	r0, [r7, #4]
  400f22:	4b08      	ldr	r3, [pc, #32]	; (400f44 <usart_reset+0x44>)
  400f24:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400f26:	6878      	ldr	r0, [r7, #4]
  400f28:	4b07      	ldr	r3, [pc, #28]	; (400f48 <usart_reset+0x48>)
  400f2a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400f2c:	6878      	ldr	r0, [r7, #4]
  400f2e:	4b07      	ldr	r3, [pc, #28]	; (400f4c <usart_reset+0x4c>)
  400f30:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400f32:	6878      	ldr	r0, [r7, #4]
  400f34:	4b06      	ldr	r3, [pc, #24]	; (400f50 <usart_reset+0x50>)
  400f36:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400f38:	bf00      	nop
  400f3a:	3708      	adds	r7, #8
  400f3c:	46bd      	mov	sp, r7
  400f3e:	bd80      	pop	{r7, pc}
  400f40:	00401125 	.word	0x00401125
  400f44:	00400ff5 	.word	0x00400ff5
  400f48:	0040102d 	.word	0x0040102d
  400f4c:	00401061 	.word	0x00401061
  400f50:	0040107d 	.word	0x0040107d

00400f54 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400f54:	b580      	push	{r7, lr}
  400f56:	b084      	sub	sp, #16
  400f58:	af00      	add	r7, sp, #0
  400f5a:	60f8      	str	r0, [r7, #12]
  400f5c:	60b9      	str	r1, [r7, #8]
  400f5e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400f60:	68f8      	ldr	r0, [r7, #12]
  400f62:	4b1a      	ldr	r3, [pc, #104]	; (400fcc <usart_init_rs232+0x78>)
  400f64:	4798      	blx	r3

	ul_reg_val = 0;
  400f66:	4b1a      	ldr	r3, [pc, #104]	; (400fd0 <usart_init_rs232+0x7c>)
  400f68:	2200      	movs	r2, #0
  400f6a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400f6c:	68bb      	ldr	r3, [r7, #8]
  400f6e:	2b00      	cmp	r3, #0
  400f70:	d009      	beq.n	400f86 <usart_init_rs232+0x32>
  400f72:	68bb      	ldr	r3, [r7, #8]
  400f74:	681b      	ldr	r3, [r3, #0]
  400f76:	687a      	ldr	r2, [r7, #4]
  400f78:	4619      	mov	r1, r3
  400f7a:	68f8      	ldr	r0, [r7, #12]
  400f7c:	4b15      	ldr	r3, [pc, #84]	; (400fd4 <usart_init_rs232+0x80>)
  400f7e:	4798      	blx	r3
  400f80:	4603      	mov	r3, r0
  400f82:	2b00      	cmp	r3, #0
  400f84:	d001      	beq.n	400f8a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400f86:	2301      	movs	r3, #1
  400f88:	e01b      	b.n	400fc2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f8a:	68bb      	ldr	r3, [r7, #8]
  400f8c:	685a      	ldr	r2, [r3, #4]
  400f8e:	68bb      	ldr	r3, [r7, #8]
  400f90:	689b      	ldr	r3, [r3, #8]
  400f92:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f94:	68bb      	ldr	r3, [r7, #8]
  400f96:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f98:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f9a:	68bb      	ldr	r3, [r7, #8]
  400f9c:	68db      	ldr	r3, [r3, #12]
  400f9e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400fa0:	4b0b      	ldr	r3, [pc, #44]	; (400fd0 <usart_init_rs232+0x7c>)
  400fa2:	681b      	ldr	r3, [r3, #0]
  400fa4:	4313      	orrs	r3, r2
  400fa6:	4a0a      	ldr	r2, [pc, #40]	; (400fd0 <usart_init_rs232+0x7c>)
  400fa8:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400faa:	4b09      	ldr	r3, [pc, #36]	; (400fd0 <usart_init_rs232+0x7c>)
  400fac:	681b      	ldr	r3, [r3, #0]
  400fae:	4a08      	ldr	r2, [pc, #32]	; (400fd0 <usart_init_rs232+0x7c>)
  400fb0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400fb2:	68fb      	ldr	r3, [r7, #12]
  400fb4:	685a      	ldr	r2, [r3, #4]
  400fb6:	4b06      	ldr	r3, [pc, #24]	; (400fd0 <usart_init_rs232+0x7c>)
  400fb8:	681b      	ldr	r3, [r3, #0]
  400fba:	431a      	orrs	r2, r3
  400fbc:	68fb      	ldr	r3, [r7, #12]
  400fbe:	605a      	str	r2, [r3, #4]

	return 0;
  400fc0:	2300      	movs	r3, #0
}
  400fc2:	4618      	mov	r0, r3
  400fc4:	3710      	adds	r7, #16
  400fc6:	46bd      	mov	sp, r7
  400fc8:	bd80      	pop	{r7, pc}
  400fca:	bf00      	nop
  400fcc:	00400f01 	.word	0x00400f01
  400fd0:	2040096c 	.word	0x2040096c
  400fd4:	00400e75 	.word	0x00400e75

00400fd8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400fd8:	b480      	push	{r7}
  400fda:	b083      	sub	sp, #12
  400fdc:	af00      	add	r7, sp, #0
  400fde:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400fe0:	687b      	ldr	r3, [r7, #4]
  400fe2:	2240      	movs	r2, #64	; 0x40
  400fe4:	601a      	str	r2, [r3, #0]
}
  400fe6:	bf00      	nop
  400fe8:	370c      	adds	r7, #12
  400fea:	46bd      	mov	sp, r7
  400fec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ff0:	4770      	bx	lr
  400ff2:	bf00      	nop

00400ff4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400ff4:	b480      	push	{r7}
  400ff6:	b083      	sub	sp, #12
  400ff8:	af00      	add	r7, sp, #0
  400ffa:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400ffc:	687b      	ldr	r3, [r7, #4]
  400ffe:	2288      	movs	r2, #136	; 0x88
  401000:	601a      	str	r2, [r3, #0]
}
  401002:	bf00      	nop
  401004:	370c      	adds	r7, #12
  401006:	46bd      	mov	sp, r7
  401008:	f85d 7b04 	ldr.w	r7, [sp], #4
  40100c:	4770      	bx	lr
  40100e:	bf00      	nop

00401010 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401010:	b480      	push	{r7}
  401012:	b083      	sub	sp, #12
  401014:	af00      	add	r7, sp, #0
  401016:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	2210      	movs	r2, #16
  40101c:	601a      	str	r2, [r3, #0]
}
  40101e:	bf00      	nop
  401020:	370c      	adds	r7, #12
  401022:	46bd      	mov	sp, r7
  401024:	f85d 7b04 	ldr.w	r7, [sp], #4
  401028:	4770      	bx	lr
  40102a:	bf00      	nop

0040102c <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  40102c:	b480      	push	{r7}
  40102e:	b083      	sub	sp, #12
  401030:	af00      	add	r7, sp, #0
  401032:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401034:	687b      	ldr	r3, [r7, #4]
  401036:	2224      	movs	r2, #36	; 0x24
  401038:	601a      	str	r2, [r3, #0]
}
  40103a:	bf00      	nop
  40103c:	370c      	adds	r7, #12
  40103e:	46bd      	mov	sp, r7
  401040:	f85d 7b04 	ldr.w	r7, [sp], #4
  401044:	4770      	bx	lr
  401046:	bf00      	nop

00401048 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401048:	b480      	push	{r7}
  40104a:	b083      	sub	sp, #12
  40104c:	af00      	add	r7, sp, #0
  40104e:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  401050:	687b      	ldr	r3, [r7, #4]
  401052:	695b      	ldr	r3, [r3, #20]
}
  401054:	4618      	mov	r0, r3
  401056:	370c      	adds	r7, #12
  401058:	46bd      	mov	sp, r7
  40105a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40105e:	4770      	bx	lr

00401060 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401060:	b480      	push	{r7}
  401062:	b083      	sub	sp, #12
  401064:	af00      	add	r7, sp, #0
  401066:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401068:	687b      	ldr	r3, [r7, #4]
  40106a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40106e:	601a      	str	r2, [r3, #0]
}
  401070:	bf00      	nop
  401072:	370c      	adds	r7, #12
  401074:	46bd      	mov	sp, r7
  401076:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107a:	4770      	bx	lr

0040107c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40107c:	b480      	push	{r7}
  40107e:	b083      	sub	sp, #12
  401080:	af00      	add	r7, sp, #0
  401082:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401084:	687b      	ldr	r3, [r7, #4]
  401086:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40108a:	601a      	str	r2, [r3, #0]
}
  40108c:	bf00      	nop
  40108e:	370c      	adds	r7, #12
  401090:	46bd      	mov	sp, r7
  401092:	f85d 7b04 	ldr.w	r7, [sp], #4
  401096:	4770      	bx	lr

00401098 <usart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t usart_is_tx_empty(Usart *p_usart)
{
  401098:	b480      	push	{r7}
  40109a:	b083      	sub	sp, #12
  40109c:	af00      	add	r7, sp, #0
  40109e:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
  4010a0:	687b      	ldr	r3, [r7, #4]
  4010a2:	695b      	ldr	r3, [r3, #20]
  4010a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4010a8:	2b00      	cmp	r3, #0
  4010aa:	bf14      	ite	ne
  4010ac:	2301      	movne	r3, #1
  4010ae:	2300      	moveq	r3, #0
  4010b0:	b2db      	uxtb	r3, r3
}
  4010b2:	4618      	mov	r0, r3
  4010b4:	370c      	adds	r7, #12
  4010b6:	46bd      	mov	sp, r7
  4010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010bc:	4770      	bx	lr
  4010be:	bf00      	nop

004010c0 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  4010c0:	b480      	push	{r7}
  4010c2:	b083      	sub	sp, #12
  4010c4:	af00      	add	r7, sp, #0
  4010c6:	6078      	str	r0, [r7, #4]
  4010c8:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4010ca:	bf00      	nop
  4010cc:	687b      	ldr	r3, [r7, #4]
  4010ce:	695b      	ldr	r3, [r3, #20]
  4010d0:	f003 0302 	and.w	r3, r3, #2
  4010d4:	2b00      	cmp	r3, #0
  4010d6:	d0f9      	beq.n	4010cc <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4010d8:	683b      	ldr	r3, [r7, #0]
  4010da:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4010de:	687b      	ldr	r3, [r7, #4]
  4010e0:	61da      	str	r2, [r3, #28]

	return 0;
  4010e2:	2300      	movs	r3, #0
}
  4010e4:	4618      	mov	r0, r3
  4010e6:	370c      	adds	r7, #12
  4010e8:	46bd      	mov	sp, r7
  4010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ee:	4770      	bx	lr

004010f0 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
  4010f8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4010fa:	687b      	ldr	r3, [r7, #4]
  4010fc:	695b      	ldr	r3, [r3, #20]
  4010fe:	f003 0301 	and.w	r3, r3, #1
  401102:	2b00      	cmp	r3, #0
  401104:	d101      	bne.n	40110a <usart_read+0x1a>
		return 1;
  401106:	2301      	movs	r3, #1
  401108:	e006      	b.n	401118 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40110a:	687b      	ldr	r3, [r7, #4]
  40110c:	699b      	ldr	r3, [r3, #24]
  40110e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401112:	683b      	ldr	r3, [r7, #0]
  401114:	601a      	str	r2, [r3, #0]

	return 0;
  401116:	2300      	movs	r3, #0
}
  401118:	4618      	mov	r0, r3
  40111a:	370c      	adds	r7, #12
  40111c:	46bd      	mov	sp, r7
  40111e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401122:	4770      	bx	lr

00401124 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401124:	b480      	push	{r7}
  401126:	b083      	sub	sp, #12
  401128:	af00      	add	r7, sp, #0
  40112a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40112c:	687b      	ldr	r3, [r7, #4]
  40112e:	4a04      	ldr	r2, [pc, #16]	; (401140 <usart_disable_writeprotect+0x1c>)
  401130:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401134:	bf00      	nop
  401136:	370c      	adds	r7, #12
  401138:	46bd      	mov	sp, r7
  40113a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113e:	4770      	bx	lr
  401140:	55534100 	.word	0x55534100

00401144 <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  401144:	b480      	push	{r7}
  401146:	b083      	sub	sp, #12
  401148:	af00      	add	r7, sp, #0
  40114a:	6078      	str	r0, [r7, #4]
  40114c:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40114e:	687a      	ldr	r2, [r7, #4]
  401150:	683b      	ldr	r3, [r7, #0]
  401152:	019b      	lsls	r3, r3, #6
  401154:	4413      	add	r3, r2
  401156:	335c      	adds	r3, #92	; 0x5c
  401158:	681b      	ldr	r3, [r3, #0]
}
  40115a:	4618      	mov	r0, r3
  40115c:	370c      	adds	r7, #12
  40115e:	46bd      	mov	sp, r7
  401160:	f85d 7b04 	ldr.w	r7, [sp], #4
  401164:	4770      	bx	lr
  401166:	bf00      	nop

00401168 <xdmac_channel_set_source_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] src_addr Source address
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
  401168:	b480      	push	{r7}
  40116a:	b085      	sub	sp, #20
  40116c:	af00      	add	r7, sp, #0
  40116e:	60f8      	str	r0, [r7, #12]
  401170:	60b9      	str	r1, [r7, #8]
  401172:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  401174:	68fa      	ldr	r2, [r7, #12]
  401176:	68bb      	ldr	r3, [r7, #8]
  401178:	019b      	lsls	r3, r3, #6
  40117a:	4413      	add	r3, r2
  40117c:	3360      	adds	r3, #96	; 0x60
  40117e:	687a      	ldr	r2, [r7, #4]
  401180:	601a      	str	r2, [r3, #0]
}
  401182:	bf00      	nop
  401184:	3714      	adds	r7, #20
  401186:	46bd      	mov	sp, r7
  401188:	f85d 7b04 	ldr.w	r7, [sp], #4
  40118c:	4770      	bx	lr
  40118e:	bf00      	nop

00401190 <xdmac_channel_set_destination_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] dst_addr Destination address
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
  401190:	b480      	push	{r7}
  401192:	b085      	sub	sp, #20
  401194:	af00      	add	r7, sp, #0
  401196:	60f8      	str	r0, [r7, #12]
  401198:	60b9      	str	r1, [r7, #8]
  40119a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  40119c:	68fa      	ldr	r2, [r7, #12]
  40119e:	68bb      	ldr	r3, [r7, #8]
  4011a0:	019b      	lsls	r3, r3, #6
  4011a2:	4413      	add	r3, r2
  4011a4:	3364      	adds	r3, #100	; 0x64
  4011a6:	687a      	ldr	r2, [r7, #4]
  4011a8:	601a      	str	r2, [r3, #0]
}
  4011aa:	bf00      	nop
  4011ac:	3714      	adds	r7, #20
  4011ae:	46bd      	mov	sp, r7
  4011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b4:	4770      	bx	lr
  4011b6:	bf00      	nop

004011b8 <xdmac_channel_set_microblock_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] ublen Microblock length.
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
  4011b8:	b480      	push	{r7}
  4011ba:	b085      	sub	sp, #20
  4011bc:	af00      	add	r7, sp, #0
  4011be:	60f8      	str	r0, [r7, #12]
  4011c0:	60b9      	str	r1, [r7, #8]
  4011c2:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4011c4:	687b      	ldr	r3, [r7, #4]
  4011c6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4011ca:	68f9      	ldr	r1, [r7, #12]
  4011cc:	68bb      	ldr	r3, [r7, #8]
  4011ce:	019b      	lsls	r3, r3, #6
  4011d0:	440b      	add	r3, r1
  4011d2:	3370      	adds	r3, #112	; 0x70
  4011d4:	601a      	str	r2, [r3, #0]
}
  4011d6:	bf00      	nop
  4011d8:	3714      	adds	r7, #20
  4011da:	46bd      	mov	sp, r7
  4011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011e0:	4770      	bx	lr
  4011e2:	bf00      	nop

004011e4 <xdmac_channel_set_block_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] blen Block length.
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
  4011e4:	b480      	push	{r7}
  4011e6:	b085      	sub	sp, #20
  4011e8:	af00      	add	r7, sp, #0
  4011ea:	60f8      	str	r0, [r7, #12]
  4011ec:	60b9      	str	r1, [r7, #8]
  4011ee:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4011f0:	687b      	ldr	r3, [r7, #4]
  4011f2:	f3c3 020b 	ubfx	r2, r3, #0, #12
  4011f6:	68f9      	ldr	r1, [r7, #12]
  4011f8:	68bb      	ldr	r3, [r7, #8]
  4011fa:	019b      	lsls	r3, r3, #6
  4011fc:	440b      	add	r3, r1
  4011fe:	3374      	adds	r3, #116	; 0x74
  401200:	601a      	str	r2, [r3, #0]
}
  401202:	bf00      	nop
  401204:	3714      	adds	r7, #20
  401206:	46bd      	mov	sp, r7
  401208:	f85d 7b04 	ldr.w	r7, [sp], #4
  40120c:	4770      	bx	lr
  40120e:	bf00      	nop

00401210 <xdmac_channel_set_config>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] config Channel configuration.
 */
static inline void xdmac_channel_set_config(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  401210:	b480      	push	{r7}
  401212:	b085      	sub	sp, #20
  401214:	af00      	add	r7, sp, #0
  401216:	60f8      	str	r0, [r7, #12]
  401218:	60b9      	str	r1, [r7, #8]
  40121a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  40121c:	68fa      	ldr	r2, [r7, #12]
  40121e:	68bb      	ldr	r3, [r7, #8]
  401220:	019b      	lsls	r3, r3, #6
  401222:	4413      	add	r3, r2
  401224:	3378      	adds	r3, #120	; 0x78
  401226:	687a      	ldr	r2, [r7, #4]
  401228:	601a      	str	r2, [r3, #0]
}
  40122a:	bf00      	nop
  40122c:	3714      	adds	r7, #20
  40122e:	46bd      	mov	sp, r7
  401230:	f85d 7b04 	ldr.w	r7, [sp], #4
  401234:	4770      	bx	lr
  401236:	bf00      	nop

00401238 <xdmac_channel_set_datastride_mempattern>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dds_msp Data stride memory pattern.
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
  401238:	b480      	push	{r7}
  40123a:	b085      	sub	sp, #20
  40123c:	af00      	add	r7, sp, #0
  40123e:	60f8      	str	r0, [r7, #12]
  401240:	60b9      	str	r1, [r7, #8]
  401242:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  401244:	68fa      	ldr	r2, [r7, #12]
  401246:	68bb      	ldr	r3, [r7, #8]
  401248:	019b      	lsls	r3, r3, #6
  40124a:	4413      	add	r3, r2
  40124c:	337c      	adds	r3, #124	; 0x7c
  40124e:	687a      	ldr	r2, [r7, #4]
  401250:	601a      	str	r2, [r3, #0]
}
  401252:	bf00      	nop
  401254:	3714      	adds	r7, #20
  401256:	46bd      	mov	sp, r7
  401258:	f85d 7b04 	ldr.w	r7, [sp], #4
  40125c:	4770      	bx	lr
  40125e:	bf00      	nop

00401260 <xdmac_channel_set_source_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] subs Source microblock stride.
 */
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
  401260:	b480      	push	{r7}
  401262:	b085      	sub	sp, #20
  401264:	af00      	add	r7, sp, #0
  401266:	60f8      	str	r0, [r7, #12]
  401268:	60b9      	str	r1, [r7, #8]
  40126a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  40126c:	687b      	ldr	r3, [r7, #4]
  40126e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  401272:	68f9      	ldr	r1, [r7, #12]
  401274:	68bb      	ldr	r3, [r7, #8]
  401276:	3302      	adds	r3, #2
  401278:	019b      	lsls	r3, r3, #6
  40127a:	440b      	add	r3, r1
  40127c:	601a      	str	r2, [r3, #0]
}
  40127e:	bf00      	nop
  401280:	3714      	adds	r7, #20
  401282:	46bd      	mov	sp, r7
  401284:	f85d 7b04 	ldr.w	r7, [sp], #4
  401288:	4770      	bx	lr
  40128a:	bf00      	nop

0040128c <xdmac_channel_set_destination_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dubs Destination microblock stride.
 */
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
  40128c:	b480      	push	{r7}
  40128e:	b085      	sub	sp, #20
  401290:	af00      	add	r7, sp, #0
  401292:	60f8      	str	r0, [r7, #12]
  401294:	60b9      	str	r1, [r7, #8]
  401296:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  401298:	687b      	ldr	r3, [r7, #4]
  40129a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40129e:	68f9      	ldr	r1, [r7, #12]
  4012a0:	68bb      	ldr	r3, [r7, #8]
  4012a2:	3302      	adds	r3, #2
  4012a4:	019b      	lsls	r3, r3, #6
  4012a6:	440b      	add	r3, r1
  4012a8:	3304      	adds	r3, #4
  4012aa:	601a      	str	r2, [r3, #0]
}
  4012ac:	bf00      	nop
  4012ae:	3714      	adds	r7, #20
  4012b0:	46bd      	mov	sp, r7
  4012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012b6:	4770      	bx	lr

004012b8 <xdmac_configure_transfer>:
 * \param[in] channel_num The used channel number.
 * \param[in] cfg   The configuration for used channel
 */
void xdmac_configure_transfer(Xdmac *xdmac,
		uint32_t channel_num, xdmac_channel_config_t *cfg)
{
  4012b8:	b580      	push	{r7, lr}
  4012ba:	b084      	sub	sp, #16
  4012bc:	af00      	add	r7, sp, #0
  4012be:	60f8      	str	r0, [r7, #12]
  4012c0:	60b9      	str	r1, [r7, #8]
  4012c2:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
  4012c4:	68b9      	ldr	r1, [r7, #8]
  4012c6:	68f8      	ldr	r0, [r7, #12]
  4012c8:	4b1e      	ldr	r3, [pc, #120]	; (401344 <xdmac_configure_transfer+0x8c>)
  4012ca:	4798      	blx	r3
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4012cc:	687b      	ldr	r3, [r7, #4]
  4012ce:	685b      	ldr	r3, [r3, #4]
  4012d0:	461a      	mov	r2, r3
  4012d2:	68b9      	ldr	r1, [r7, #8]
  4012d4:	68f8      	ldr	r0, [r7, #12]
  4012d6:	4b1c      	ldr	r3, [pc, #112]	; (401348 <xdmac_configure_transfer+0x90>)
  4012d8:	4798      	blx	r3
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4012da:	687b      	ldr	r3, [r7, #4]
  4012dc:	689b      	ldr	r3, [r3, #8]
  4012de:	461a      	mov	r2, r3
  4012e0:	68b9      	ldr	r1, [r7, #8]
  4012e2:	68f8      	ldr	r0, [r7, #12]
  4012e4:	4b19      	ldr	r3, [pc, #100]	; (40134c <xdmac_configure_transfer+0x94>)
  4012e6:	4798      	blx	r3
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
  4012e8:	687b      	ldr	r3, [r7, #4]
  4012ea:	681b      	ldr	r3, [r3, #0]
  4012ec:	461a      	mov	r2, r3
  4012ee:	68b9      	ldr	r1, [r7, #8]
  4012f0:	68f8      	ldr	r0, [r7, #12]
  4012f2:	4b17      	ldr	r3, [pc, #92]	; (401350 <xdmac_configure_transfer+0x98>)
  4012f4:	4798      	blx	r3
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
  4012f6:	687b      	ldr	r3, [r7, #4]
  4012f8:	691b      	ldr	r3, [r3, #16]
  4012fa:	461a      	mov	r2, r3
  4012fc:	68b9      	ldr	r1, [r7, #8]
  4012fe:	68f8      	ldr	r0, [r7, #12]
  401300:	4b14      	ldr	r3, [pc, #80]	; (401354 <xdmac_configure_transfer+0x9c>)
  401302:	4798      	blx	r3
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  401304:	687b      	ldr	r3, [r7, #4]
  401306:	695b      	ldr	r3, [r3, #20]
  401308:	461a      	mov	r2, r3
  40130a:	68b9      	ldr	r1, [r7, #8]
  40130c:	68f8      	ldr	r0, [r7, #12]
  40130e:	4b12      	ldr	r3, [pc, #72]	; (401358 <xdmac_configure_transfer+0xa0>)
  401310:	4798      	blx	r3
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
  401312:	687b      	ldr	r3, [r7, #4]
  401314:	699b      	ldr	r3, [r3, #24]
  401316:	461a      	mov	r2, r3
  401318:	68b9      	ldr	r1, [r7, #8]
  40131a:	68f8      	ldr	r0, [r7, #12]
  40131c:	4b0f      	ldr	r3, [pc, #60]	; (40135c <xdmac_configure_transfer+0xa4>)
  40131e:	4798      	blx	r3
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
  401320:	687b      	ldr	r3, [r7, #4]
  401322:	69db      	ldr	r3, [r3, #28]
  401324:	461a      	mov	r2, r3
  401326:	68b9      	ldr	r1, [r7, #8]
  401328:	68f8      	ldr	r0, [r7, #12]
  40132a:	4b0d      	ldr	r3, [pc, #52]	; (401360 <xdmac_configure_transfer+0xa8>)
  40132c:	4798      	blx	r3
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  40132e:	687b      	ldr	r3, [r7, #4]
  401330:	68db      	ldr	r3, [r3, #12]
  401332:	461a      	mov	r2, r3
  401334:	68b9      	ldr	r1, [r7, #8]
  401336:	68f8      	ldr	r0, [r7, #12]
  401338:	4b0a      	ldr	r3, [pc, #40]	; (401364 <xdmac_configure_transfer+0xac>)
  40133a:	4798      	blx	r3
  40133c:	bf00      	nop
  40133e:	3710      	adds	r7, #16
  401340:	46bd      	mov	sp, r7
  401342:	bd80      	pop	{r7, pc}
  401344:	00401145 	.word	0x00401145
  401348:	00401169 	.word	0x00401169
  40134c:	00401191 	.word	0x00401191
  401350:	004011b9 	.word	0x004011b9
  401354:	004011e5 	.word	0x004011e5
  401358:	00401239 	.word	0x00401239
  40135c:	00401261 	.word	0x00401261
  401360:	0040128d 	.word	0x0040128d
  401364:	00401211 	.word	0x00401211

00401368 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401368:	b480      	push	{r7}
  40136a:	b083      	sub	sp, #12
  40136c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40136e:	f3ef 8310 	mrs	r3, PRIMASK
  401372:	607b      	str	r3, [r7, #4]
  return(result);
  401374:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401376:	2b00      	cmp	r3, #0
  401378:	bf0c      	ite	eq
  40137a:	2301      	moveq	r3, #1
  40137c:	2300      	movne	r3, #0
  40137e:	b2db      	uxtb	r3, r3
  401380:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401382:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401384:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401388:	4b04      	ldr	r3, [pc, #16]	; (40139c <cpu_irq_save+0x34>)
  40138a:	2200      	movs	r2, #0
  40138c:	701a      	strb	r2, [r3, #0]
	return flags;
  40138e:	683b      	ldr	r3, [r7, #0]
}
  401390:	4618      	mov	r0, r3
  401392:	370c      	adds	r7, #12
  401394:	46bd      	mov	sp, r7
  401396:	f85d 7b04 	ldr.w	r7, [sp], #4
  40139a:	4770      	bx	lr
  40139c:	2040000c 	.word	0x2040000c

004013a0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4013a0:	b480      	push	{r7}
  4013a2:	b083      	sub	sp, #12
  4013a4:	af00      	add	r7, sp, #0
  4013a6:	6078      	str	r0, [r7, #4]
	return (flags);
  4013a8:	687b      	ldr	r3, [r7, #4]
  4013aa:	2b00      	cmp	r3, #0
  4013ac:	bf14      	ite	ne
  4013ae:	2301      	movne	r3, #1
  4013b0:	2300      	moveq	r3, #0
  4013b2:	b2db      	uxtb	r3, r3
}
  4013b4:	4618      	mov	r0, r3
  4013b6:	370c      	adds	r7, #12
  4013b8:	46bd      	mov	sp, r7
  4013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013be:	4770      	bx	lr

004013c0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4013c0:	b580      	push	{r7, lr}
  4013c2:	b082      	sub	sp, #8
  4013c4:	af00      	add	r7, sp, #0
  4013c6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4013c8:	6878      	ldr	r0, [r7, #4]
  4013ca:	4b07      	ldr	r3, [pc, #28]	; (4013e8 <cpu_irq_restore+0x28>)
  4013cc:	4798      	blx	r3
  4013ce:	4603      	mov	r3, r0
  4013d0:	2b00      	cmp	r3, #0
  4013d2:	d005      	beq.n	4013e0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4013d4:	4b05      	ldr	r3, [pc, #20]	; (4013ec <cpu_irq_restore+0x2c>)
  4013d6:	2201      	movs	r2, #1
  4013d8:	701a      	strb	r2, [r3, #0]
  4013da:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4013de:	b662      	cpsie	i
}
  4013e0:	bf00      	nop
  4013e2:	3708      	adds	r7, #8
  4013e4:	46bd      	mov	sp, r7
  4013e6:	bd80      	pop	{r7, pc}
  4013e8:	004013a1 	.word	0x004013a1
  4013ec:	2040000c 	.word	0x2040000c

004013f0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4013f0:	b580      	push	{r7, lr}
  4013f2:	b084      	sub	sp, #16
  4013f4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4013f6:	4b1e      	ldr	r3, [pc, #120]	; (401470 <Reset_Handler+0x80>)
  4013f8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4013fa:	4b1e      	ldr	r3, [pc, #120]	; (401474 <Reset_Handler+0x84>)
  4013fc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4013fe:	68fa      	ldr	r2, [r7, #12]
  401400:	68bb      	ldr	r3, [r7, #8]
  401402:	429a      	cmp	r2, r3
  401404:	d00c      	beq.n	401420 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401406:	e007      	b.n	401418 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401408:	68bb      	ldr	r3, [r7, #8]
  40140a:	1d1a      	adds	r2, r3, #4
  40140c:	60ba      	str	r2, [r7, #8]
  40140e:	68fa      	ldr	r2, [r7, #12]
  401410:	1d11      	adds	r1, r2, #4
  401412:	60f9      	str	r1, [r7, #12]
  401414:	6812      	ldr	r2, [r2, #0]
  401416:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401418:	68bb      	ldr	r3, [r7, #8]
  40141a:	4a17      	ldr	r2, [pc, #92]	; (401478 <Reset_Handler+0x88>)
  40141c:	4293      	cmp	r3, r2
  40141e:	d3f3      	bcc.n	401408 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401420:	4b16      	ldr	r3, [pc, #88]	; (40147c <Reset_Handler+0x8c>)
  401422:	60bb      	str	r3, [r7, #8]
  401424:	e004      	b.n	401430 <Reset_Handler+0x40>
                *pDest++ = 0;
  401426:	68bb      	ldr	r3, [r7, #8]
  401428:	1d1a      	adds	r2, r3, #4
  40142a:	60ba      	str	r2, [r7, #8]
  40142c:	2200      	movs	r2, #0
  40142e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401430:	68bb      	ldr	r3, [r7, #8]
  401432:	4a13      	ldr	r2, [pc, #76]	; (401480 <Reset_Handler+0x90>)
  401434:	4293      	cmp	r3, r2
  401436:	d3f6      	bcc.n	401426 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401438:	4b12      	ldr	r3, [pc, #72]	; (401484 <Reset_Handler+0x94>)
  40143a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40143c:	4a12      	ldr	r2, [pc, #72]	; (401488 <Reset_Handler+0x98>)
  40143e:	68fb      	ldr	r3, [r7, #12]
  401440:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401444:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401446:	4b11      	ldr	r3, [pc, #68]	; (40148c <Reset_Handler+0x9c>)
  401448:	4798      	blx	r3
  40144a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40144c:	4a10      	ldr	r2, [pc, #64]	; (401490 <Reset_Handler+0xa0>)
  40144e:	4b10      	ldr	r3, [pc, #64]	; (401490 <Reset_Handler+0xa0>)
  401450:	681b      	ldr	r3, [r3, #0]
  401452:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401456:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401458:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40145c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401460:	6878      	ldr	r0, [r7, #4]
  401462:	4b0c      	ldr	r3, [pc, #48]	; (401494 <Reset_Handler+0xa4>)
  401464:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401466:	4b0c      	ldr	r3, [pc, #48]	; (401498 <Reset_Handler+0xa8>)
  401468:	4798      	blx	r3

        /* Branch to main function */
        main();
  40146a:	4b0c      	ldr	r3, [pc, #48]	; (40149c <Reset_Handler+0xac>)
  40146c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40146e:	e7fe      	b.n	40146e <Reset_Handler+0x7e>
  401470:	00404fbc 	.word	0x00404fbc
  401474:	20400000 	.word	0x20400000
  401478:	204008dc 	.word	0x204008dc
  40147c:	204008dc 	.word	0x204008dc
  401480:	20400aa4 	.word	0x20400aa4
  401484:	00400000 	.word	0x00400000
  401488:	e000ed00 	.word	0xe000ed00
  40148c:	00401369 	.word	0x00401369
  401490:	e000ed88 	.word	0xe000ed88
  401494:	004013c1 	.word	0x004013c1
  401498:	00402345 	.word	0x00402345
  40149c:	00401f19 	.word	0x00401f19

004014a0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4014a0:	b480      	push	{r7}
  4014a2:	af00      	add	r7, sp, #0
        while (1) {
        }
  4014a4:	e7fe      	b.n	4014a4 <Dummy_Handler+0x4>
  4014a6:	bf00      	nop

004014a8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4014a8:	b480      	push	{r7}
  4014aa:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4014ac:	4b52      	ldr	r3, [pc, #328]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  4014ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014b0:	f003 0303 	and.w	r3, r3, #3
  4014b4:	2b01      	cmp	r3, #1
  4014b6:	d014      	beq.n	4014e2 <SystemCoreClockUpdate+0x3a>
  4014b8:	2b01      	cmp	r3, #1
  4014ba:	d302      	bcc.n	4014c2 <SystemCoreClockUpdate+0x1a>
  4014bc:	2b02      	cmp	r3, #2
  4014be:	d038      	beq.n	401532 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4014c0:	e07a      	b.n	4015b8 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4014c2:	4b4e      	ldr	r3, [pc, #312]	; (4015fc <SystemCoreClockUpdate+0x154>)
  4014c4:	695b      	ldr	r3, [r3, #20]
  4014c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014ca:	2b00      	cmp	r3, #0
  4014cc:	d004      	beq.n	4014d8 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4014ce:	4b4c      	ldr	r3, [pc, #304]	; (401600 <SystemCoreClockUpdate+0x158>)
  4014d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4014d4:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  4014d6:	e06f      	b.n	4015b8 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014d8:	4b49      	ldr	r3, [pc, #292]	; (401600 <SystemCoreClockUpdate+0x158>)
  4014da:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4014de:	601a      	str	r2, [r3, #0]
      }
    break;
  4014e0:	e06a      	b.n	4015b8 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014e2:	4b45      	ldr	r3, [pc, #276]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  4014e4:	6a1b      	ldr	r3, [r3, #32]
  4014e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4014ea:	2b00      	cmp	r3, #0
  4014ec:	d003      	beq.n	4014f6 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4014ee:	4b44      	ldr	r3, [pc, #272]	; (401600 <SystemCoreClockUpdate+0x158>)
  4014f0:	4a44      	ldr	r2, [pc, #272]	; (401604 <SystemCoreClockUpdate+0x15c>)
  4014f2:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  4014f4:	e060      	b.n	4015b8 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014f6:	4b42      	ldr	r3, [pc, #264]	; (401600 <SystemCoreClockUpdate+0x158>)
  4014f8:	4a43      	ldr	r2, [pc, #268]	; (401608 <SystemCoreClockUpdate+0x160>)
  4014fa:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014fc:	4b3e      	ldr	r3, [pc, #248]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  4014fe:	6a1b      	ldr	r3, [r3, #32]
  401500:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401504:	2b10      	cmp	r3, #16
  401506:	d004      	beq.n	401512 <SystemCoreClockUpdate+0x6a>
  401508:	2b20      	cmp	r3, #32
  40150a:	d008      	beq.n	40151e <SystemCoreClockUpdate+0x76>
  40150c:	2b00      	cmp	r3, #0
  40150e:	d00e      	beq.n	40152e <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401510:	e00e      	b.n	401530 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401512:	4b3b      	ldr	r3, [pc, #236]	; (401600 <SystemCoreClockUpdate+0x158>)
  401514:	681b      	ldr	r3, [r3, #0]
  401516:	005b      	lsls	r3, r3, #1
  401518:	4a39      	ldr	r2, [pc, #228]	; (401600 <SystemCoreClockUpdate+0x158>)
  40151a:	6013      	str	r3, [r2, #0]
          break;
  40151c:	e008      	b.n	401530 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40151e:	4b38      	ldr	r3, [pc, #224]	; (401600 <SystemCoreClockUpdate+0x158>)
  401520:	681a      	ldr	r2, [r3, #0]
  401522:	4613      	mov	r3, r2
  401524:	005b      	lsls	r3, r3, #1
  401526:	4413      	add	r3, r2
  401528:	4a35      	ldr	r2, [pc, #212]	; (401600 <SystemCoreClockUpdate+0x158>)
  40152a:	6013      	str	r3, [r2, #0]
          break;
  40152c:	e000      	b.n	401530 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40152e:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401530:	e042      	b.n	4015b8 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401532:	4b31      	ldr	r3, [pc, #196]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  401534:	6a1b      	ldr	r3, [r3, #32]
  401536:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40153a:	2b00      	cmp	r3, #0
  40153c:	d003      	beq.n	401546 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40153e:	4b30      	ldr	r3, [pc, #192]	; (401600 <SystemCoreClockUpdate+0x158>)
  401540:	4a30      	ldr	r2, [pc, #192]	; (401604 <SystemCoreClockUpdate+0x15c>)
  401542:	601a      	str	r2, [r3, #0]
  401544:	e01c      	b.n	401580 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401546:	4b2e      	ldr	r3, [pc, #184]	; (401600 <SystemCoreClockUpdate+0x158>)
  401548:	4a2f      	ldr	r2, [pc, #188]	; (401608 <SystemCoreClockUpdate+0x160>)
  40154a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40154c:	4b2a      	ldr	r3, [pc, #168]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  40154e:	6a1b      	ldr	r3, [r3, #32]
  401550:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401554:	2b10      	cmp	r3, #16
  401556:	d004      	beq.n	401562 <SystemCoreClockUpdate+0xba>
  401558:	2b20      	cmp	r3, #32
  40155a:	d008      	beq.n	40156e <SystemCoreClockUpdate+0xc6>
  40155c:	2b00      	cmp	r3, #0
  40155e:	d00e      	beq.n	40157e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401560:	e00e      	b.n	401580 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401562:	4b27      	ldr	r3, [pc, #156]	; (401600 <SystemCoreClockUpdate+0x158>)
  401564:	681b      	ldr	r3, [r3, #0]
  401566:	005b      	lsls	r3, r3, #1
  401568:	4a25      	ldr	r2, [pc, #148]	; (401600 <SystemCoreClockUpdate+0x158>)
  40156a:	6013      	str	r3, [r2, #0]
          break;
  40156c:	e008      	b.n	401580 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40156e:	4b24      	ldr	r3, [pc, #144]	; (401600 <SystemCoreClockUpdate+0x158>)
  401570:	681a      	ldr	r2, [r3, #0]
  401572:	4613      	mov	r3, r2
  401574:	005b      	lsls	r3, r3, #1
  401576:	4413      	add	r3, r2
  401578:	4a21      	ldr	r2, [pc, #132]	; (401600 <SystemCoreClockUpdate+0x158>)
  40157a:	6013      	str	r3, [r2, #0]
          break;
  40157c:	e000      	b.n	401580 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40157e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401580:	4b1d      	ldr	r3, [pc, #116]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  401582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401584:	f003 0303 	and.w	r3, r3, #3
  401588:	2b02      	cmp	r3, #2
  40158a:	d114      	bne.n	4015b6 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40158c:	4b1a      	ldr	r3, [pc, #104]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  40158e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401590:	4b1e      	ldr	r3, [pc, #120]	; (40160c <SystemCoreClockUpdate+0x164>)
  401592:	4013      	ands	r3, r2
  401594:	0c1b      	lsrs	r3, r3, #16
  401596:	3301      	adds	r3, #1
  401598:	4a19      	ldr	r2, [pc, #100]	; (401600 <SystemCoreClockUpdate+0x158>)
  40159a:	6812      	ldr	r2, [r2, #0]
  40159c:	fb02 f303 	mul.w	r3, r2, r3
  4015a0:	4a17      	ldr	r2, [pc, #92]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015a2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4015a4:	4b14      	ldr	r3, [pc, #80]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  4015a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015a8:	b2db      	uxtb	r3, r3
  4015aa:	4a15      	ldr	r2, [pc, #84]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015ac:	6812      	ldr	r2, [r2, #0]
  4015ae:	fbb2 f3f3 	udiv	r3, r2, r3
  4015b2:	4a13      	ldr	r2, [pc, #76]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015b4:	6013      	str	r3, [r2, #0]
      }
    break;
  4015b6:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4015b8:	4b0f      	ldr	r3, [pc, #60]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  4015ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015c0:	2b70      	cmp	r3, #112	; 0x70
  4015c2:	d108      	bne.n	4015d6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4015c4:	4b0e      	ldr	r3, [pc, #56]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015c6:	681b      	ldr	r3, [r3, #0]
  4015c8:	4a11      	ldr	r2, [pc, #68]	; (401610 <SystemCoreClockUpdate+0x168>)
  4015ca:	fba2 2303 	umull	r2, r3, r2, r3
  4015ce:	085b      	lsrs	r3, r3, #1
  4015d0:	4a0b      	ldr	r2, [pc, #44]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015d2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4015d4:	e00a      	b.n	4015ec <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4015d6:	4b08      	ldr	r3, [pc, #32]	; (4015f8 <SystemCoreClockUpdate+0x150>)
  4015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015de:	091b      	lsrs	r3, r3, #4
  4015e0:	4a07      	ldr	r2, [pc, #28]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015e2:	6812      	ldr	r2, [r2, #0]
  4015e4:	fa22 f303 	lsr.w	r3, r2, r3
  4015e8:	4a05      	ldr	r2, [pc, #20]	; (401600 <SystemCoreClockUpdate+0x158>)
  4015ea:	6013      	str	r3, [r2, #0]
  }
}
  4015ec:	bf00      	nop
  4015ee:	46bd      	mov	sp, r7
  4015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f4:	4770      	bx	lr
  4015f6:	bf00      	nop
  4015f8:	400e0600 	.word	0x400e0600
  4015fc:	400e1810 	.word	0x400e1810
  401600:	20400010 	.word	0x20400010
  401604:	00b71b00 	.word	0x00b71b00
  401608:	003d0900 	.word	0x003d0900
  40160c:	07ff0000 	.word	0x07ff0000
  401610:	aaaaaaab 	.word	0xaaaaaaab

00401614 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401614:	b480      	push	{r7}
  401616:	b083      	sub	sp, #12
  401618:	af00      	add	r7, sp, #0
  40161a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	4a19      	ldr	r2, [pc, #100]	; (401684 <system_init_flash+0x70>)
  401620:	4293      	cmp	r3, r2
  401622:	d804      	bhi.n	40162e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401624:	4b18      	ldr	r3, [pc, #96]	; (401688 <system_init_flash+0x74>)
  401626:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40162a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40162c:	e023      	b.n	401676 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40162e:	687b      	ldr	r3, [r7, #4]
  401630:	4a16      	ldr	r2, [pc, #88]	; (40168c <system_init_flash+0x78>)
  401632:	4293      	cmp	r3, r2
  401634:	d803      	bhi.n	40163e <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401636:	4b14      	ldr	r3, [pc, #80]	; (401688 <system_init_flash+0x74>)
  401638:	4a15      	ldr	r2, [pc, #84]	; (401690 <system_init_flash+0x7c>)
  40163a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40163c:	e01b      	b.n	401676 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40163e:	687b      	ldr	r3, [r7, #4]
  401640:	4a14      	ldr	r2, [pc, #80]	; (401694 <system_init_flash+0x80>)
  401642:	4293      	cmp	r3, r2
  401644:	d803      	bhi.n	40164e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401646:	4b10      	ldr	r3, [pc, #64]	; (401688 <system_init_flash+0x74>)
  401648:	4a13      	ldr	r2, [pc, #76]	; (401698 <system_init_flash+0x84>)
  40164a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40164c:	e013      	b.n	401676 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40164e:	687b      	ldr	r3, [r7, #4]
  401650:	4a12      	ldr	r2, [pc, #72]	; (40169c <system_init_flash+0x88>)
  401652:	4293      	cmp	r3, r2
  401654:	d803      	bhi.n	40165e <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401656:	4b0c      	ldr	r3, [pc, #48]	; (401688 <system_init_flash+0x74>)
  401658:	4a11      	ldr	r2, [pc, #68]	; (4016a0 <system_init_flash+0x8c>)
  40165a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40165c:	e00b      	b.n	401676 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40165e:	687b      	ldr	r3, [r7, #4]
  401660:	4a10      	ldr	r2, [pc, #64]	; (4016a4 <system_init_flash+0x90>)
  401662:	4293      	cmp	r3, r2
  401664:	d804      	bhi.n	401670 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401666:	4b08      	ldr	r3, [pc, #32]	; (401688 <system_init_flash+0x74>)
  401668:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40166c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40166e:	e002      	b.n	401676 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401670:	4b05      	ldr	r3, [pc, #20]	; (401688 <system_init_flash+0x74>)
  401672:	4a0d      	ldr	r2, [pc, #52]	; (4016a8 <system_init_flash+0x94>)
  401674:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401676:	bf00      	nop
  401678:	370c      	adds	r7, #12
  40167a:	46bd      	mov	sp, r7
  40167c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401680:	4770      	bx	lr
  401682:	bf00      	nop
  401684:	01312cff 	.word	0x01312cff
  401688:	400e0c00 	.word	0x400e0c00
  40168c:	026259ff 	.word	0x026259ff
  401690:	04000100 	.word	0x04000100
  401694:	039386ff 	.word	0x039386ff
  401698:	04000200 	.word	0x04000200
  40169c:	04c4b3ff 	.word	0x04c4b3ff
  4016a0:	04000300 	.word	0x04000300
  4016a4:	05f5e0ff 	.word	0x05f5e0ff
  4016a8:	04000500 	.word	0x04000500

004016ac <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4016ac:	b480      	push	{r7}
  4016ae:	b085      	sub	sp, #20
  4016b0:	af00      	add	r7, sp, #0
  4016b2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4016b4:	4b10      	ldr	r3, [pc, #64]	; (4016f8 <_sbrk+0x4c>)
  4016b6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4016b8:	4b10      	ldr	r3, [pc, #64]	; (4016fc <_sbrk+0x50>)
  4016ba:	681b      	ldr	r3, [r3, #0]
  4016bc:	2b00      	cmp	r3, #0
  4016be:	d102      	bne.n	4016c6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4016c0:	4b0e      	ldr	r3, [pc, #56]	; (4016fc <_sbrk+0x50>)
  4016c2:	4a0f      	ldr	r2, [pc, #60]	; (401700 <_sbrk+0x54>)
  4016c4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4016c6:	4b0d      	ldr	r3, [pc, #52]	; (4016fc <_sbrk+0x50>)
  4016c8:	681b      	ldr	r3, [r3, #0]
  4016ca:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4016cc:	68ba      	ldr	r2, [r7, #8]
  4016ce:	687b      	ldr	r3, [r7, #4]
  4016d0:	441a      	add	r2, r3
  4016d2:	68fb      	ldr	r3, [r7, #12]
  4016d4:	429a      	cmp	r2, r3
  4016d6:	dd02      	ble.n	4016de <_sbrk+0x32>
		return (caddr_t) -1;	
  4016d8:	f04f 33ff 	mov.w	r3, #4294967295
  4016dc:	e006      	b.n	4016ec <_sbrk+0x40>
	}

	heap += incr;
  4016de:	4b07      	ldr	r3, [pc, #28]	; (4016fc <_sbrk+0x50>)
  4016e0:	681a      	ldr	r2, [r3, #0]
  4016e2:	687b      	ldr	r3, [r7, #4]
  4016e4:	4413      	add	r3, r2
  4016e6:	4a05      	ldr	r2, [pc, #20]	; (4016fc <_sbrk+0x50>)
  4016e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4016ea:	68bb      	ldr	r3, [r7, #8]
}
  4016ec:	4618      	mov	r0, r3
  4016ee:	3714      	adds	r7, #20
  4016f0:	46bd      	mov	sp, r7
  4016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016f6:	4770      	bx	lr
  4016f8:	2045fffc 	.word	0x2045fffc
  4016fc:	20400970 	.word	0x20400970
  401700:	20402ca8 	.word	0x20402ca8

00401704 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401704:	b480      	push	{r7}
  401706:	b083      	sub	sp, #12
  401708:	af00      	add	r7, sp, #0
  40170a:	6078      	str	r0, [r7, #4]
	return -1;
  40170c:	f04f 33ff 	mov.w	r3, #4294967295
}
  401710:	4618      	mov	r0, r3
  401712:	370c      	adds	r7, #12
  401714:	46bd      	mov	sp, r7
  401716:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171a:	4770      	bx	lr

0040171c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40171c:	b480      	push	{r7}
  40171e:	b083      	sub	sp, #12
  401720:	af00      	add	r7, sp, #0
  401722:	6078      	str	r0, [r7, #4]
  401724:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401726:	683b      	ldr	r3, [r7, #0]
  401728:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40172c:	605a      	str	r2, [r3, #4]

	return 0;
  40172e:	2300      	movs	r3, #0
}
  401730:	4618      	mov	r0, r3
  401732:	370c      	adds	r7, #12
  401734:	46bd      	mov	sp, r7
  401736:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173a:	4770      	bx	lr

0040173c <_isatty>:

extern int _isatty(int file)
{
  40173c:	b480      	push	{r7}
  40173e:	b083      	sub	sp, #12
  401740:	af00      	add	r7, sp, #0
  401742:	6078      	str	r0, [r7, #4]
	return 1;
  401744:	2301      	movs	r3, #1
}
  401746:	4618      	mov	r0, r3
  401748:	370c      	adds	r7, #12
  40174a:	46bd      	mov	sp, r7
  40174c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401750:	4770      	bx	lr
  401752:	bf00      	nop

00401754 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401754:	b480      	push	{r7}
  401756:	b085      	sub	sp, #20
  401758:	af00      	add	r7, sp, #0
  40175a:	60f8      	str	r0, [r7, #12]
  40175c:	60b9      	str	r1, [r7, #8]
  40175e:	607a      	str	r2, [r7, #4]
	return 0;
  401760:	2300      	movs	r3, #0
}
  401762:	4618      	mov	r0, r3
  401764:	3714      	adds	r7, #20
  401766:	46bd      	mov	sp, r7
  401768:	f85d 7b04 	ldr.w	r7, [sp], #4
  40176c:	4770      	bx	lr
  40176e:	bf00      	nop

00401770 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401770:	b480      	push	{r7}
  401772:	b083      	sub	sp, #12
  401774:	af00      	add	r7, sp, #0
  401776:	4603      	mov	r3, r0
  401778:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40177a:	4909      	ldr	r1, [pc, #36]	; (4017a0 <NVIC_EnableIRQ+0x30>)
  40177c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401780:	095b      	lsrs	r3, r3, #5
  401782:	79fa      	ldrb	r2, [r7, #7]
  401784:	f002 021f 	and.w	r2, r2, #31
  401788:	2001      	movs	r0, #1
  40178a:	fa00 f202 	lsl.w	r2, r0, r2
  40178e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401792:	bf00      	nop
  401794:	370c      	adds	r7, #12
  401796:	46bd      	mov	sp, r7
  401798:	f85d 7b04 	ldr.w	r7, [sp], #4
  40179c:	4770      	bx	lr
  40179e:	bf00      	nop
  4017a0:	e000e100 	.word	0xe000e100

004017a4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4017a4:	b480      	push	{r7}
  4017a6:	b083      	sub	sp, #12
  4017a8:	af00      	add	r7, sp, #0
  4017aa:	4603      	mov	r3, r0
  4017ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4017ae:	4909      	ldr	r1, [pc, #36]	; (4017d4 <NVIC_ClearPendingIRQ+0x30>)
  4017b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017b4:	095b      	lsrs	r3, r3, #5
  4017b6:	79fa      	ldrb	r2, [r7, #7]
  4017b8:	f002 021f 	and.w	r2, r2, #31
  4017bc:	2001      	movs	r0, #1
  4017be:	fa00 f202 	lsl.w	r2, r0, r2
  4017c2:	3360      	adds	r3, #96	; 0x60
  4017c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4017c8:	bf00      	nop
  4017ca:	370c      	adds	r7, #12
  4017cc:	46bd      	mov	sp, r7
  4017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017d2:	4770      	bx	lr
  4017d4:	e000e100 	.word	0xe000e100

004017d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4017d8:	b480      	push	{r7}
  4017da:	b083      	sub	sp, #12
  4017dc:	af00      	add	r7, sp, #0
  4017de:	4603      	mov	r3, r0
  4017e0:	6039      	str	r1, [r7, #0]
  4017e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017e8:	2b00      	cmp	r3, #0
  4017ea:	da0b      	bge.n	401804 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4017ec:	490d      	ldr	r1, [pc, #52]	; (401824 <NVIC_SetPriority+0x4c>)
  4017ee:	79fb      	ldrb	r3, [r7, #7]
  4017f0:	f003 030f 	and.w	r3, r3, #15
  4017f4:	3b04      	subs	r3, #4
  4017f6:	683a      	ldr	r2, [r7, #0]
  4017f8:	b2d2      	uxtb	r2, r2
  4017fa:	0152      	lsls	r2, r2, #5
  4017fc:	b2d2      	uxtb	r2, r2
  4017fe:	440b      	add	r3, r1
  401800:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401802:	e009      	b.n	401818 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401804:	4908      	ldr	r1, [pc, #32]	; (401828 <NVIC_SetPriority+0x50>)
  401806:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40180a:	683a      	ldr	r2, [r7, #0]
  40180c:	b2d2      	uxtb	r2, r2
  40180e:	0152      	lsls	r2, r2, #5
  401810:	b2d2      	uxtb	r2, r2
  401812:	440b      	add	r3, r1
  401814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401818:	bf00      	nop
  40181a:	370c      	adds	r7, #12
  40181c:	46bd      	mov	sp, r7
  40181e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401822:	4770      	bx	lr
  401824:	e000ed00 	.word	0xe000ed00
  401828:	e000e100 	.word	0xe000e100

0040182c <SCB_CleanInvalidateDCache>:
/** \brief Clean & Invalidate D-Cache

    The function cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache(void)
{
  40182c:	b480      	push	{r7}
  40182e:	b08b      	sub	sp, #44	; 0x2c
  401830:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401832:	4b22      	ldr	r3, [pc, #136]	; (4018bc <SCB_CleanInvalidateDCache+0x90>)
  401834:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401838:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40183a:	69fb      	ldr	r3, [r7, #28]
  40183c:	0b5b      	lsrs	r3, r3, #13
  40183e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401842:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401844:	69fb      	ldr	r3, [r7, #28]
  401846:	f003 0307 	and.w	r3, r3, #7
  40184a:	3304      	adds	r3, #4
  40184c:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40184e:	69fb      	ldr	r3, [r7, #28]
  401850:	08db      	lsrs	r3, r3, #3
  401852:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401856:	617b      	str	r3, [r7, #20]
  401858:	697b      	ldr	r3, [r7, #20]
  40185a:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40185c:	68fb      	ldr	r3, [r7, #12]
  40185e:	fab3 f383 	clz	r3, r3
  401862:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401864:	687b      	ldr	r3, [r7, #4]
  401866:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401868:	f003 031f 	and.w	r3, r3, #31
  40186c:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40186e:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  401872:	697b      	ldr	r3, [r7, #20]
  401874:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401876:	6a3a      	ldr	r2, [r7, #32]
  401878:	693b      	ldr	r3, [r7, #16]
  40187a:	fa02 f303 	lsl.w	r3, r2, r3
  40187e:	4619      	mov	r1, r3
  401880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401882:	69bb      	ldr	r3, [r7, #24]
  401884:	fa02 f303 	lsl.w	r3, r2, r3
  401888:	430b      	orrs	r3, r1
  40188a:	60bb      	str	r3, [r7, #8]
              SCB->DCCISW = sw;
  40188c:	4a0b      	ldr	r2, [pc, #44]	; (4018bc <SCB_CleanInvalidateDCache+0x90>)
  40188e:	68bb      	ldr	r3, [r7, #8]
  401890:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
            } while(tmpways--);
  401894:	6a3b      	ldr	r3, [r7, #32]
  401896:	1e5a      	subs	r2, r3, #1
  401898:	623a      	str	r2, [r7, #32]
  40189a:	2b00      	cmp	r3, #0
  40189c:	d1eb      	bne.n	401876 <SCB_CleanInvalidateDCache+0x4a>
        } while(sets--);
  40189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4018a0:	1e5a      	subs	r2, r3, #1
  4018a2:	627a      	str	r2, [r7, #36]	; 0x24
  4018a4:	2b00      	cmp	r3, #0
  4018a6:	d1e4      	bne.n	401872 <SCB_CleanInvalidateDCache+0x46>
  4018a8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4018ac:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  4018b0:	bf00      	nop
  4018b2:	372c      	adds	r7, #44	; 0x2c
  4018b4:	46bd      	mov	sp, r7
  4018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ba:	4770      	bx	lr
  4018bc:	e000ed00 	.word	0xe000ed00

004018c0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4018c0:	b480      	push	{r7}
  4018c2:	b083      	sub	sp, #12
  4018c4:	af00      	add	r7, sp, #0
  4018c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4018c8:	687b      	ldr	r3, [r7, #4]
  4018ca:	2b07      	cmp	r3, #7
  4018cc:	d825      	bhi.n	40191a <osc_get_rate+0x5a>
  4018ce:	a201      	add	r2, pc, #4	; (adr r2, 4018d4 <osc_get_rate+0x14>)
  4018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4018d4:	004018f5 	.word	0x004018f5
  4018d8:	004018fb 	.word	0x004018fb
  4018dc:	00401901 	.word	0x00401901
  4018e0:	00401907 	.word	0x00401907
  4018e4:	0040190b 	.word	0x0040190b
  4018e8:	0040190f 	.word	0x0040190f
  4018ec:	00401913 	.word	0x00401913
  4018f0:	00401917 	.word	0x00401917
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4018f4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4018f8:	e010      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4018fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018fe:	e00d      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401900:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401904:	e00a      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401906:	4b08      	ldr	r3, [pc, #32]	; (401928 <osc_get_rate+0x68>)
  401908:	e008      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40190a:	4b08      	ldr	r3, [pc, #32]	; (40192c <osc_get_rate+0x6c>)
  40190c:	e006      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40190e:	4b08      	ldr	r3, [pc, #32]	; (401930 <osc_get_rate+0x70>)
  401910:	e004      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401912:	4b07      	ldr	r3, [pc, #28]	; (401930 <osc_get_rate+0x70>)
  401914:	e002      	b.n	40191c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401916:	4b06      	ldr	r3, [pc, #24]	; (401930 <osc_get_rate+0x70>)
  401918:	e000      	b.n	40191c <osc_get_rate+0x5c>
	}

	return 0;
  40191a:	2300      	movs	r3, #0
}
  40191c:	4618      	mov	r0, r3
  40191e:	370c      	adds	r7, #12
  401920:	46bd      	mov	sp, r7
  401922:	f85d 7b04 	ldr.w	r7, [sp], #4
  401926:	4770      	bx	lr
  401928:	003d0900 	.word	0x003d0900
  40192c:	007a1200 	.word	0x007a1200
  401930:	00b71b00 	.word	0x00b71b00

00401934 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401934:	b580      	push	{r7, lr}
  401936:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401938:	2006      	movs	r0, #6
  40193a:	4b05      	ldr	r3, [pc, #20]	; (401950 <sysclk_get_main_hz+0x1c>)
  40193c:	4798      	blx	r3
  40193e:	4602      	mov	r2, r0
  401940:	4613      	mov	r3, r2
  401942:	009b      	lsls	r3, r3, #2
  401944:	4413      	add	r3, r2
  401946:	009a      	lsls	r2, r3, #2
  401948:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40194a:	4618      	mov	r0, r3
  40194c:	bd80      	pop	{r7, pc}
  40194e:	bf00      	nop
  401950:	004018c1 	.word	0x004018c1

00401954 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401954:	b580      	push	{r7, lr}
  401956:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401958:	4b02      	ldr	r3, [pc, #8]	; (401964 <sysclk_get_cpu_hz+0x10>)
  40195a:	4798      	blx	r3
  40195c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40195e:	4618      	mov	r0, r3
  401960:	bd80      	pop	{r7, pc}
  401962:	bf00      	nop
  401964:	00401935 	.word	0x00401935

00401968 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401968:	b580      	push	{r7, lr}
  40196a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40196c:	4b02      	ldr	r3, [pc, #8]	; (401978 <sysclk_get_peripheral_hz+0x10>)
  40196e:	4798      	blx	r3
  401970:	4603      	mov	r3, r0
  401972:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401974:	4618      	mov	r0, r3
  401976:	bd80      	pop	{r7, pc}
  401978:	00401935 	.word	0x00401935

0040197c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40197c:	b580      	push	{r7, lr}
  40197e:	b082      	sub	sp, #8
  401980:	af00      	add	r7, sp, #0
  401982:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401984:	6878      	ldr	r0, [r7, #4]
  401986:	4b03      	ldr	r3, [pc, #12]	; (401994 <sysclk_enable_peripheral_clock+0x18>)
  401988:	4798      	blx	r3
}
  40198a:	bf00      	nop
  40198c:	3708      	adds	r7, #8
  40198e:	46bd      	mov	sp, r7
  401990:	bd80      	pop	{r7, pc}
  401992:	bf00      	nop
  401994:	00400dbd 	.word	0x00400dbd

00401998 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401998:	b580      	push	{r7, lr}
  40199a:	b084      	sub	sp, #16
  40199c:	af00      	add	r7, sp, #0
  40199e:	6078      	str	r0, [r7, #4]
  4019a0:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4019a2:	2300      	movs	r3, #0
  4019a4:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4019a6:	687b      	ldr	r3, [r7, #4]
  4019a8:	4a34      	ldr	r2, [pc, #208]	; (401a7c <usart_serial_getchar+0xe4>)
  4019aa:	4293      	cmp	r3, r2
  4019ac:	d107      	bne.n	4019be <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4019ae:	bf00      	nop
  4019b0:	6839      	ldr	r1, [r7, #0]
  4019b2:	6878      	ldr	r0, [r7, #4]
  4019b4:	4b32      	ldr	r3, [pc, #200]	; (401a80 <usart_serial_getchar+0xe8>)
  4019b6:	4798      	blx	r3
  4019b8:	4603      	mov	r3, r0
  4019ba:	2b00      	cmp	r3, #0
  4019bc:	d1f8      	bne.n	4019b0 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4019be:	687b      	ldr	r3, [r7, #4]
  4019c0:	4a30      	ldr	r2, [pc, #192]	; (401a84 <usart_serial_getchar+0xec>)
  4019c2:	4293      	cmp	r3, r2
  4019c4:	d107      	bne.n	4019d6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4019c6:	bf00      	nop
  4019c8:	6839      	ldr	r1, [r7, #0]
  4019ca:	6878      	ldr	r0, [r7, #4]
  4019cc:	4b2c      	ldr	r3, [pc, #176]	; (401a80 <usart_serial_getchar+0xe8>)
  4019ce:	4798      	blx	r3
  4019d0:	4603      	mov	r3, r0
  4019d2:	2b00      	cmp	r3, #0
  4019d4:	d1f8      	bne.n	4019c8 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	4a2b      	ldr	r2, [pc, #172]	; (401a88 <usart_serial_getchar+0xf0>)
  4019da:	4293      	cmp	r3, r2
  4019dc:	d107      	bne.n	4019ee <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4019de:	bf00      	nop
  4019e0:	6839      	ldr	r1, [r7, #0]
  4019e2:	6878      	ldr	r0, [r7, #4]
  4019e4:	4b26      	ldr	r3, [pc, #152]	; (401a80 <usart_serial_getchar+0xe8>)
  4019e6:	4798      	blx	r3
  4019e8:	4603      	mov	r3, r0
  4019ea:	2b00      	cmp	r3, #0
  4019ec:	d1f8      	bne.n	4019e0 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4019ee:	687b      	ldr	r3, [r7, #4]
  4019f0:	4a26      	ldr	r2, [pc, #152]	; (401a8c <usart_serial_getchar+0xf4>)
  4019f2:	4293      	cmp	r3, r2
  4019f4:	d107      	bne.n	401a06 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4019f6:	bf00      	nop
  4019f8:	6839      	ldr	r1, [r7, #0]
  4019fa:	6878      	ldr	r0, [r7, #4]
  4019fc:	4b20      	ldr	r3, [pc, #128]	; (401a80 <usart_serial_getchar+0xe8>)
  4019fe:	4798      	blx	r3
  401a00:	4603      	mov	r3, r0
  401a02:	2b00      	cmp	r3, #0
  401a04:	d1f8      	bne.n	4019f8 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401a06:	687b      	ldr	r3, [r7, #4]
  401a08:	4a21      	ldr	r2, [pc, #132]	; (401a90 <usart_serial_getchar+0xf8>)
  401a0a:	4293      	cmp	r3, r2
  401a0c:	d10d      	bne.n	401a2a <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401a0e:	bf00      	nop
  401a10:	f107 030c 	add.w	r3, r7, #12
  401a14:	4619      	mov	r1, r3
  401a16:	6878      	ldr	r0, [r7, #4]
  401a18:	4b1e      	ldr	r3, [pc, #120]	; (401a94 <usart_serial_getchar+0xfc>)
  401a1a:	4798      	blx	r3
  401a1c:	4603      	mov	r3, r0
  401a1e:	2b00      	cmp	r3, #0
  401a20:	d1f6      	bne.n	401a10 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401a22:	68fb      	ldr	r3, [r7, #12]
  401a24:	b2da      	uxtb	r2, r3
  401a26:	683b      	ldr	r3, [r7, #0]
  401a28:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	4a1a      	ldr	r2, [pc, #104]	; (401a98 <usart_serial_getchar+0x100>)
  401a2e:	4293      	cmp	r3, r2
  401a30:	d10d      	bne.n	401a4e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401a32:	bf00      	nop
  401a34:	f107 030c 	add.w	r3, r7, #12
  401a38:	4619      	mov	r1, r3
  401a3a:	6878      	ldr	r0, [r7, #4]
  401a3c:	4b15      	ldr	r3, [pc, #84]	; (401a94 <usart_serial_getchar+0xfc>)
  401a3e:	4798      	blx	r3
  401a40:	4603      	mov	r3, r0
  401a42:	2b00      	cmp	r3, #0
  401a44:	d1f6      	bne.n	401a34 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401a46:	68fb      	ldr	r3, [r7, #12]
  401a48:	b2da      	uxtb	r2, r3
  401a4a:	683b      	ldr	r3, [r7, #0]
  401a4c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	4a12      	ldr	r2, [pc, #72]	; (401a9c <usart_serial_getchar+0x104>)
  401a52:	4293      	cmp	r3, r2
  401a54:	d10d      	bne.n	401a72 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401a56:	bf00      	nop
  401a58:	f107 030c 	add.w	r3, r7, #12
  401a5c:	4619      	mov	r1, r3
  401a5e:	6878      	ldr	r0, [r7, #4]
  401a60:	4b0c      	ldr	r3, [pc, #48]	; (401a94 <usart_serial_getchar+0xfc>)
  401a62:	4798      	blx	r3
  401a64:	4603      	mov	r3, r0
  401a66:	2b00      	cmp	r3, #0
  401a68:	d1f6      	bne.n	401a58 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401a6a:	68fb      	ldr	r3, [r7, #12]
  401a6c:	b2da      	uxtb	r2, r3
  401a6e:	683b      	ldr	r3, [r7, #0]
  401a70:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401a72:	bf00      	nop
  401a74:	3710      	adds	r7, #16
  401a76:	46bd      	mov	sp, r7
  401a78:	bd80      	pop	{r7, pc}
  401a7a:	bf00      	nop
  401a7c:	400e0800 	.word	0x400e0800
  401a80:	00400e41 	.word	0x00400e41
  401a84:	400e0a00 	.word	0x400e0a00
  401a88:	400e1a00 	.word	0x400e1a00
  401a8c:	400e1c00 	.word	0x400e1c00
  401a90:	40024000 	.word	0x40024000
  401a94:	004010f1 	.word	0x004010f1
  401a98:	40028000 	.word	0x40028000
  401a9c:	4002c000 	.word	0x4002c000

00401aa0 <xdmac_enable_interrupt>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline void xdmac_enable_interrupt(Xdmac *xdmac, uint32_t channel_num)
{
  401aa0:	b480      	push	{r7}
  401aa2:	b083      	sub	sp, #12
  401aa4:	af00      	add	r7, sp, #0
  401aa6:	6078      	str	r0, [r7, #4]
  401aa8:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  401aaa:	2201      	movs	r2, #1
  401aac:	683b      	ldr	r3, [r7, #0]
  401aae:	409a      	lsls	r2, r3
  401ab0:	687b      	ldr	r3, [r7, #4]
  401ab2:	60da      	str	r2, [r3, #12]
}
  401ab4:	bf00      	nop
  401ab6:	370c      	adds	r7, #12
  401ab8:	46bd      	mov	sp, r7
  401aba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401abe:	4770      	bx	lr

00401ac0 <xdmac_channel_enable>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in]  channel_num  XDMA Channel number (range 0 to 23)
 */
static inline void xdmac_channel_enable(Xdmac *xdmac, uint32_t channel_num)
{
  401ac0:	b580      	push	{r7, lr}
  401ac2:	b082      	sub	sp, #8
  401ac4:	af00      	add	r7, sp, #0
  401ac6:	6078      	str	r0, [r7, #4]
  401ac8:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	
	/* Update DCache before DMA transmit */
	SCB_CleanInvalidateDCache();
  401aca:	4b05      	ldr	r3, [pc, #20]	; (401ae0 <xdmac_channel_enable+0x20>)
  401acc:	4798      	blx	r3
	
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401ace:	2201      	movs	r2, #1
  401ad0:	683b      	ldr	r3, [r7, #0]
  401ad2:	409a      	lsls	r2, r3
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	61da      	str	r2, [r3, #28]
}
  401ad8:	bf00      	nop
  401ada:	3708      	adds	r7, #8
  401adc:	46bd      	mov	sp, r7
  401ade:	bd80      	pop	{r7, pc}
  401ae0:	0040182d 	.word	0x0040182d

00401ae4 <xdmac_channel_enable_interrupt>:
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 * \param[in] mask Interrupt mask.
 */
static inline void xdmac_channel_enable_interrupt(Xdmac *xdmac, uint32_t channel_num, uint32_t mask)
{
  401ae4:	b480      	push	{r7}
  401ae6:	b085      	sub	sp, #20
  401ae8:	af00      	add	r7, sp, #0
  401aea:	60f8      	str	r0, [r7, #12]
  401aec:	60b9      	str	r1, [r7, #8]
  401aee:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  401af0:	68fa      	ldr	r2, [r7, #12]
  401af2:	68bb      	ldr	r3, [r7, #8]
  401af4:	019b      	lsls	r3, r3, #6
  401af6:	4413      	add	r3, r2
  401af8:	3350      	adds	r3, #80	; 0x50
  401afa:	687a      	ldr	r2, [r7, #4]
  401afc:	601a      	str	r2, [r3, #0]
}
  401afe:	bf00      	nop
  401b00:	3714      	adds	r7, #20
  401b02:	46bd      	mov	sp, r7
  401b04:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b08:	4770      	bx	lr
  401b0a:	bf00      	nop

00401b0c <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  401b0c:	b480      	push	{r7}
  401b0e:	b083      	sub	sp, #12
  401b10:	af00      	add	r7, sp, #0
  401b12:	6078      	str	r0, [r7, #4]
  401b14:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401b16:	687a      	ldr	r2, [r7, #4]
  401b18:	683b      	ldr	r3, [r7, #0]
  401b1a:	019b      	lsls	r3, r3, #6
  401b1c:	4413      	add	r3, r2
  401b1e:	335c      	adds	r3, #92	; 0x5c
  401b20:	681b      	ldr	r3, [r3, #0]
}
  401b22:	4618      	mov	r0, r3
  401b24:	370c      	adds	r7, #12
  401b26:	46bd      	mov	sp, r7
  401b28:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b2c:	4770      	bx	lr
  401b2e:	bf00      	nop

00401b30 <xdmac_channel_set_descriptor_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] config Configuration of next descriptor.
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  401b30:	b480      	push	{r7}
  401b32:	b085      	sub	sp, #20
  401b34:	af00      	add	r7, sp, #0
  401b36:	60f8      	str	r0, [r7, #12]
  401b38:	60b9      	str	r1, [r7, #8]
  401b3a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  401b3c:	68fa      	ldr	r2, [r7, #12]
  401b3e:	68bb      	ldr	r3, [r7, #8]
  401b40:	019b      	lsls	r3, r3, #6
  401b42:	4413      	add	r3, r2
  401b44:	336c      	adds	r3, #108	; 0x6c
  401b46:	687a      	ldr	r2, [r7, #4]
  401b48:	601a      	str	r2, [r3, #0]
}
  401b4a:	bf00      	nop
  401b4c:	3714      	adds	r7, #20
  401b4e:	46bd      	mov	sp, r7
  401b50:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b54:	4770      	bx	lr
  401b56:	bf00      	nop

00401b58 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401b58:	b580      	push	{r7, lr}
  401b5a:	b082      	sub	sp, #8
  401b5c:	af00      	add	r7, sp, #0
  401b5e:	6078      	str	r0, [r7, #4]
  401b60:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  401b62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b66:	4806      	ldr	r0, [pc, #24]	; (401b80 <Button1_Handler+0x28>)
  401b68:	4b06      	ldr	r3, [pc, #24]	; (401b84 <Button1_Handler+0x2c>)
  401b6a:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  401b6c:	f44f 7180 	mov.w	r1, #256	; 0x100
  401b70:	4805      	ldr	r0, [pc, #20]	; (401b88 <Button1_Handler+0x30>)
  401b72:	4b04      	ldr	r3, [pc, #16]	; (401b84 <Button1_Handler+0x2c>)
  401b74:	4798      	blx	r3
}
  401b76:	bf00      	nop
  401b78:	3708      	adds	r7, #8
  401b7a:	46bd      	mov	sp, r7
  401b7c:	bd80      	pop	{r7, pc}
  401b7e:	bf00      	nop
  401b80:	400e1400 	.word	0x400e1400
  401b84:	00401b8d 	.word	0x00401b8d
  401b88:	400e1200 	.word	0x400e1200

00401b8c <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401b8c:	b580      	push	{r7, lr}
  401b8e:	b082      	sub	sp, #8
  401b90:	af00      	add	r7, sp, #0
  401b92:	6078      	str	r0, [r7, #4]
  401b94:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401b96:	6839      	ldr	r1, [r7, #0]
  401b98:	6878      	ldr	r0, [r7, #4]
  401b9a:	4b09      	ldr	r3, [pc, #36]	; (401bc0 <pin_toggle+0x34>)
  401b9c:	4798      	blx	r3
  401b9e:	4603      	mov	r3, r0
  401ba0:	2b00      	cmp	r3, #0
  401ba2:	d004      	beq.n	401bae <pin_toggle+0x22>
    pio_clear(pio, mask);
  401ba4:	6839      	ldr	r1, [r7, #0]
  401ba6:	6878      	ldr	r0, [r7, #4]
  401ba8:	4b06      	ldr	r3, [pc, #24]	; (401bc4 <pin_toggle+0x38>)
  401baa:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401bac:	e003      	b.n	401bb6 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401bae:	6839      	ldr	r1, [r7, #0]
  401bb0:	6878      	ldr	r0, [r7, #4]
  401bb2:	4b05      	ldr	r3, [pc, #20]	; (401bc8 <pin_toggle+0x3c>)
  401bb4:	4798      	blx	r3
}
  401bb6:	bf00      	nop
  401bb8:	3708      	adds	r7, #8
  401bba:	46bd      	mov	sp, r7
  401bbc:	bd80      	pop	{r7, pc}
  401bbe:	bf00      	nop
  401bc0:	00400831 	.word	0x00400831
  401bc4:	00400621 	.word	0x00400621
  401bc8:	00400605 	.word	0x00400605

00401bcc <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401bcc:	b590      	push	{r4, r7, lr}
  401bce:	b083      	sub	sp, #12
  401bd0:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401bd2:	200a      	movs	r0, #10
  401bd4:	4b10      	ldr	r3, [pc, #64]	; (401c18 <BUT_init+0x4c>)
  401bd6:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401bd8:	2209      	movs	r2, #9
  401bda:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401bde:	480f      	ldr	r0, [pc, #60]	; (401c1c <BUT_init+0x50>)
  401be0:	4b0f      	ldr	r3, [pc, #60]	; (401c20 <BUT_init+0x54>)
  401be2:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401be4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401be8:	480c      	ldr	r0, [pc, #48]	; (401c1c <BUT_init+0x50>)
  401bea:	4b0e      	ldr	r3, [pc, #56]	; (401c24 <BUT_init+0x58>)
  401bec:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401bee:	4b0e      	ldr	r3, [pc, #56]	; (401c28 <BUT_init+0x5c>)
  401bf0:	9300      	str	r3, [sp, #0]
  401bf2:	2350      	movs	r3, #80	; 0x50
  401bf4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401bf8:	210a      	movs	r1, #10
  401bfa:	4808      	ldr	r0, [pc, #32]	; (401c1c <BUT_init+0x50>)
  401bfc:	4c0b      	ldr	r4, [pc, #44]	; (401c2c <BUT_init+0x60>)
  401bfe:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401c00:	200a      	movs	r0, #10
  401c02:	4b0b      	ldr	r3, [pc, #44]	; (401c30 <BUT_init+0x64>)
  401c04:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401c06:	2101      	movs	r1, #1
  401c08:	200a      	movs	r0, #10
  401c0a:	4b0a      	ldr	r3, [pc, #40]	; (401c34 <BUT_init+0x68>)
  401c0c:	4798      	blx	r3
};
  401c0e:	bf00      	nop
  401c10:	3704      	adds	r7, #4
  401c12:	46bd      	mov	sp, r7
  401c14:	bd90      	pop	{r4, r7, pc}
  401c16:	bf00      	nop
  401c18:	00400dbd 	.word	0x00400dbd
  401c1c:	400e0e00 	.word	0x400e0e00
  401c20:	0040074d 	.word	0x0040074d
  401c24:	004008c5 	.word	0x004008c5
  401c28:	00401b59 	.word	0x00401b59
  401c2c:	004009e1 	.word	0x004009e1
  401c30:	00401771 	.word	0x00401771
  401c34:	004017d9 	.word	0x004017d9

00401c38 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401c38:	b590      	push	{r4, r7, lr}
  401c3a:	b085      	sub	sp, #20
  401c3c:	af02      	add	r7, sp, #8
  401c3e:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401c40:	200c      	movs	r0, #12
  401c42:	4b07      	ldr	r3, [pc, #28]	; (401c60 <LED_init+0x28>)
  401c44:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401c46:	687a      	ldr	r2, [r7, #4]
  401c48:	2300      	movs	r3, #0
  401c4a:	9300      	str	r3, [sp, #0]
  401c4c:	2300      	movs	r3, #0
  401c4e:	f44f 7180 	mov.w	r1, #256	; 0x100
  401c52:	4804      	ldr	r0, [pc, #16]	; (401c64 <LED_init+0x2c>)
  401c54:	4c04      	ldr	r4, [pc, #16]	; (401c68 <LED_init+0x30>)
  401c56:	47a0      	blx	r4
};
  401c58:	bf00      	nop
  401c5a:	370c      	adds	r7, #12
  401c5c:	46bd      	mov	sp, r7
  401c5e:	bd90      	pop	{r4, r7, pc}
  401c60:	00400dbd 	.word	0x00400dbd
  401c64:	400e1200 	.word	0x400e1200
  401c68:	004007cd 	.word	0x004007cd

00401c6c <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401c6c:	b580      	push	{r7, lr}
  401c6e:	b086      	sub	sp, #24
  401c70:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  401c72:	200b      	movs	r0, #11
  401c74:	4b1f      	ldr	r3, [pc, #124]	; (401cf4 <USART1_init+0x88>)
  401c76:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  401c78:	200a      	movs	r0, #10
  401c7a:	4b1e      	ldr	r3, [pc, #120]	; (401cf4 <USART1_init+0x88>)
  401c7c:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401c7e:	2210      	movs	r2, #16
  401c80:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c84:	481c      	ldr	r0, [pc, #112]	; (401cf8 <USART1_init+0x8c>)
  401c86:	4b1d      	ldr	r3, [pc, #116]	; (401cfc <USART1_init+0x90>)
  401c88:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401c8a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401c8e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c92:	481b      	ldr	r0, [pc, #108]	; (401d00 <USART1_init+0x94>)
  401c94:	4b19      	ldr	r3, [pc, #100]	; (401cfc <USART1_init+0x90>)
  401c96:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401c98:	4a1a      	ldr	r2, [pc, #104]	; (401d04 <USART1_init+0x98>)
  401c9a:	4b1a      	ldr	r3, [pc, #104]	; (401d04 <USART1_init+0x98>)
  401c9c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401ca0:	f043 0310 	orr.w	r3, r3, #16
  401ca4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401ca8:	463b      	mov	r3, r7
  401caa:	2200      	movs	r2, #0
  401cac:	601a      	str	r2, [r3, #0]
  401cae:	605a      	str	r2, [r3, #4]
  401cb0:	609a      	str	r2, [r3, #8]
  401cb2:	60da      	str	r2, [r3, #12]
  401cb4:	611a      	str	r2, [r3, #16]
  401cb6:	615a      	str	r2, [r3, #20]
  401cb8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401cbc:	603b      	str	r3, [r7, #0]
  401cbe:	23c0      	movs	r3, #192	; 0xc0
  401cc0:	607b      	str	r3, [r7, #4]
  401cc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401cc6:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  401cc8:	200e      	movs	r0, #14
  401cca:	4b0a      	ldr	r3, [pc, #40]	; (401cf4 <USART1_init+0x88>)
  401ccc:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401cce:	4b0e      	ldr	r3, [pc, #56]	; (401d08 <USART1_init+0x9c>)
  401cd0:	4798      	blx	r3
  401cd2:	4602      	mov	r2, r0
  401cd4:	463b      	mov	r3, r7
  401cd6:	4619      	mov	r1, r3
  401cd8:	480c      	ldr	r0, [pc, #48]	; (401d0c <USART1_init+0xa0>)
  401cda:	4b0d      	ldr	r3, [pc, #52]	; (401d10 <USART1_init+0xa4>)
  401cdc:	4798      	blx	r3
 //usart_enable_interrupt(USART_COM, US_IER_RXRDY); 
  //NVIC_EnableIRQ(USART_COM_ID);
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401cde:	480b      	ldr	r0, [pc, #44]	; (401d0c <USART1_init+0xa0>)
  401ce0:	4b0c      	ldr	r3, [pc, #48]	; (401d14 <USART1_init+0xa8>)
  401ce2:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401ce4:	4809      	ldr	r0, [pc, #36]	; (401d0c <USART1_init+0xa0>)
  401ce6:	4b0c      	ldr	r3, [pc, #48]	; (401d18 <USART1_init+0xac>)
  401ce8:	4798      	blx	r3
 }
  401cea:	bf00      	nop
  401cec:	3718      	adds	r7, #24
  401cee:	46bd      	mov	sp, r7
  401cf0:	bd80      	pop	{r7, pc}
  401cf2:	bf00      	nop
  401cf4:	0040197d 	.word	0x0040197d
  401cf8:	400e1000 	.word	0x400e1000
  401cfc:	0040063d 	.word	0x0040063d
  401d00:	400e0e00 	.word	0x400e0e00
  401d04:	40088000 	.word	0x40088000
  401d08:	00401969 	.word	0x00401969
  401d0c:	40028000 	.word	0x40028000
  401d10:	00400f55 	.word	0x00400f55
  401d14:	00400fd9 	.word	0x00400fd9
  401d18:	00401011 	.word	0x00401011

00401d1c <USART1_Handler>:


 void USART1_Handler(void){ 
  401d1c:	b580      	push	{r7, lr}
  401d1e:	b082      	sub	sp, #8
  401d20:	af00      	add	r7, sp, #0
	  uint32_t ret = usart_get_status(USART_COM);
  401d22:	4809      	ldr	r0, [pc, #36]	; (401d48 <USART1_Handler+0x2c>)
  401d24:	4b09      	ldr	r3, [pc, #36]	; (401d4c <USART1_Handler+0x30>)
  401d26:	4798      	blx	r3
  401d28:	6078      	str	r0, [r7, #4]
	  if(ret & US_IER_RXRDY){ 
  401d2a:	687b      	ldr	r3, [r7, #4]
  401d2c:	f003 0301 	and.w	r3, r3, #1
  401d30:	2b00      	cmp	r3, #0
  401d32:	d005      	beq.n	401d40 <USART1_Handler+0x24>
		usart_gets(bufferRX);
  401d34:	4806      	ldr	r0, [pc, #24]	; (401d50 <USART1_Handler+0x34>)
  401d36:	4b07      	ldr	r3, [pc, #28]	; (401d54 <USART1_Handler+0x38>)
  401d38:	4798      	blx	r3
		usart_puts(bufferRX);
  401d3a:	4805      	ldr	r0, [pc, #20]	; (401d50 <USART1_Handler+0x34>)
  401d3c:	4b06      	ldr	r3, [pc, #24]	; (401d58 <USART1_Handler+0x3c>)
  401d3e:	4798      	blx	r3
	 } else if(ret & US_IER_TXRDY){ 
	 }
 }
  401d40:	bf00      	nop
  401d42:	3708      	adds	r7, #8
  401d44:	46bd      	mov	sp, r7
  401d46:	bd80      	pop	{r7, pc}
  401d48:	40028000 	.word	0x40028000
  401d4c:	00401049 	.word	0x00401049
  401d50:	204009d8 	.word	0x204009d8
  401d54:	00401da5 	.word	0x00401da5
  401d58:	00401d5d 	.word	0x00401d5d

00401d5c <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  401d5c:	b580      	push	{r7, lr}
  401d5e:	b082      	sub	sp, #8
  401d60:	af00      	add	r7, sp, #0
  401d62:	6078      	str	r0, [r7, #4]
	while (*pstring != '\0') {
  401d64:	e00e      	b.n	401d84 <usart_puts+0x28>
		usart_putchar(USART1, *pstring++);
  401d66:	687b      	ldr	r3, [r7, #4]
  401d68:	1c5a      	adds	r2, r3, #1
  401d6a:	607a      	str	r2, [r7, #4]
  401d6c:	781b      	ldrb	r3, [r3, #0]
  401d6e:	4619      	mov	r1, r3
  401d70:	4809      	ldr	r0, [pc, #36]	; (401d98 <usart_puts+0x3c>)
  401d72:	4b0a      	ldr	r3, [pc, #40]	; (401d9c <usart_puts+0x40>)
  401d74:	4798      	blx	r3
		while(!usart_is_tx_empty(USART1));
  401d76:	bf00      	nop
  401d78:	4807      	ldr	r0, [pc, #28]	; (401d98 <usart_puts+0x3c>)
  401d7a:	4b09      	ldr	r3, [pc, #36]	; (401da0 <usart_puts+0x44>)
  401d7c:	4798      	blx	r3
  401d7e:	4603      	mov	r3, r0
  401d80:	2b00      	cmp	r3, #0
  401d82:	d0f9      	beq.n	401d78 <usart_puts+0x1c>
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
	while (*pstring != '\0') {
  401d84:	687b      	ldr	r3, [r7, #4]
  401d86:	781b      	ldrb	r3, [r3, #0]
  401d88:	2b00      	cmp	r3, #0
  401d8a:	d1ec      	bne.n	401d66 <usart_puts+0xa>
		usart_putchar(USART1, *pstring++);
		while(!usart_is_tx_empty(USART1));
	}
  return 0;
  401d8c:	2300      	movs	r3, #0
}
  401d8e:	4618      	mov	r0, r3
  401d90:	3708      	adds	r7, #8
  401d92:	46bd      	mov	sp, r7
  401d94:	bd80      	pop	{r7, pc}
  401d96:	bf00      	nop
  401d98:	40028000 	.word	0x40028000
  401d9c:	004010c1 	.word	0x004010c1
  401da0:	00401099 	.word	0x00401099

00401da4 <usart_gets>:
 * monta um buffer com valores recebidos da USART at 
 * encontrar o char '\n'
 *
 * Retorna a quantidade de char lidos
 */
uint32_t usart_gets(uint8_t *pstring){
  401da4:	b580      	push	{r7, lr}
  401da6:	b082      	sub	sp, #8
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
	usart_serial_getchar(USART1, bufferRX);
  401dac:	4904      	ldr	r1, [pc, #16]	; (401dc0 <usart_gets+0x1c>)
  401dae:	4805      	ldr	r0, [pc, #20]	; (401dc4 <usart_gets+0x20>)
  401db0:	4b05      	ldr	r3, [pc, #20]	; (401dc8 <usart_gets+0x24>)
  401db2:	4798      	blx	r3
  return 0;  
  401db4:	2300      	movs	r3, #0
}
  401db6:	4618      	mov	r0, r3
  401db8:	3708      	adds	r7, #8
  401dba:	46bd      	mov	sp, r7
  401dbc:	bd80      	pop	{r7, pc}
  401dbe:	bf00      	nop
  401dc0:	204009d8 	.word	0x204009d8
  401dc4:	40028000 	.word	0x40028000
  401dc8:	00401999 	.word	0x00401999

00401dcc <uart_xdmac_configure>:
 *
 *
 */

static void uart_xdmac_configure()
{
  401dcc:	b580      	push	{r7, lr}
  401dce:	b082      	sub	sp, #8
  401dd0:	af00      	add	r7, sp, #0
	uint32_t xdmaint;
	/* Initialize and enable DMA controller */
	pmc_enable_periph_clk(ID_XDMAC);
  401dd2:	203a      	movs	r0, #58	; 0x3a
  401dd4:	4b11      	ldr	r3, [pc, #68]	; (401e1c <uart_xdmac_configure+0x50>)
  401dd6:	4798      	blx	r3
	xdmaint = ( XDMAC_CIE_BIE |
  401dd8:	237d      	movs	r3, #125	; 0x7d
  401dda:	607b      	str	r3, [r7, #4]
	XDMAC_CIE_DIE |
	XDMAC_CIE_FIE |
	XDMAC_CIE_RBIE |
	XDMAC_CIE_WBIE |
	XDMAC_CIE_ROIE);
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_TX_CH, xdmaint);
  401ddc:	687a      	ldr	r2, [r7, #4]
  401dde:	2100      	movs	r1, #0
  401de0:	480f      	ldr	r0, [pc, #60]	; (401e20 <uart_xdmac_configure+0x54>)
  401de2:	4b10      	ldr	r3, [pc, #64]	; (401e24 <uart_xdmac_configure+0x58>)
  401de4:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_TX_CH);
  401de6:	2100      	movs	r1, #0
  401de8:	480d      	ldr	r0, [pc, #52]	; (401e20 <uart_xdmac_configure+0x54>)
  401dea:	4b0f      	ldr	r3, [pc, #60]	; (401e28 <uart_xdmac_configure+0x5c>)
  401dec:	4798      	blx	r3
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_RX_CH, xdmaint);
  401dee:	687a      	ldr	r2, [r7, #4]
  401df0:	2101      	movs	r1, #1
  401df2:	480b      	ldr	r0, [pc, #44]	; (401e20 <uart_xdmac_configure+0x54>)
  401df4:	4b0b      	ldr	r3, [pc, #44]	; (401e24 <uart_xdmac_configure+0x58>)
  401df6:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_RX_CH);
  401df8:	2101      	movs	r1, #1
  401dfa:	4809      	ldr	r0, [pc, #36]	; (401e20 <uart_xdmac_configure+0x54>)
  401dfc:	4b0a      	ldr	r3, [pc, #40]	; (401e28 <uart_xdmac_configure+0x5c>)
  401dfe:	4798      	blx	r3
	/*Enable XDMAC interrupt */
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
  401e00:	203a      	movs	r0, #58	; 0x3a
  401e02:	4b0a      	ldr	r3, [pc, #40]	; (401e2c <uart_xdmac_configure+0x60>)
  401e04:	4798      	blx	r3
	NVIC_SetPriority( XDMAC_IRQn ,1);
  401e06:	2101      	movs	r1, #1
  401e08:	203a      	movs	r0, #58	; 0x3a
  401e0a:	4b09      	ldr	r3, [pc, #36]	; (401e30 <uart_xdmac_configure+0x64>)
  401e0c:	4798      	blx	r3
	NVIC_EnableIRQ(XDMAC_IRQn);
  401e0e:	203a      	movs	r0, #58	; 0x3a
  401e10:	4b08      	ldr	r3, [pc, #32]	; (401e34 <uart_xdmac_configure+0x68>)
  401e12:	4798      	blx	r3
}
  401e14:	bf00      	nop
  401e16:	3708      	adds	r7, #8
  401e18:	46bd      	mov	sp, r7
  401e1a:	bd80      	pop	{r7, pc}
  401e1c:	00400dbd 	.word	0x00400dbd
  401e20:	40078000 	.word	0x40078000
  401e24:	00401ae5 	.word	0x00401ae5
  401e28:	00401aa1 	.word	0x00401aa1
  401e2c:	004017a5 	.word	0x004017a5
  401e30:	004017d9 	.word	0x004017d9
  401e34:	00401771 	.word	0x00401771

00401e38 <uart_xdmac_Tx>:
The DMA uses the trigger flags, TXRDY and RXRDY, to write or read into the USART. The DMA always writes in
the Transmit Holding register (US_THR) and it always reads in the Receive Holding register (US_RHR). The size
of the data written or read by the DMA in the USART is always a byte
*/
static void uart_xdmac_Tx(uint32_t *peripheral_address, uint32_t *orgin_address, uint32_t buffer_size)
{
  401e38:	b580      	push	{r7, lr}
  401e3a:	b084      	sub	sp, #16
  401e3c:	af00      	add	r7, sp, #0
  401e3e:	60f8      	str	r0, [r7, #12]
  401e40:	60b9      	str	r1, [r7, #8]
  401e42:	607a      	str	r2, [r7, #4]
	/* Initialize channel config for transmitter */
	g_xdmac_tx_cfg.mbr_ubc = buffer_size;
  401e44:	4a14      	ldr	r2, [pc, #80]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e46:	687b      	ldr	r3, [r7, #4]
  401e48:	6013      	str	r3, [r2, #0]
	g_xdmac_tx_cfg.mbr_sa = (uint32_t)orgin_address;
  401e4a:	68bb      	ldr	r3, [r7, #8]
  401e4c:	4a12      	ldr	r2, [pc, #72]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e4e:	6053      	str	r3, [r2, #4]
	g_xdmac_tx_cfg.mbr_da = (uint32_t)peripheral_address;
  401e50:	68fb      	ldr	r3, [r7, #12]
  401e52:	4a11      	ldr	r2, [pc, #68]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e54:	6093      	str	r3, [r2, #8]
	g_xdmac_tx_cfg.mbr_cfg =	XDMAC_CC_TYPE_PER_TRAN |
  401e56:	4b10      	ldr	r3, [pc, #64]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e58:	4a10      	ldr	r2, [pc, #64]	; (401e9c <uart_xdmac_Tx+0x64>)
  401e5a:	60da      	str	r2, [r3, #12]
								XDMAC_CC_SIF_AHB_IF0 |
								XDMAC_CC_DIF_AHB_IF1 |
								XDMAC_CC_SAM_INCREMENTED_AM |
								XDMAC_CC_DAM_FIXED_AM |
								XDMAC_CC_PERID(USART_XDMAC_TX_CH_NUM);
	g_xdmac_tx_cfg.mbr_bc = 0;
  401e5c:	4b0e      	ldr	r3, [pc, #56]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e5e:	2200      	movs	r2, #0
  401e60:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds = 0;
  401e62:	4b0d      	ldr	r3, [pc, #52]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e64:	2200      	movs	r2, #0
  401e66:	615a      	str	r2, [r3, #20]
	g_xdmac_tx_cfg.mbr_sus = 0;
  401e68:	4b0b      	ldr	r3, [pc, #44]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e6a:	2200      	movs	r2, #0
  401e6c:	619a      	str	r2, [r3, #24]
	g_xdmac_tx_cfg.mbr_dus = 0;
  401e6e:	4b0a      	ldr	r3, [pc, #40]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e70:	2200      	movs	r2, #0
  401e72:	61da      	str	r2, [r3, #28]
	xdmac_configure_transfer(XDMAC, XDMAC_TX_CH, &g_xdmac_tx_cfg);
  401e74:	4a08      	ldr	r2, [pc, #32]	; (401e98 <uart_xdmac_Tx+0x60>)
  401e76:	2100      	movs	r1, #0
  401e78:	4809      	ldr	r0, [pc, #36]	; (401ea0 <uart_xdmac_Tx+0x68>)
  401e7a:	4b0a      	ldr	r3, [pc, #40]	; (401ea4 <uart_xdmac_Tx+0x6c>)
  401e7c:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_TX_CH, 0);
  401e7e:	2200      	movs	r2, #0
  401e80:	2100      	movs	r1, #0
  401e82:	4807      	ldr	r0, [pc, #28]	; (401ea0 <uart_xdmac_Tx+0x68>)
  401e84:	4b08      	ldr	r3, [pc, #32]	; (401ea8 <uart_xdmac_Tx+0x70>)
  401e86:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_TX_CH);
  401e88:	2100      	movs	r1, #0
  401e8a:	4805      	ldr	r0, [pc, #20]	; (401ea0 <uart_xdmac_Tx+0x68>)
  401e8c:	4b07      	ldr	r3, [pc, #28]	; (401eac <uart_xdmac_Tx+0x74>)
  401e8e:	4798      	blx	r3
}
  401e90:	bf00      	nop
  401e92:	3710      	adds	r7, #16
  401e94:	46bd      	mov	sp, r7
  401e96:	bd80      	pop	{r7, pc}
  401e98:	20400974 	.word	0x20400974
  401e9c:	09014011 	.word	0x09014011
  401ea0:	40078000 	.word	0x40078000
  401ea4:	004012b9 	.word	0x004012b9
  401ea8:	00401b31 	.word	0x00401b31
  401eac:	00401ac1 	.word	0x00401ac1

00401eb0 <XDMAC_Handler>:

/**
* \brief XDMAC interrupt handler.
*/
void XDMAC_Handler(void)
{
  401eb0:	b580      	push	{r7, lr}
  401eb2:	b082      	sub	sp, #8
  401eb4:	af00      	add	r7, sp, #0
	uint32_t dma_status_tx, dma_status_rx;
	dma_status_tx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_TX_CH);
  401eb6:	2100      	movs	r1, #0
  401eb8:	480a      	ldr	r0, [pc, #40]	; (401ee4 <XDMAC_Handler+0x34>)
  401eba:	4b0b      	ldr	r3, [pc, #44]	; (401ee8 <XDMAC_Handler+0x38>)
  401ebc:	4798      	blx	r3
  401ebe:	6078      	str	r0, [r7, #4]
	dma_status_rx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_RX_CH);
  401ec0:	2101      	movs	r1, #1
  401ec2:	4808      	ldr	r0, [pc, #32]	; (401ee4 <XDMAC_Handler+0x34>)
  401ec4:	4b08      	ldr	r3, [pc, #32]	; (401ee8 <XDMAC_Handler+0x38>)
  401ec6:	4798      	blx	r3
  401ec8:	6038      	str	r0, [r7, #0]
	UNUSED(dma_status_tx);
	UNUSED(dma_status_rx);
	// Verificamos se a transferncia foi completa
	if(dma_status_rx & (XDMAC_CIS_BIS | XDMAC_CIS_LIS)){
  401eca:	683b      	ldr	r3, [r7, #0]
  401ecc:	f003 0303 	and.w	r3, r3, #3
  401ed0:	2b00      	cmp	r3, #0
  401ed2:	d002      	beq.n	401eda <XDMAC_Handler+0x2a>
		flag_rx = 1;
  401ed4:	4b05      	ldr	r3, [pc, #20]	; (401eec <XDMAC_Handler+0x3c>)
  401ed6:	2201      	movs	r2, #1
  401ed8:	701a      	strb	r2, [r3, #0]
	}
}
  401eda:	bf00      	nop
  401edc:	3708      	adds	r7, #8
  401ede:	46bd      	mov	sp, r7
  401ee0:	bd80      	pop	{r7, pc}
  401ee2:	bf00      	nop
  401ee4:	40078000 	.word	0x40078000
  401ee8:	00401b0d 	.word	0x00401b0d
  401eec:	20400994 	.word	0x20400994

00401ef0 <usart_puts_dma>:

/*
 * Puts string pela DMA
 *
 */
usart_puts_dma(uint8_t *input, uint32_t input_size){
  401ef0:	b580      	push	{r7, lr}
  401ef2:	b082      	sub	sp, #8
  401ef4:	af00      	add	r7, sp, #0
  401ef6:	6078      	str	r0, [r7, #4]
  401ef8:	6039      	str	r1, [r7, #0]
		uart_xdmac_Tx(USART_XDMA_DEST_REG,(uint32_t) input, input_size);
  401efa:	683a      	ldr	r2, [r7, #0]
  401efc:	6879      	ldr	r1, [r7, #4]
  401efe:	4804      	ldr	r0, [pc, #16]	; (401f10 <usart_puts_dma+0x20>)
  401f00:	4b04      	ldr	r3, [pc, #16]	; (401f14 <usart_puts_dma+0x24>)
  401f02:	4798      	blx	r3
}
  401f04:	bf00      	nop
  401f06:	4618      	mov	r0, r3
  401f08:	3708      	adds	r7, #8
  401f0a:	46bd      	mov	sp, r7
  401f0c:	bd80      	pop	{r7, pc}
  401f0e:	bf00      	nop
  401f10:	4002801c 	.word	0x4002801c
  401f14:	00401e39 	.word	0x00401e39

00401f18 <main>:
	
}
/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f1c:	b08b      	sub	sp, #44	; 0x2c
  401f1e:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401f20:	4b33      	ldr	r3, [pc, #204]	; (401ff0 <main+0xd8>)
  401f22:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401f24:	4b33      	ldr	r3, [pc, #204]	; (401ff4 <main+0xdc>)
  401f26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401f2a:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401f2c:	2001      	movs	r0, #1
  401f2e:	4b32      	ldr	r3, [pc, #200]	; (401ff8 <main+0xe0>)
  401f30:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401f32:	4b32      	ldr	r3, [pc, #200]	; (401ffc <main+0xe4>)
  401f34:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401f36:	4b32      	ldr	r3, [pc, #200]	; (402000 <main+0xe8>)
  401f38:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());

  /* Configura o DMA */
  uart_xdmac_configure();
  401f3a:	4b32      	ldr	r3, [pc, #200]	; (402004 <main+0xec>)
  401f3c:	4798      	blx	r3

	while (1) {
	uint8_t input[] = "Ola galera, esse eh um teste \n";
  401f3e:	4b32      	ldr	r3, [pc, #200]	; (402008 <main+0xf0>)
  401f40:	1d3e      	adds	r6, r7, #4
  401f42:	469e      	mov	lr, r3
  401f44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  401f48:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  401f4a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
  401f4e:	c607      	stmia	r6!, {r0, r1, r2}
  401f50:	8033      	strh	r3, [r6, #0]
  401f52:	3602      	adds	r6, #2
  401f54:	0c1b      	lsrs	r3, r3, #16
  401f56:	7033      	strb	r3, [r6, #0]
	uint32_t input_size = sizeof(input);
  401f58:	231f      	movs	r3, #31
  401f5a:	627b      	str	r3, [r7, #36]	; 0x24
	usart_puts_dma(input, input_size);
  401f5c:	1d3b      	adds	r3, r7, #4
  401f5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
  401f60:	4618      	mov	r0, r3
  401f62:	4b2a      	ldr	r3, [pc, #168]	; (40200c <main+0xf4>)
  401f64:	4798      	blx	r3
	if (flag_rx){
  401f66:	4b2a      	ldr	r3, [pc, #168]	; (402010 <main+0xf8>)
  401f68:	781b      	ldrb	r3, [r3, #0]
  401f6a:	b2db      	uxtb	r3, r3
  401f6c:	2b00      	cmp	r3, #0
  401f6e:	d006      	beq.n	401f7e <main+0x66>
		printf("%s", g_rx_buffer);
  401f70:	4928      	ldr	r1, [pc, #160]	; (402014 <main+0xfc>)
  401f72:	4829      	ldr	r0, [pc, #164]	; (402018 <main+0x100>)
  401f74:	4b29      	ldr	r3, [pc, #164]	; (40201c <main+0x104>)
  401f76:	4798      	blx	r3
		flag_rx = 0;
  401f78:	4b25      	ldr	r3, [pc, #148]	; (402010 <main+0xf8>)
  401f7a:	2200      	movs	r2, #0
  401f7c:	701a      	strb	r2, [r3, #0]
	}
    delay_s(1);
  401f7e:	4b28      	ldr	r3, [pc, #160]	; (402020 <main+0x108>)
  401f80:	4798      	blx	r3
  401f82:	4603      	mov	r3, r0
  401f84:	4618      	mov	r0, r3
  401f86:	f04f 0100 	mov.w	r1, #0
  401f8a:	4602      	mov	r2, r0
  401f8c:	460b      	mov	r3, r1
  401f8e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  401f92:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  401f96:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  401f9a:	4652      	mov	r2, sl
  401f9c:	465b      	mov	r3, fp
  401f9e:	015d      	lsls	r5, r3, #5
  401fa0:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  401fa4:	0154      	lsls	r4, r2, #5
  401fa6:	1aa4      	subs	r4, r4, r2
  401fa8:	eb65 0503 	sbc.w	r5, r5, r3
  401fac:	1824      	adds	r4, r4, r0
  401fae:	eb45 0501 	adc.w	r5, r5, r1
  401fb2:	ea4f 09c5 	mov.w	r9, r5, lsl #3
  401fb6:	ea49 7954 	orr.w	r9, r9, r4, lsr #29
  401fba:	ea4f 08c4 	mov.w	r8, r4, lsl #3
  401fbe:	4644      	mov	r4, r8
  401fc0:	464d      	mov	r5, r9
  401fc2:	4620      	mov	r0, r4
  401fc4:	4629      	mov	r1, r5
  401fc6:	f241 722b 	movw	r2, #5931	; 0x172b
  401fca:	f04f 0300 	mov.w	r3, #0
  401fce:	1880      	adds	r0, r0, r2
  401fd0:	eb41 0103 	adc.w	r1, r1, r3
  401fd4:	4e13      	ldr	r6, [pc, #76]	; (402024 <main+0x10c>)
  401fd6:	f241 722c 	movw	r2, #5932	; 0x172c
  401fda:	f04f 0300 	mov.w	r3, #0
  401fde:	47b0      	blx	r6
  401fe0:	4602      	mov	r2, r0
  401fe2:	460b      	mov	r3, r1
  401fe4:	4613      	mov	r3, r2
  401fe6:	4618      	mov	r0, r3
  401fe8:	4b0f      	ldr	r3, [pc, #60]	; (402028 <main+0x110>)
  401fea:	4798      	blx	r3
	}
  401fec:	e7a7      	b.n	401f3e <main+0x26>
  401fee:	bf00      	nop
  401ff0:	0040049d 	.word	0x0040049d
  401ff4:	400e1850 	.word	0x400e1850
  401ff8:	00401c39 	.word	0x00401c39
  401ffc:	00401bcd 	.word	0x00401bcd
  402000:	00401c6d 	.word	0x00401c6d
  402004:	00401dcd 	.word	0x00401dcd
  402008:	00404f18 	.word	0x00404f18
  40200c:	00401ef1 	.word	0x00401ef1
  402010:	20400994 	.word	0x20400994
  402014:	20400014 	.word	0x20400014
  402018:	00404f14 	.word	0x00404f14
  40201c:	00402395 	.word	0x00402395
  402020:	00401955 	.word	0x00401955
  402024:	0040202d 	.word	0x0040202d
  402028:	20400001 	.word	0x20400001

0040202c <__aeabi_uldivmod>:
  40202c:	b953      	cbnz	r3, 402044 <__aeabi_uldivmod+0x18>
  40202e:	b94a      	cbnz	r2, 402044 <__aeabi_uldivmod+0x18>
  402030:	2900      	cmp	r1, #0
  402032:	bf08      	it	eq
  402034:	2800      	cmpeq	r0, #0
  402036:	bf1c      	itt	ne
  402038:	f04f 31ff 	movne.w	r1, #4294967295
  40203c:	f04f 30ff 	movne.w	r0, #4294967295
  402040:	f000 b97e 	b.w	402340 <__aeabi_idiv0>
  402044:	f1ad 0c08 	sub.w	ip, sp, #8
  402048:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40204c:	f000 f806 	bl	40205c <__udivmoddi4>
  402050:	f8dd e004 	ldr.w	lr, [sp, #4]
  402054:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402058:	b004      	add	sp, #16
  40205a:	4770      	bx	lr

0040205c <__udivmoddi4>:
  40205c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402060:	468c      	mov	ip, r1
  402062:	460e      	mov	r6, r1
  402064:	4604      	mov	r4, r0
  402066:	9d08      	ldr	r5, [sp, #32]
  402068:	2b00      	cmp	r3, #0
  40206a:	d150      	bne.n	40210e <__udivmoddi4+0xb2>
  40206c:	428a      	cmp	r2, r1
  40206e:	4617      	mov	r7, r2
  402070:	d96c      	bls.n	40214c <__udivmoddi4+0xf0>
  402072:	fab2 fe82 	clz	lr, r2
  402076:	f1be 0f00 	cmp.w	lr, #0
  40207a:	d00b      	beq.n	402094 <__udivmoddi4+0x38>
  40207c:	f1ce 0420 	rsb	r4, lr, #32
  402080:	fa20 f404 	lsr.w	r4, r0, r4
  402084:	fa01 f60e 	lsl.w	r6, r1, lr
  402088:	ea44 0c06 	orr.w	ip, r4, r6
  40208c:	fa02 f70e 	lsl.w	r7, r2, lr
  402090:	fa00 f40e 	lsl.w	r4, r0, lr
  402094:	ea4f 4917 	mov.w	r9, r7, lsr #16
  402098:	0c22      	lsrs	r2, r4, #16
  40209a:	fbbc f0f9 	udiv	r0, ip, r9
  40209e:	fa1f f887 	uxth.w	r8, r7
  4020a2:	fb09 c610 	mls	r6, r9, r0, ip
  4020a6:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4020aa:	fb00 f308 	mul.w	r3, r0, r8
  4020ae:	42b3      	cmp	r3, r6
  4020b0:	d909      	bls.n	4020c6 <__udivmoddi4+0x6a>
  4020b2:	19f6      	adds	r6, r6, r7
  4020b4:	f100 32ff 	add.w	r2, r0, #4294967295
  4020b8:	f080 8122 	bcs.w	402300 <__udivmoddi4+0x2a4>
  4020bc:	42b3      	cmp	r3, r6
  4020be:	f240 811f 	bls.w	402300 <__udivmoddi4+0x2a4>
  4020c2:	3802      	subs	r0, #2
  4020c4:	443e      	add	r6, r7
  4020c6:	1af6      	subs	r6, r6, r3
  4020c8:	b2a2      	uxth	r2, r4
  4020ca:	fbb6 f3f9 	udiv	r3, r6, r9
  4020ce:	fb09 6613 	mls	r6, r9, r3, r6
  4020d2:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4020d6:	fb03 f808 	mul.w	r8, r3, r8
  4020da:	45a0      	cmp	r8, r4
  4020dc:	d909      	bls.n	4020f2 <__udivmoddi4+0x96>
  4020de:	19e4      	adds	r4, r4, r7
  4020e0:	f103 32ff 	add.w	r2, r3, #4294967295
  4020e4:	f080 810a 	bcs.w	4022fc <__udivmoddi4+0x2a0>
  4020e8:	45a0      	cmp	r8, r4
  4020ea:	f240 8107 	bls.w	4022fc <__udivmoddi4+0x2a0>
  4020ee:	3b02      	subs	r3, #2
  4020f0:	443c      	add	r4, r7
  4020f2:	ebc8 0404 	rsb	r4, r8, r4
  4020f6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4020fa:	2100      	movs	r1, #0
  4020fc:	2d00      	cmp	r5, #0
  4020fe:	d062      	beq.n	4021c6 <__udivmoddi4+0x16a>
  402100:	fa24 f40e 	lsr.w	r4, r4, lr
  402104:	2300      	movs	r3, #0
  402106:	602c      	str	r4, [r5, #0]
  402108:	606b      	str	r3, [r5, #4]
  40210a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40210e:	428b      	cmp	r3, r1
  402110:	d907      	bls.n	402122 <__udivmoddi4+0xc6>
  402112:	2d00      	cmp	r5, #0
  402114:	d055      	beq.n	4021c2 <__udivmoddi4+0x166>
  402116:	2100      	movs	r1, #0
  402118:	e885 0041 	stmia.w	r5, {r0, r6}
  40211c:	4608      	mov	r0, r1
  40211e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402122:	fab3 f183 	clz	r1, r3
  402126:	2900      	cmp	r1, #0
  402128:	f040 8090 	bne.w	40224c <__udivmoddi4+0x1f0>
  40212c:	42b3      	cmp	r3, r6
  40212e:	d302      	bcc.n	402136 <__udivmoddi4+0xda>
  402130:	4282      	cmp	r2, r0
  402132:	f200 80f8 	bhi.w	402326 <__udivmoddi4+0x2ca>
  402136:	1a84      	subs	r4, r0, r2
  402138:	eb66 0603 	sbc.w	r6, r6, r3
  40213c:	2001      	movs	r0, #1
  40213e:	46b4      	mov	ip, r6
  402140:	2d00      	cmp	r5, #0
  402142:	d040      	beq.n	4021c6 <__udivmoddi4+0x16a>
  402144:	e885 1010 	stmia.w	r5, {r4, ip}
  402148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40214c:	b912      	cbnz	r2, 402154 <__udivmoddi4+0xf8>
  40214e:	2701      	movs	r7, #1
  402150:	fbb7 f7f2 	udiv	r7, r7, r2
  402154:	fab7 fe87 	clz	lr, r7
  402158:	f1be 0f00 	cmp.w	lr, #0
  40215c:	d135      	bne.n	4021ca <__udivmoddi4+0x16e>
  40215e:	1bf3      	subs	r3, r6, r7
  402160:	ea4f 4817 	mov.w	r8, r7, lsr #16
  402164:	fa1f fc87 	uxth.w	ip, r7
  402168:	2101      	movs	r1, #1
  40216a:	fbb3 f0f8 	udiv	r0, r3, r8
  40216e:	0c22      	lsrs	r2, r4, #16
  402170:	fb08 3610 	mls	r6, r8, r0, r3
  402174:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  402178:	fb0c f300 	mul.w	r3, ip, r0
  40217c:	42b3      	cmp	r3, r6
  40217e:	d907      	bls.n	402190 <__udivmoddi4+0x134>
  402180:	19f6      	adds	r6, r6, r7
  402182:	f100 32ff 	add.w	r2, r0, #4294967295
  402186:	d202      	bcs.n	40218e <__udivmoddi4+0x132>
  402188:	42b3      	cmp	r3, r6
  40218a:	f200 80ce 	bhi.w	40232a <__udivmoddi4+0x2ce>
  40218e:	4610      	mov	r0, r2
  402190:	1af6      	subs	r6, r6, r3
  402192:	b2a2      	uxth	r2, r4
  402194:	fbb6 f3f8 	udiv	r3, r6, r8
  402198:	fb08 6613 	mls	r6, r8, r3, r6
  40219c:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4021a0:	fb0c fc03 	mul.w	ip, ip, r3
  4021a4:	45a4      	cmp	ip, r4
  4021a6:	d907      	bls.n	4021b8 <__udivmoddi4+0x15c>
  4021a8:	19e4      	adds	r4, r4, r7
  4021aa:	f103 32ff 	add.w	r2, r3, #4294967295
  4021ae:	d202      	bcs.n	4021b6 <__udivmoddi4+0x15a>
  4021b0:	45a4      	cmp	ip, r4
  4021b2:	f200 80b5 	bhi.w	402320 <__udivmoddi4+0x2c4>
  4021b6:	4613      	mov	r3, r2
  4021b8:	ebcc 0404 	rsb	r4, ip, r4
  4021bc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4021c0:	e79c      	b.n	4020fc <__udivmoddi4+0xa0>
  4021c2:	4629      	mov	r1, r5
  4021c4:	4628      	mov	r0, r5
  4021c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021ca:	f1ce 0120 	rsb	r1, lr, #32
  4021ce:	fa06 f30e 	lsl.w	r3, r6, lr
  4021d2:	fa07 f70e 	lsl.w	r7, r7, lr
  4021d6:	fa20 f901 	lsr.w	r9, r0, r1
  4021da:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4021de:	40ce      	lsrs	r6, r1
  4021e0:	ea49 0903 	orr.w	r9, r9, r3
  4021e4:	fbb6 faf8 	udiv	sl, r6, r8
  4021e8:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4021ec:	fb08 661a 	mls	r6, r8, sl, r6
  4021f0:	fa1f fc87 	uxth.w	ip, r7
  4021f4:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  4021f8:	fb0a f20c 	mul.w	r2, sl, ip
  4021fc:	429a      	cmp	r2, r3
  4021fe:	fa00 f40e 	lsl.w	r4, r0, lr
  402202:	d90a      	bls.n	40221a <__udivmoddi4+0x1be>
  402204:	19db      	adds	r3, r3, r7
  402206:	f10a 31ff 	add.w	r1, sl, #4294967295
  40220a:	f080 8087 	bcs.w	40231c <__udivmoddi4+0x2c0>
  40220e:	429a      	cmp	r2, r3
  402210:	f240 8084 	bls.w	40231c <__udivmoddi4+0x2c0>
  402214:	f1aa 0a02 	sub.w	sl, sl, #2
  402218:	443b      	add	r3, r7
  40221a:	1a9b      	subs	r3, r3, r2
  40221c:	fa1f f989 	uxth.w	r9, r9
  402220:	fbb3 f1f8 	udiv	r1, r3, r8
  402224:	fb08 3311 	mls	r3, r8, r1, r3
  402228:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  40222c:	fb01 f60c 	mul.w	r6, r1, ip
  402230:	429e      	cmp	r6, r3
  402232:	d907      	bls.n	402244 <__udivmoddi4+0x1e8>
  402234:	19db      	adds	r3, r3, r7
  402236:	f101 32ff 	add.w	r2, r1, #4294967295
  40223a:	d26b      	bcs.n	402314 <__udivmoddi4+0x2b8>
  40223c:	429e      	cmp	r6, r3
  40223e:	d969      	bls.n	402314 <__udivmoddi4+0x2b8>
  402240:	3902      	subs	r1, #2
  402242:	443b      	add	r3, r7
  402244:	1b9b      	subs	r3, r3, r6
  402246:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  40224a:	e78e      	b.n	40216a <__udivmoddi4+0x10e>
  40224c:	f1c1 0e20 	rsb	lr, r1, #32
  402250:	fa22 f40e 	lsr.w	r4, r2, lr
  402254:	408b      	lsls	r3, r1
  402256:	4323      	orrs	r3, r4
  402258:	fa20 f70e 	lsr.w	r7, r0, lr
  40225c:	fa06 f401 	lsl.w	r4, r6, r1
  402260:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402264:	fa26 f60e 	lsr.w	r6, r6, lr
  402268:	433c      	orrs	r4, r7
  40226a:	fbb6 f9fc 	udiv	r9, r6, ip
  40226e:	0c27      	lsrs	r7, r4, #16
  402270:	fb0c 6619 	mls	r6, ip, r9, r6
  402274:	fa1f f883 	uxth.w	r8, r3
  402278:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40227c:	fb09 f708 	mul.w	r7, r9, r8
  402280:	42b7      	cmp	r7, r6
  402282:	fa02 f201 	lsl.w	r2, r2, r1
  402286:	fa00 fa01 	lsl.w	sl, r0, r1
  40228a:	d908      	bls.n	40229e <__udivmoddi4+0x242>
  40228c:	18f6      	adds	r6, r6, r3
  40228e:	f109 30ff 	add.w	r0, r9, #4294967295
  402292:	d241      	bcs.n	402318 <__udivmoddi4+0x2bc>
  402294:	42b7      	cmp	r7, r6
  402296:	d93f      	bls.n	402318 <__udivmoddi4+0x2bc>
  402298:	f1a9 0902 	sub.w	r9, r9, #2
  40229c:	441e      	add	r6, r3
  40229e:	1bf6      	subs	r6, r6, r7
  4022a0:	b2a0      	uxth	r0, r4
  4022a2:	fbb6 f4fc 	udiv	r4, r6, ip
  4022a6:	fb0c 6614 	mls	r6, ip, r4, r6
  4022aa:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4022ae:	fb04 f808 	mul.w	r8, r4, r8
  4022b2:	45b8      	cmp	r8, r7
  4022b4:	d907      	bls.n	4022c6 <__udivmoddi4+0x26a>
  4022b6:	18ff      	adds	r7, r7, r3
  4022b8:	f104 30ff 	add.w	r0, r4, #4294967295
  4022bc:	d228      	bcs.n	402310 <__udivmoddi4+0x2b4>
  4022be:	45b8      	cmp	r8, r7
  4022c0:	d926      	bls.n	402310 <__udivmoddi4+0x2b4>
  4022c2:	3c02      	subs	r4, #2
  4022c4:	441f      	add	r7, r3
  4022c6:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4022ca:	ebc8 0707 	rsb	r7, r8, r7
  4022ce:	fba0 8902 	umull	r8, r9, r0, r2
  4022d2:	454f      	cmp	r7, r9
  4022d4:	4644      	mov	r4, r8
  4022d6:	464e      	mov	r6, r9
  4022d8:	d314      	bcc.n	402304 <__udivmoddi4+0x2a8>
  4022da:	d029      	beq.n	402330 <__udivmoddi4+0x2d4>
  4022dc:	b365      	cbz	r5, 402338 <__udivmoddi4+0x2dc>
  4022de:	ebba 0304 	subs.w	r3, sl, r4
  4022e2:	eb67 0706 	sbc.w	r7, r7, r6
  4022e6:	fa07 fe0e 	lsl.w	lr, r7, lr
  4022ea:	40cb      	lsrs	r3, r1
  4022ec:	40cf      	lsrs	r7, r1
  4022ee:	ea4e 0303 	orr.w	r3, lr, r3
  4022f2:	e885 0088 	stmia.w	r5, {r3, r7}
  4022f6:	2100      	movs	r1, #0
  4022f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4022fc:	4613      	mov	r3, r2
  4022fe:	e6f8      	b.n	4020f2 <__udivmoddi4+0x96>
  402300:	4610      	mov	r0, r2
  402302:	e6e0      	b.n	4020c6 <__udivmoddi4+0x6a>
  402304:	ebb8 0402 	subs.w	r4, r8, r2
  402308:	eb69 0603 	sbc.w	r6, r9, r3
  40230c:	3801      	subs	r0, #1
  40230e:	e7e5      	b.n	4022dc <__udivmoddi4+0x280>
  402310:	4604      	mov	r4, r0
  402312:	e7d8      	b.n	4022c6 <__udivmoddi4+0x26a>
  402314:	4611      	mov	r1, r2
  402316:	e795      	b.n	402244 <__udivmoddi4+0x1e8>
  402318:	4681      	mov	r9, r0
  40231a:	e7c0      	b.n	40229e <__udivmoddi4+0x242>
  40231c:	468a      	mov	sl, r1
  40231e:	e77c      	b.n	40221a <__udivmoddi4+0x1be>
  402320:	3b02      	subs	r3, #2
  402322:	443c      	add	r4, r7
  402324:	e748      	b.n	4021b8 <__udivmoddi4+0x15c>
  402326:	4608      	mov	r0, r1
  402328:	e70a      	b.n	402140 <__udivmoddi4+0xe4>
  40232a:	3802      	subs	r0, #2
  40232c:	443e      	add	r6, r7
  40232e:	e72f      	b.n	402190 <__udivmoddi4+0x134>
  402330:	45c2      	cmp	sl, r8
  402332:	d3e7      	bcc.n	402304 <__udivmoddi4+0x2a8>
  402334:	463e      	mov	r6, r7
  402336:	e7d1      	b.n	4022dc <__udivmoddi4+0x280>
  402338:	4629      	mov	r1, r5
  40233a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40233e:	bf00      	nop

00402340 <__aeabi_idiv0>:
  402340:	4770      	bx	lr
  402342:	bf00      	nop

00402344 <__libc_init_array>:
  402344:	b570      	push	{r4, r5, r6, lr}
  402346:	4e0f      	ldr	r6, [pc, #60]	; (402384 <__libc_init_array+0x40>)
  402348:	4d0f      	ldr	r5, [pc, #60]	; (402388 <__libc_init_array+0x44>)
  40234a:	1b76      	subs	r6, r6, r5
  40234c:	10b6      	asrs	r6, r6, #2
  40234e:	bf18      	it	ne
  402350:	2400      	movne	r4, #0
  402352:	d005      	beq.n	402360 <__libc_init_array+0x1c>
  402354:	3401      	adds	r4, #1
  402356:	f855 3b04 	ldr.w	r3, [r5], #4
  40235a:	4798      	blx	r3
  40235c:	42a6      	cmp	r6, r4
  40235e:	d1f9      	bne.n	402354 <__libc_init_array+0x10>
  402360:	4e0a      	ldr	r6, [pc, #40]	; (40238c <__libc_init_array+0x48>)
  402362:	4d0b      	ldr	r5, [pc, #44]	; (402390 <__libc_init_array+0x4c>)
  402364:	1b76      	subs	r6, r6, r5
  402366:	f002 fe13 	bl	404f90 <_init>
  40236a:	10b6      	asrs	r6, r6, #2
  40236c:	bf18      	it	ne
  40236e:	2400      	movne	r4, #0
  402370:	d006      	beq.n	402380 <__libc_init_array+0x3c>
  402372:	3401      	adds	r4, #1
  402374:	f855 3b04 	ldr.w	r3, [r5], #4
  402378:	4798      	blx	r3
  40237a:	42a6      	cmp	r6, r4
  40237c:	d1f9      	bne.n	402372 <__libc_init_array+0x2e>
  40237e:	bd70      	pop	{r4, r5, r6, pc}
  402380:	bd70      	pop	{r4, r5, r6, pc}
  402382:	bf00      	nop
  402384:	00404f9c 	.word	0x00404f9c
  402388:	00404f9c 	.word	0x00404f9c
  40238c:	00404fa4 	.word	0x00404fa4
  402390:	00404f9c 	.word	0x00404f9c

00402394 <iprintf>:
  402394:	b40f      	push	{r0, r1, r2, r3}
  402396:	b500      	push	{lr}
  402398:	4907      	ldr	r1, [pc, #28]	; (4023b8 <iprintf+0x24>)
  40239a:	b083      	sub	sp, #12
  40239c:	ab04      	add	r3, sp, #16
  40239e:	6808      	ldr	r0, [r1, #0]
  4023a0:	f853 2b04 	ldr.w	r2, [r3], #4
  4023a4:	6881      	ldr	r1, [r0, #8]
  4023a6:	9301      	str	r3, [sp, #4]
  4023a8:	f000 f892 	bl	4024d0 <_vfiprintf_r>
  4023ac:	b003      	add	sp, #12
  4023ae:	f85d eb04 	ldr.w	lr, [sp], #4
  4023b2:	b004      	add	sp, #16
  4023b4:	4770      	bx	lr
  4023b6:	bf00      	nop
  4023b8:	204004a0 	.word	0x204004a0

004023bc <memset>:
  4023bc:	b470      	push	{r4, r5, r6}
  4023be:	0784      	lsls	r4, r0, #30
  4023c0:	d046      	beq.n	402450 <memset+0x94>
  4023c2:	1e54      	subs	r4, r2, #1
  4023c4:	2a00      	cmp	r2, #0
  4023c6:	d041      	beq.n	40244c <memset+0x90>
  4023c8:	b2cd      	uxtb	r5, r1
  4023ca:	4603      	mov	r3, r0
  4023cc:	e002      	b.n	4023d4 <memset+0x18>
  4023ce:	1e62      	subs	r2, r4, #1
  4023d0:	b3e4      	cbz	r4, 40244c <memset+0x90>
  4023d2:	4614      	mov	r4, r2
  4023d4:	f803 5b01 	strb.w	r5, [r3], #1
  4023d8:	079a      	lsls	r2, r3, #30
  4023da:	d1f8      	bne.n	4023ce <memset+0x12>
  4023dc:	2c03      	cmp	r4, #3
  4023de:	d92e      	bls.n	40243e <memset+0x82>
  4023e0:	b2cd      	uxtb	r5, r1
  4023e2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4023e6:	2c0f      	cmp	r4, #15
  4023e8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4023ec:	d919      	bls.n	402422 <memset+0x66>
  4023ee:	f103 0210 	add.w	r2, r3, #16
  4023f2:	4626      	mov	r6, r4
  4023f4:	3e10      	subs	r6, #16
  4023f6:	2e0f      	cmp	r6, #15
  4023f8:	f842 5c10 	str.w	r5, [r2, #-16]
  4023fc:	f842 5c0c 	str.w	r5, [r2, #-12]
  402400:	f842 5c08 	str.w	r5, [r2, #-8]
  402404:	f842 5c04 	str.w	r5, [r2, #-4]
  402408:	f102 0210 	add.w	r2, r2, #16
  40240c:	d8f2      	bhi.n	4023f4 <memset+0x38>
  40240e:	f1a4 0210 	sub.w	r2, r4, #16
  402412:	f022 020f 	bic.w	r2, r2, #15
  402416:	f004 040f 	and.w	r4, r4, #15
  40241a:	3210      	adds	r2, #16
  40241c:	2c03      	cmp	r4, #3
  40241e:	4413      	add	r3, r2
  402420:	d90d      	bls.n	40243e <memset+0x82>
  402422:	461e      	mov	r6, r3
  402424:	4622      	mov	r2, r4
  402426:	3a04      	subs	r2, #4
  402428:	2a03      	cmp	r2, #3
  40242a:	f846 5b04 	str.w	r5, [r6], #4
  40242e:	d8fa      	bhi.n	402426 <memset+0x6a>
  402430:	1f22      	subs	r2, r4, #4
  402432:	f022 0203 	bic.w	r2, r2, #3
  402436:	3204      	adds	r2, #4
  402438:	4413      	add	r3, r2
  40243a:	f004 0403 	and.w	r4, r4, #3
  40243e:	b12c      	cbz	r4, 40244c <memset+0x90>
  402440:	b2c9      	uxtb	r1, r1
  402442:	441c      	add	r4, r3
  402444:	f803 1b01 	strb.w	r1, [r3], #1
  402448:	42a3      	cmp	r3, r4
  40244a:	d1fb      	bne.n	402444 <memset+0x88>
  40244c:	bc70      	pop	{r4, r5, r6}
  40244e:	4770      	bx	lr
  402450:	4614      	mov	r4, r2
  402452:	4603      	mov	r3, r0
  402454:	e7c2      	b.n	4023dc <memset+0x20>
  402456:	bf00      	nop

00402458 <__sprint_r.part.0>:
  402458:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40245a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40245e:	049c      	lsls	r4, r3, #18
  402460:	4692      	mov	sl, r2
  402462:	d52c      	bpl.n	4024be <__sprint_r.part.0+0x66>
  402464:	6893      	ldr	r3, [r2, #8]
  402466:	6812      	ldr	r2, [r2, #0]
  402468:	b33b      	cbz	r3, 4024ba <__sprint_r.part.0+0x62>
  40246a:	460f      	mov	r7, r1
  40246c:	4680      	mov	r8, r0
  40246e:	f102 0908 	add.w	r9, r2, #8
  402472:	e919 0060 	ldmdb	r9, {r5, r6}
  402476:	08b6      	lsrs	r6, r6, #2
  402478:	d017      	beq.n	4024aa <__sprint_r.part.0+0x52>
  40247a:	3d04      	subs	r5, #4
  40247c:	2400      	movs	r4, #0
  40247e:	e001      	b.n	402484 <__sprint_r.part.0+0x2c>
  402480:	42a6      	cmp	r6, r4
  402482:	d010      	beq.n	4024a6 <__sprint_r.part.0+0x4e>
  402484:	463a      	mov	r2, r7
  402486:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40248a:	4640      	mov	r0, r8
  40248c:	f001 f96a 	bl	403764 <_fputwc_r>
  402490:	1c43      	adds	r3, r0, #1
  402492:	f104 0401 	add.w	r4, r4, #1
  402496:	d1f3      	bne.n	402480 <__sprint_r.part.0+0x28>
  402498:	2300      	movs	r3, #0
  40249a:	f8ca 3008 	str.w	r3, [sl, #8]
  40249e:	f8ca 3004 	str.w	r3, [sl, #4]
  4024a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4024a6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4024aa:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4024ae:	f8ca 3008 	str.w	r3, [sl, #8]
  4024b2:	f109 0908 	add.w	r9, r9, #8
  4024b6:	2b00      	cmp	r3, #0
  4024b8:	d1db      	bne.n	402472 <__sprint_r.part.0+0x1a>
  4024ba:	2000      	movs	r0, #0
  4024bc:	e7ec      	b.n	402498 <__sprint_r.part.0+0x40>
  4024be:	f001 fa99 	bl	4039f4 <__sfvwrite_r>
  4024c2:	2300      	movs	r3, #0
  4024c4:	f8ca 3008 	str.w	r3, [sl, #8]
  4024c8:	f8ca 3004 	str.w	r3, [sl, #4]
  4024cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004024d0 <_vfiprintf_r>:
  4024d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024d4:	b0ab      	sub	sp, #172	; 0xac
  4024d6:	461c      	mov	r4, r3
  4024d8:	9100      	str	r1, [sp, #0]
  4024da:	4690      	mov	r8, r2
  4024dc:	9304      	str	r3, [sp, #16]
  4024de:	9005      	str	r0, [sp, #20]
  4024e0:	b118      	cbz	r0, 4024ea <_vfiprintf_r+0x1a>
  4024e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4024e4:	2b00      	cmp	r3, #0
  4024e6:	f000 80de 	beq.w	4026a6 <_vfiprintf_r+0x1d6>
  4024ea:	9800      	ldr	r0, [sp, #0]
  4024ec:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4024f0:	b28a      	uxth	r2, r1
  4024f2:	0495      	lsls	r5, r2, #18
  4024f4:	d407      	bmi.n	402506 <_vfiprintf_r+0x36>
  4024f6:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4024f8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4024fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402500:	8182      	strh	r2, [r0, #12]
  402502:	6643      	str	r3, [r0, #100]	; 0x64
  402504:	b292      	uxth	r2, r2
  402506:	0711      	lsls	r1, r2, #28
  402508:	f140 80b1 	bpl.w	40266e <_vfiprintf_r+0x19e>
  40250c:	9b00      	ldr	r3, [sp, #0]
  40250e:	691b      	ldr	r3, [r3, #16]
  402510:	2b00      	cmp	r3, #0
  402512:	f000 80ac 	beq.w	40266e <_vfiprintf_r+0x19e>
  402516:	f002 021a 	and.w	r2, r2, #26
  40251a:	2a0a      	cmp	r2, #10
  40251c:	f000 80b5 	beq.w	40268a <_vfiprintf_r+0x1ba>
  402520:	2300      	movs	r3, #0
  402522:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  402526:	9302      	str	r3, [sp, #8]
  402528:	930f      	str	r3, [sp, #60]	; 0x3c
  40252a:	930e      	str	r3, [sp, #56]	; 0x38
  40252c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402530:	46da      	mov	sl, fp
  402532:	f898 3000 	ldrb.w	r3, [r8]
  402536:	4644      	mov	r4, r8
  402538:	b1fb      	cbz	r3, 40257a <_vfiprintf_r+0xaa>
  40253a:	2b25      	cmp	r3, #37	; 0x25
  40253c:	d102      	bne.n	402544 <_vfiprintf_r+0x74>
  40253e:	e01c      	b.n	40257a <_vfiprintf_r+0xaa>
  402540:	2b25      	cmp	r3, #37	; 0x25
  402542:	d003      	beq.n	40254c <_vfiprintf_r+0x7c>
  402544:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402548:	2b00      	cmp	r3, #0
  40254a:	d1f9      	bne.n	402540 <_vfiprintf_r+0x70>
  40254c:	ebc8 0504 	rsb	r5, r8, r4
  402550:	b19d      	cbz	r5, 40257a <_vfiprintf_r+0xaa>
  402552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402554:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402556:	f8ca 8000 	str.w	r8, [sl]
  40255a:	3301      	adds	r3, #1
  40255c:	442a      	add	r2, r5
  40255e:	2b07      	cmp	r3, #7
  402560:	f8ca 5004 	str.w	r5, [sl, #4]
  402564:	920f      	str	r2, [sp, #60]	; 0x3c
  402566:	930e      	str	r3, [sp, #56]	; 0x38
  402568:	dd7b      	ble.n	402662 <_vfiprintf_r+0x192>
  40256a:	2a00      	cmp	r2, #0
  40256c:	f040 8528 	bne.w	402fc0 <_vfiprintf_r+0xaf0>
  402570:	9b02      	ldr	r3, [sp, #8]
  402572:	920e      	str	r2, [sp, #56]	; 0x38
  402574:	442b      	add	r3, r5
  402576:	46da      	mov	sl, fp
  402578:	9302      	str	r3, [sp, #8]
  40257a:	7823      	ldrb	r3, [r4, #0]
  40257c:	2b00      	cmp	r3, #0
  40257e:	f000 843e 	beq.w	402dfe <_vfiprintf_r+0x92e>
  402582:	2100      	movs	r1, #0
  402584:	f04f 0300 	mov.w	r3, #0
  402588:	f04f 32ff 	mov.w	r2, #4294967295
  40258c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402590:	f104 0801 	add.w	r8, r4, #1
  402594:	7863      	ldrb	r3, [r4, #1]
  402596:	9201      	str	r2, [sp, #4]
  402598:	4608      	mov	r0, r1
  40259a:	460e      	mov	r6, r1
  40259c:	460c      	mov	r4, r1
  40259e:	f108 0801 	add.w	r8, r8, #1
  4025a2:	f1a3 0220 	sub.w	r2, r3, #32
  4025a6:	2a58      	cmp	r2, #88	; 0x58
  4025a8:	f200 8393 	bhi.w	402cd2 <_vfiprintf_r+0x802>
  4025ac:	e8df f012 	tbh	[pc, r2, lsl #1]
  4025b0:	03910346 	.word	0x03910346
  4025b4:	034e0391 	.word	0x034e0391
  4025b8:	03910391 	.word	0x03910391
  4025bc:	03910391 	.word	0x03910391
  4025c0:	03910391 	.word	0x03910391
  4025c4:	02670289 	.word	0x02670289
  4025c8:	00800391 	.word	0x00800391
  4025cc:	0391026c 	.word	0x0391026c
  4025d0:	025901c6 	.word	0x025901c6
  4025d4:	02590259 	.word	0x02590259
  4025d8:	02590259 	.word	0x02590259
  4025dc:	02590259 	.word	0x02590259
  4025e0:	02590259 	.word	0x02590259
  4025e4:	03910391 	.word	0x03910391
  4025e8:	03910391 	.word	0x03910391
  4025ec:	03910391 	.word	0x03910391
  4025f0:	03910391 	.word	0x03910391
  4025f4:	03910391 	.word	0x03910391
  4025f8:	039101cb 	.word	0x039101cb
  4025fc:	03910391 	.word	0x03910391
  402600:	03910391 	.word	0x03910391
  402604:	03910391 	.word	0x03910391
  402608:	03910391 	.word	0x03910391
  40260c:	02140391 	.word	0x02140391
  402610:	03910391 	.word	0x03910391
  402614:	03910391 	.word	0x03910391
  402618:	02ee0391 	.word	0x02ee0391
  40261c:	03910391 	.word	0x03910391
  402620:	03910311 	.word	0x03910311
  402624:	03910391 	.word	0x03910391
  402628:	03910391 	.word	0x03910391
  40262c:	03910391 	.word	0x03910391
  402630:	03910391 	.word	0x03910391
  402634:	03340391 	.word	0x03340391
  402638:	0391038a 	.word	0x0391038a
  40263c:	03910391 	.word	0x03910391
  402640:	038a0367 	.word	0x038a0367
  402644:	03910391 	.word	0x03910391
  402648:	0391036c 	.word	0x0391036c
  40264c:	02950379 	.word	0x02950379
  402650:	02e90085 	.word	0x02e90085
  402654:	029b0391 	.word	0x029b0391
  402658:	02ba0391 	.word	0x02ba0391
  40265c:	03910391 	.word	0x03910391
  402660:	0353      	.short	0x0353
  402662:	f10a 0a08 	add.w	sl, sl, #8
  402666:	9b02      	ldr	r3, [sp, #8]
  402668:	442b      	add	r3, r5
  40266a:	9302      	str	r3, [sp, #8]
  40266c:	e785      	b.n	40257a <_vfiprintf_r+0xaa>
  40266e:	9900      	ldr	r1, [sp, #0]
  402670:	9805      	ldr	r0, [sp, #20]
  402672:	f000 fe61 	bl	403338 <__swsetup_r>
  402676:	2800      	cmp	r0, #0
  402678:	f040 8558 	bne.w	40312c <_vfiprintf_r+0xc5c>
  40267c:	9b00      	ldr	r3, [sp, #0]
  40267e:	899a      	ldrh	r2, [r3, #12]
  402680:	f002 021a 	and.w	r2, r2, #26
  402684:	2a0a      	cmp	r2, #10
  402686:	f47f af4b 	bne.w	402520 <_vfiprintf_r+0x50>
  40268a:	9900      	ldr	r1, [sp, #0]
  40268c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402690:	2b00      	cmp	r3, #0
  402692:	f6ff af45 	blt.w	402520 <_vfiprintf_r+0x50>
  402696:	4623      	mov	r3, r4
  402698:	4642      	mov	r2, r8
  40269a:	9805      	ldr	r0, [sp, #20]
  40269c:	f000 fe16 	bl	4032cc <__sbprintf>
  4026a0:	b02b      	add	sp, #172	; 0xac
  4026a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026a6:	f000 fff3 	bl	403690 <__sinit>
  4026aa:	e71e      	b.n	4024ea <_vfiprintf_r+0x1a>
  4026ac:	4264      	negs	r4, r4
  4026ae:	9304      	str	r3, [sp, #16]
  4026b0:	f046 0604 	orr.w	r6, r6, #4
  4026b4:	f898 3000 	ldrb.w	r3, [r8]
  4026b8:	e771      	b.n	40259e <_vfiprintf_r+0xce>
  4026ba:	2130      	movs	r1, #48	; 0x30
  4026bc:	9804      	ldr	r0, [sp, #16]
  4026be:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4026c2:	9901      	ldr	r1, [sp, #4]
  4026c4:	9406      	str	r4, [sp, #24]
  4026c6:	f04f 0300 	mov.w	r3, #0
  4026ca:	2278      	movs	r2, #120	; 0x78
  4026cc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4026d0:	2900      	cmp	r1, #0
  4026d2:	4603      	mov	r3, r0
  4026d4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  4026d8:	6804      	ldr	r4, [r0, #0]
  4026da:	f103 0304 	add.w	r3, r3, #4
  4026de:	f04f 0500 	mov.w	r5, #0
  4026e2:	f046 0202 	orr.w	r2, r6, #2
  4026e6:	f2c0 8525 	blt.w	403134 <_vfiprintf_r+0xc64>
  4026ea:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4026ee:	ea54 0205 	orrs.w	r2, r4, r5
  4026f2:	f046 0602 	orr.w	r6, r6, #2
  4026f6:	9304      	str	r3, [sp, #16]
  4026f8:	f040 84bf 	bne.w	40307a <_vfiprintf_r+0xbaa>
  4026fc:	48b3      	ldr	r0, [pc, #716]	; (4029cc <_vfiprintf_r+0x4fc>)
  4026fe:	9b01      	ldr	r3, [sp, #4]
  402700:	2b00      	cmp	r3, #0
  402702:	f040 841c 	bne.w	402f3e <_vfiprintf_r+0xa6e>
  402706:	4699      	mov	r9, r3
  402708:	2300      	movs	r3, #0
  40270a:	9301      	str	r3, [sp, #4]
  40270c:	9303      	str	r3, [sp, #12]
  40270e:	465f      	mov	r7, fp
  402710:	9b01      	ldr	r3, [sp, #4]
  402712:	9a03      	ldr	r2, [sp, #12]
  402714:	4293      	cmp	r3, r2
  402716:	bfb8      	it	lt
  402718:	4613      	movlt	r3, r2
  40271a:	461d      	mov	r5, r3
  40271c:	f1b9 0f00 	cmp.w	r9, #0
  402720:	d000      	beq.n	402724 <_vfiprintf_r+0x254>
  402722:	3501      	adds	r5, #1
  402724:	f016 0302 	ands.w	r3, r6, #2
  402728:	9307      	str	r3, [sp, #28]
  40272a:	bf18      	it	ne
  40272c:	3502      	addne	r5, #2
  40272e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  402732:	9308      	str	r3, [sp, #32]
  402734:	f040 82f1 	bne.w	402d1a <_vfiprintf_r+0x84a>
  402738:	9b06      	ldr	r3, [sp, #24]
  40273a:	1b5c      	subs	r4, r3, r5
  40273c:	2c00      	cmp	r4, #0
  40273e:	f340 82ec 	ble.w	402d1a <_vfiprintf_r+0x84a>
  402742:	2c10      	cmp	r4, #16
  402744:	f340 8556 	ble.w	4031f4 <_vfiprintf_r+0xd24>
  402748:	f8df 9284 	ldr.w	r9, [pc, #644]	; 4029d0 <_vfiprintf_r+0x500>
  40274c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402750:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402752:	46d4      	mov	ip, sl
  402754:	2310      	movs	r3, #16
  402756:	46c2      	mov	sl, r8
  402758:	4670      	mov	r0, lr
  40275a:	46a8      	mov	r8, r5
  40275c:	464d      	mov	r5, r9
  40275e:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402762:	e007      	b.n	402774 <_vfiprintf_r+0x2a4>
  402764:	f100 0e02 	add.w	lr, r0, #2
  402768:	f10c 0c08 	add.w	ip, ip, #8
  40276c:	4608      	mov	r0, r1
  40276e:	3c10      	subs	r4, #16
  402770:	2c10      	cmp	r4, #16
  402772:	dd13      	ble.n	40279c <_vfiprintf_r+0x2cc>
  402774:	1c41      	adds	r1, r0, #1
  402776:	3210      	adds	r2, #16
  402778:	2907      	cmp	r1, #7
  40277a:	920f      	str	r2, [sp, #60]	; 0x3c
  40277c:	f8cc 5000 	str.w	r5, [ip]
  402780:	f8cc 3004 	str.w	r3, [ip, #4]
  402784:	910e      	str	r1, [sp, #56]	; 0x38
  402786:	dded      	ble.n	402764 <_vfiprintf_r+0x294>
  402788:	2a00      	cmp	r2, #0
  40278a:	f040 82b7 	bne.w	402cfc <_vfiprintf_r+0x82c>
  40278e:	3c10      	subs	r4, #16
  402790:	2c10      	cmp	r4, #16
  402792:	4610      	mov	r0, r2
  402794:	f04f 0e01 	mov.w	lr, #1
  402798:	46dc      	mov	ip, fp
  40279a:	dceb      	bgt.n	402774 <_vfiprintf_r+0x2a4>
  40279c:	46a9      	mov	r9, r5
  40279e:	4670      	mov	r0, lr
  4027a0:	4645      	mov	r5, r8
  4027a2:	46d0      	mov	r8, sl
  4027a4:	46e2      	mov	sl, ip
  4027a6:	4422      	add	r2, r4
  4027a8:	2807      	cmp	r0, #7
  4027aa:	920f      	str	r2, [sp, #60]	; 0x3c
  4027ac:	f8ca 9000 	str.w	r9, [sl]
  4027b0:	f8ca 4004 	str.w	r4, [sl, #4]
  4027b4:	900e      	str	r0, [sp, #56]	; 0x38
  4027b6:	f300 8375 	bgt.w	402ea4 <_vfiprintf_r+0x9d4>
  4027ba:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4027be:	f10a 0a08 	add.w	sl, sl, #8
  4027c2:	f100 0e01 	add.w	lr, r0, #1
  4027c6:	2b00      	cmp	r3, #0
  4027c8:	f040 82b0 	bne.w	402d2c <_vfiprintf_r+0x85c>
  4027cc:	9b07      	ldr	r3, [sp, #28]
  4027ce:	2b00      	cmp	r3, #0
  4027d0:	f000 82c3 	beq.w	402d5a <_vfiprintf_r+0x88a>
  4027d4:	3202      	adds	r2, #2
  4027d6:	a90c      	add	r1, sp, #48	; 0x30
  4027d8:	2302      	movs	r3, #2
  4027da:	f1be 0f07 	cmp.w	lr, #7
  4027de:	920f      	str	r2, [sp, #60]	; 0x3c
  4027e0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4027e4:	e88a 000a 	stmia.w	sl, {r1, r3}
  4027e8:	f340 8378 	ble.w	402edc <_vfiprintf_r+0xa0c>
  4027ec:	2a00      	cmp	r2, #0
  4027ee:	f040 840a 	bne.w	403006 <_vfiprintf_r+0xb36>
  4027f2:	9b08      	ldr	r3, [sp, #32]
  4027f4:	2b80      	cmp	r3, #128	; 0x80
  4027f6:	f04f 0e01 	mov.w	lr, #1
  4027fa:	4610      	mov	r0, r2
  4027fc:	46da      	mov	sl, fp
  4027fe:	f040 82b0 	bne.w	402d62 <_vfiprintf_r+0x892>
  402802:	9b06      	ldr	r3, [sp, #24]
  402804:	1b5c      	subs	r4, r3, r5
  402806:	2c00      	cmp	r4, #0
  402808:	f340 82ab 	ble.w	402d62 <_vfiprintf_r+0x892>
  40280c:	2c10      	cmp	r4, #16
  40280e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4029d4 <_vfiprintf_r+0x504>
  402812:	f340 850b 	ble.w	40322c <_vfiprintf_r+0xd5c>
  402816:	46d6      	mov	lr, sl
  402818:	2310      	movs	r3, #16
  40281a:	46c2      	mov	sl, r8
  40281c:	46a8      	mov	r8, r5
  40281e:	464d      	mov	r5, r9
  402820:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402824:	e007      	b.n	402836 <_vfiprintf_r+0x366>
  402826:	f100 0c02 	add.w	ip, r0, #2
  40282a:	f10e 0e08 	add.w	lr, lr, #8
  40282e:	4608      	mov	r0, r1
  402830:	3c10      	subs	r4, #16
  402832:	2c10      	cmp	r4, #16
  402834:	dd13      	ble.n	40285e <_vfiprintf_r+0x38e>
  402836:	1c41      	adds	r1, r0, #1
  402838:	3210      	adds	r2, #16
  40283a:	2907      	cmp	r1, #7
  40283c:	920f      	str	r2, [sp, #60]	; 0x3c
  40283e:	f8ce 5000 	str.w	r5, [lr]
  402842:	f8ce 3004 	str.w	r3, [lr, #4]
  402846:	910e      	str	r1, [sp, #56]	; 0x38
  402848:	dded      	ble.n	402826 <_vfiprintf_r+0x356>
  40284a:	2a00      	cmp	r2, #0
  40284c:	f040 8315 	bne.w	402e7a <_vfiprintf_r+0x9aa>
  402850:	3c10      	subs	r4, #16
  402852:	2c10      	cmp	r4, #16
  402854:	f04f 0c01 	mov.w	ip, #1
  402858:	4610      	mov	r0, r2
  40285a:	46de      	mov	lr, fp
  40285c:	dceb      	bgt.n	402836 <_vfiprintf_r+0x366>
  40285e:	46a9      	mov	r9, r5
  402860:	4645      	mov	r5, r8
  402862:	46d0      	mov	r8, sl
  402864:	46f2      	mov	sl, lr
  402866:	4422      	add	r2, r4
  402868:	f1bc 0f07 	cmp.w	ip, #7
  40286c:	920f      	str	r2, [sp, #60]	; 0x3c
  40286e:	f8ca 9000 	str.w	r9, [sl]
  402872:	f8ca 4004 	str.w	r4, [sl, #4]
  402876:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40287a:	f300 83d2 	bgt.w	403022 <_vfiprintf_r+0xb52>
  40287e:	9b01      	ldr	r3, [sp, #4]
  402880:	9903      	ldr	r1, [sp, #12]
  402882:	1a5c      	subs	r4, r3, r1
  402884:	2c00      	cmp	r4, #0
  402886:	f10a 0a08 	add.w	sl, sl, #8
  40288a:	f10c 0e01 	add.w	lr, ip, #1
  40288e:	4660      	mov	r0, ip
  402890:	f300 826d 	bgt.w	402d6e <_vfiprintf_r+0x89e>
  402894:	9903      	ldr	r1, [sp, #12]
  402896:	f8ca 7000 	str.w	r7, [sl]
  40289a:	440a      	add	r2, r1
  40289c:	f1be 0f07 	cmp.w	lr, #7
  4028a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4028a2:	f8ca 1004 	str.w	r1, [sl, #4]
  4028a6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4028aa:	f340 82ce 	ble.w	402e4a <_vfiprintf_r+0x97a>
  4028ae:	2a00      	cmp	r2, #0
  4028b0:	f040 833a 	bne.w	402f28 <_vfiprintf_r+0xa58>
  4028b4:	0770      	lsls	r0, r6, #29
  4028b6:	920e      	str	r2, [sp, #56]	; 0x38
  4028b8:	d538      	bpl.n	40292c <_vfiprintf_r+0x45c>
  4028ba:	9b06      	ldr	r3, [sp, #24]
  4028bc:	1b5c      	subs	r4, r3, r5
  4028be:	2c00      	cmp	r4, #0
  4028c0:	dd34      	ble.n	40292c <_vfiprintf_r+0x45c>
  4028c2:	46da      	mov	sl, fp
  4028c4:	2c10      	cmp	r4, #16
  4028c6:	f340 84ab 	ble.w	403220 <_vfiprintf_r+0xd50>
  4028ca:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4029d0 <_vfiprintf_r+0x500>
  4028ce:	990e      	ldr	r1, [sp, #56]	; 0x38
  4028d0:	464f      	mov	r7, r9
  4028d2:	2610      	movs	r6, #16
  4028d4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4028d8:	e006      	b.n	4028e8 <_vfiprintf_r+0x418>
  4028da:	1c88      	adds	r0, r1, #2
  4028dc:	f10a 0a08 	add.w	sl, sl, #8
  4028e0:	4619      	mov	r1, r3
  4028e2:	3c10      	subs	r4, #16
  4028e4:	2c10      	cmp	r4, #16
  4028e6:	dd13      	ble.n	402910 <_vfiprintf_r+0x440>
  4028e8:	1c4b      	adds	r3, r1, #1
  4028ea:	3210      	adds	r2, #16
  4028ec:	2b07      	cmp	r3, #7
  4028ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4028f0:	f8ca 7000 	str.w	r7, [sl]
  4028f4:	f8ca 6004 	str.w	r6, [sl, #4]
  4028f8:	930e      	str	r3, [sp, #56]	; 0x38
  4028fa:	ddee      	ble.n	4028da <_vfiprintf_r+0x40a>
  4028fc:	2a00      	cmp	r2, #0
  4028fe:	f040 828e 	bne.w	402e1e <_vfiprintf_r+0x94e>
  402902:	3c10      	subs	r4, #16
  402904:	2c10      	cmp	r4, #16
  402906:	f04f 0001 	mov.w	r0, #1
  40290a:	4611      	mov	r1, r2
  40290c:	46da      	mov	sl, fp
  40290e:	dceb      	bgt.n	4028e8 <_vfiprintf_r+0x418>
  402910:	46b9      	mov	r9, r7
  402912:	4422      	add	r2, r4
  402914:	2807      	cmp	r0, #7
  402916:	920f      	str	r2, [sp, #60]	; 0x3c
  402918:	f8ca 9000 	str.w	r9, [sl]
  40291c:	f8ca 4004 	str.w	r4, [sl, #4]
  402920:	900e      	str	r0, [sp, #56]	; 0x38
  402922:	f340 829b 	ble.w	402e5c <_vfiprintf_r+0x98c>
  402926:	2a00      	cmp	r2, #0
  402928:	f040 8425 	bne.w	403176 <_vfiprintf_r+0xca6>
  40292c:	9b02      	ldr	r3, [sp, #8]
  40292e:	9a06      	ldr	r2, [sp, #24]
  402930:	42aa      	cmp	r2, r5
  402932:	bfac      	ite	ge
  402934:	189b      	addge	r3, r3, r2
  402936:	195b      	addlt	r3, r3, r5
  402938:	9302      	str	r3, [sp, #8]
  40293a:	e299      	b.n	402e70 <_vfiprintf_r+0x9a0>
  40293c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  402940:	f898 3000 	ldrb.w	r3, [r8]
  402944:	e62b      	b.n	40259e <_vfiprintf_r+0xce>
  402946:	9406      	str	r4, [sp, #24]
  402948:	2900      	cmp	r1, #0
  40294a:	f040 84af 	bne.w	4032ac <_vfiprintf_r+0xddc>
  40294e:	f046 0610 	orr.w	r6, r6, #16
  402952:	06b3      	lsls	r3, r6, #26
  402954:	f140 8312 	bpl.w	402f7c <_vfiprintf_r+0xaac>
  402958:	9904      	ldr	r1, [sp, #16]
  40295a:	3107      	adds	r1, #7
  40295c:	f021 0107 	bic.w	r1, r1, #7
  402960:	e9d1 2300 	ldrd	r2, r3, [r1]
  402964:	3108      	adds	r1, #8
  402966:	9104      	str	r1, [sp, #16]
  402968:	4614      	mov	r4, r2
  40296a:	461d      	mov	r5, r3
  40296c:	2a00      	cmp	r2, #0
  40296e:	f173 0300 	sbcs.w	r3, r3, #0
  402972:	f2c0 8386 	blt.w	403082 <_vfiprintf_r+0xbb2>
  402976:	9b01      	ldr	r3, [sp, #4]
  402978:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40297c:	2b00      	cmp	r3, #0
  40297e:	f2c0 831a 	blt.w	402fb6 <_vfiprintf_r+0xae6>
  402982:	ea54 0305 	orrs.w	r3, r4, r5
  402986:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40298a:	f000 80ed 	beq.w	402b68 <_vfiprintf_r+0x698>
  40298e:	2d00      	cmp	r5, #0
  402990:	bf08      	it	eq
  402992:	2c0a      	cmpeq	r4, #10
  402994:	f0c0 80ed 	bcc.w	402b72 <_vfiprintf_r+0x6a2>
  402998:	465f      	mov	r7, fp
  40299a:	4620      	mov	r0, r4
  40299c:	4629      	mov	r1, r5
  40299e:	220a      	movs	r2, #10
  4029a0:	2300      	movs	r3, #0
  4029a2:	f7ff fb43 	bl	40202c <__aeabi_uldivmod>
  4029a6:	3230      	adds	r2, #48	; 0x30
  4029a8:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4029ac:	4620      	mov	r0, r4
  4029ae:	4629      	mov	r1, r5
  4029b0:	2300      	movs	r3, #0
  4029b2:	220a      	movs	r2, #10
  4029b4:	f7ff fb3a 	bl	40202c <__aeabi_uldivmod>
  4029b8:	4604      	mov	r4, r0
  4029ba:	460d      	mov	r5, r1
  4029bc:	ea54 0305 	orrs.w	r3, r4, r5
  4029c0:	d1eb      	bne.n	40299a <_vfiprintf_r+0x4ca>
  4029c2:	ebc7 030b 	rsb	r3, r7, fp
  4029c6:	9303      	str	r3, [sp, #12]
  4029c8:	e6a2      	b.n	402710 <_vfiprintf_r+0x240>
  4029ca:	bf00      	nop
  4029cc:	00404f64 	.word	0x00404f64
  4029d0:	00404f80 	.word	0x00404f80
  4029d4:	00404f40 	.word	0x00404f40
  4029d8:	9406      	str	r4, [sp, #24]
  4029da:	2900      	cmp	r1, #0
  4029dc:	f040 8462 	bne.w	4032a4 <_vfiprintf_r+0xdd4>
  4029e0:	f046 0610 	orr.w	r6, r6, #16
  4029e4:	f016 0320 	ands.w	r3, r6, #32
  4029e8:	f000 82ae 	beq.w	402f48 <_vfiprintf_r+0xa78>
  4029ec:	9b04      	ldr	r3, [sp, #16]
  4029ee:	3307      	adds	r3, #7
  4029f0:	f023 0307 	bic.w	r3, r3, #7
  4029f4:	f04f 0200 	mov.w	r2, #0
  4029f8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4029fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a00:	f103 0208 	add.w	r2, r3, #8
  402a04:	9b01      	ldr	r3, [sp, #4]
  402a06:	9204      	str	r2, [sp, #16]
  402a08:	2b00      	cmp	r3, #0
  402a0a:	f2c0 8174 	blt.w	402cf6 <_vfiprintf_r+0x826>
  402a0e:	ea54 0305 	orrs.w	r3, r4, r5
  402a12:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402a16:	f040 816e 	bne.w	402cf6 <_vfiprintf_r+0x826>
  402a1a:	9b01      	ldr	r3, [sp, #4]
  402a1c:	2b00      	cmp	r3, #0
  402a1e:	f000 8430 	beq.w	403282 <_vfiprintf_r+0xdb2>
  402a22:	f04f 0900 	mov.w	r9, #0
  402a26:	2400      	movs	r4, #0
  402a28:	2500      	movs	r5, #0
  402a2a:	465f      	mov	r7, fp
  402a2c:	08e2      	lsrs	r2, r4, #3
  402a2e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402a32:	08e9      	lsrs	r1, r5, #3
  402a34:	f004 0307 	and.w	r3, r4, #7
  402a38:	460d      	mov	r5, r1
  402a3a:	4614      	mov	r4, r2
  402a3c:	3330      	adds	r3, #48	; 0x30
  402a3e:	ea54 0205 	orrs.w	r2, r4, r5
  402a42:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402a46:	d1f1      	bne.n	402a2c <_vfiprintf_r+0x55c>
  402a48:	07f4      	lsls	r4, r6, #31
  402a4a:	d5ba      	bpl.n	4029c2 <_vfiprintf_r+0x4f2>
  402a4c:	2b30      	cmp	r3, #48	; 0x30
  402a4e:	d0b8      	beq.n	4029c2 <_vfiprintf_r+0x4f2>
  402a50:	2230      	movs	r2, #48	; 0x30
  402a52:	1e7b      	subs	r3, r7, #1
  402a54:	f807 2c01 	strb.w	r2, [r7, #-1]
  402a58:	ebc3 020b 	rsb	r2, r3, fp
  402a5c:	9203      	str	r2, [sp, #12]
  402a5e:	461f      	mov	r7, r3
  402a60:	e656      	b.n	402710 <_vfiprintf_r+0x240>
  402a62:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402a66:	2400      	movs	r4, #0
  402a68:	f818 3b01 	ldrb.w	r3, [r8], #1
  402a6c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402a70:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402a74:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402a78:	2a09      	cmp	r2, #9
  402a7a:	d9f5      	bls.n	402a68 <_vfiprintf_r+0x598>
  402a7c:	e591      	b.n	4025a2 <_vfiprintf_r+0xd2>
  402a7e:	f898 3000 	ldrb.w	r3, [r8]
  402a82:	2101      	movs	r1, #1
  402a84:	202b      	movs	r0, #43	; 0x2b
  402a86:	e58a      	b.n	40259e <_vfiprintf_r+0xce>
  402a88:	f898 3000 	ldrb.w	r3, [r8]
  402a8c:	2b2a      	cmp	r3, #42	; 0x2a
  402a8e:	f108 0501 	add.w	r5, r8, #1
  402a92:	f000 83dd 	beq.w	403250 <_vfiprintf_r+0xd80>
  402a96:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402a9a:	2a09      	cmp	r2, #9
  402a9c:	46a8      	mov	r8, r5
  402a9e:	bf98      	it	ls
  402aa0:	2500      	movls	r5, #0
  402aa2:	f200 83ce 	bhi.w	403242 <_vfiprintf_r+0xd72>
  402aa6:	f818 3b01 	ldrb.w	r3, [r8], #1
  402aaa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402aae:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402ab2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402ab6:	2a09      	cmp	r2, #9
  402ab8:	d9f5      	bls.n	402aa6 <_vfiprintf_r+0x5d6>
  402aba:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  402abe:	9201      	str	r2, [sp, #4]
  402ac0:	e56f      	b.n	4025a2 <_vfiprintf_r+0xd2>
  402ac2:	9a04      	ldr	r2, [sp, #16]
  402ac4:	6814      	ldr	r4, [r2, #0]
  402ac6:	4613      	mov	r3, r2
  402ac8:	2c00      	cmp	r4, #0
  402aca:	f103 0304 	add.w	r3, r3, #4
  402ace:	f6ff aded 	blt.w	4026ac <_vfiprintf_r+0x1dc>
  402ad2:	9304      	str	r3, [sp, #16]
  402ad4:	f898 3000 	ldrb.w	r3, [r8]
  402ad8:	e561      	b.n	40259e <_vfiprintf_r+0xce>
  402ada:	9406      	str	r4, [sp, #24]
  402adc:	2900      	cmp	r1, #0
  402ade:	d081      	beq.n	4029e4 <_vfiprintf_r+0x514>
  402ae0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402ae4:	e77e      	b.n	4029e4 <_vfiprintf_r+0x514>
  402ae6:	9a04      	ldr	r2, [sp, #16]
  402ae8:	9406      	str	r4, [sp, #24]
  402aea:	6817      	ldr	r7, [r2, #0]
  402aec:	f04f 0300 	mov.w	r3, #0
  402af0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402af4:	1d14      	adds	r4, r2, #4
  402af6:	9b01      	ldr	r3, [sp, #4]
  402af8:	2f00      	cmp	r7, #0
  402afa:	f000 8386 	beq.w	40320a <_vfiprintf_r+0xd3a>
  402afe:	2b00      	cmp	r3, #0
  402b00:	f2c0 835f 	blt.w	4031c2 <_vfiprintf_r+0xcf2>
  402b04:	461a      	mov	r2, r3
  402b06:	2100      	movs	r1, #0
  402b08:	4638      	mov	r0, r7
  402b0a:	f001 fc59 	bl	4043c0 <memchr>
  402b0e:	2800      	cmp	r0, #0
  402b10:	f000 838f 	beq.w	403232 <_vfiprintf_r+0xd62>
  402b14:	1bc3      	subs	r3, r0, r7
  402b16:	9303      	str	r3, [sp, #12]
  402b18:	2300      	movs	r3, #0
  402b1a:	9404      	str	r4, [sp, #16]
  402b1c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402b20:	9301      	str	r3, [sp, #4]
  402b22:	e5f5      	b.n	402710 <_vfiprintf_r+0x240>
  402b24:	9406      	str	r4, [sp, #24]
  402b26:	2900      	cmp	r1, #0
  402b28:	f040 83b9 	bne.w	40329e <_vfiprintf_r+0xdce>
  402b2c:	f016 0920 	ands.w	r9, r6, #32
  402b30:	d135      	bne.n	402b9e <_vfiprintf_r+0x6ce>
  402b32:	f016 0310 	ands.w	r3, r6, #16
  402b36:	d103      	bne.n	402b40 <_vfiprintf_r+0x670>
  402b38:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402b3c:	f040 832a 	bne.w	403194 <_vfiprintf_r+0xcc4>
  402b40:	9a04      	ldr	r2, [sp, #16]
  402b42:	4613      	mov	r3, r2
  402b44:	6814      	ldr	r4, [r2, #0]
  402b46:	9a01      	ldr	r2, [sp, #4]
  402b48:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402b4c:	2a00      	cmp	r2, #0
  402b4e:	f103 0304 	add.w	r3, r3, #4
  402b52:	f04f 0500 	mov.w	r5, #0
  402b56:	f2c0 8332 	blt.w	4031be <_vfiprintf_r+0xcee>
  402b5a:	ea54 0205 	orrs.w	r2, r4, r5
  402b5e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402b62:	9304      	str	r3, [sp, #16]
  402b64:	f47f af13 	bne.w	40298e <_vfiprintf_r+0x4be>
  402b68:	9b01      	ldr	r3, [sp, #4]
  402b6a:	2b00      	cmp	r3, #0
  402b6c:	f43f adcc 	beq.w	402708 <_vfiprintf_r+0x238>
  402b70:	2400      	movs	r4, #0
  402b72:	af2a      	add	r7, sp, #168	; 0xa8
  402b74:	3430      	adds	r4, #48	; 0x30
  402b76:	f807 4d41 	strb.w	r4, [r7, #-65]!
  402b7a:	ebc7 030b 	rsb	r3, r7, fp
  402b7e:	9303      	str	r3, [sp, #12]
  402b80:	e5c6      	b.n	402710 <_vfiprintf_r+0x240>
  402b82:	f046 0620 	orr.w	r6, r6, #32
  402b86:	f898 3000 	ldrb.w	r3, [r8]
  402b8a:	e508      	b.n	40259e <_vfiprintf_r+0xce>
  402b8c:	9406      	str	r4, [sp, #24]
  402b8e:	2900      	cmp	r1, #0
  402b90:	f040 836e 	bne.w	403270 <_vfiprintf_r+0xda0>
  402b94:	f046 0610 	orr.w	r6, r6, #16
  402b98:	f016 0920 	ands.w	r9, r6, #32
  402b9c:	d0c9      	beq.n	402b32 <_vfiprintf_r+0x662>
  402b9e:	9b04      	ldr	r3, [sp, #16]
  402ba0:	3307      	adds	r3, #7
  402ba2:	f023 0307 	bic.w	r3, r3, #7
  402ba6:	f04f 0200 	mov.w	r2, #0
  402baa:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402bae:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bb2:	f103 0208 	add.w	r2, r3, #8
  402bb6:	9b01      	ldr	r3, [sp, #4]
  402bb8:	9204      	str	r2, [sp, #16]
  402bba:	2b00      	cmp	r3, #0
  402bbc:	f2c0 81f9 	blt.w	402fb2 <_vfiprintf_r+0xae2>
  402bc0:	ea54 0305 	orrs.w	r3, r4, r5
  402bc4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402bc8:	f04f 0900 	mov.w	r9, #0
  402bcc:	f47f aedf 	bne.w	40298e <_vfiprintf_r+0x4be>
  402bd0:	e7ca      	b.n	402b68 <_vfiprintf_r+0x698>
  402bd2:	9406      	str	r4, [sp, #24]
  402bd4:	2900      	cmp	r1, #0
  402bd6:	f040 8351 	bne.w	40327c <_vfiprintf_r+0xdac>
  402bda:	06b2      	lsls	r2, r6, #26
  402bdc:	48ae      	ldr	r0, [pc, #696]	; (402e98 <_vfiprintf_r+0x9c8>)
  402bde:	d541      	bpl.n	402c64 <_vfiprintf_r+0x794>
  402be0:	9a04      	ldr	r2, [sp, #16]
  402be2:	3207      	adds	r2, #7
  402be4:	f022 0207 	bic.w	r2, r2, #7
  402be8:	e9d2 4500 	ldrd	r4, r5, [r2]
  402bec:	f102 0108 	add.w	r1, r2, #8
  402bf0:	9104      	str	r1, [sp, #16]
  402bf2:	f016 0901 	ands.w	r9, r6, #1
  402bf6:	f000 8177 	beq.w	402ee8 <_vfiprintf_r+0xa18>
  402bfa:	ea54 0205 	orrs.w	r2, r4, r5
  402bfe:	f040 8226 	bne.w	40304e <_vfiprintf_r+0xb7e>
  402c02:	f04f 0300 	mov.w	r3, #0
  402c06:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402c0a:	9b01      	ldr	r3, [sp, #4]
  402c0c:	2b00      	cmp	r3, #0
  402c0e:	f2c0 8196 	blt.w	402f3e <_vfiprintf_r+0xa6e>
  402c12:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402c16:	e572      	b.n	4026fe <_vfiprintf_r+0x22e>
  402c18:	9a04      	ldr	r2, [sp, #16]
  402c1a:	9406      	str	r4, [sp, #24]
  402c1c:	6813      	ldr	r3, [r2, #0]
  402c1e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402c22:	4613      	mov	r3, r2
  402c24:	f04f 0100 	mov.w	r1, #0
  402c28:	2501      	movs	r5, #1
  402c2a:	3304      	adds	r3, #4
  402c2c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402c30:	9304      	str	r3, [sp, #16]
  402c32:	9503      	str	r5, [sp, #12]
  402c34:	af10      	add	r7, sp, #64	; 0x40
  402c36:	2300      	movs	r3, #0
  402c38:	9301      	str	r3, [sp, #4]
  402c3a:	e573      	b.n	402724 <_vfiprintf_r+0x254>
  402c3c:	f898 3000 	ldrb.w	r3, [r8]
  402c40:	2800      	cmp	r0, #0
  402c42:	f47f acac 	bne.w	40259e <_vfiprintf_r+0xce>
  402c46:	2101      	movs	r1, #1
  402c48:	2020      	movs	r0, #32
  402c4a:	e4a8      	b.n	40259e <_vfiprintf_r+0xce>
  402c4c:	f046 0601 	orr.w	r6, r6, #1
  402c50:	f898 3000 	ldrb.w	r3, [r8]
  402c54:	e4a3      	b.n	40259e <_vfiprintf_r+0xce>
  402c56:	9406      	str	r4, [sp, #24]
  402c58:	2900      	cmp	r1, #0
  402c5a:	f040 830c 	bne.w	403276 <_vfiprintf_r+0xda6>
  402c5e:	06b2      	lsls	r2, r6, #26
  402c60:	488e      	ldr	r0, [pc, #568]	; (402e9c <_vfiprintf_r+0x9cc>)
  402c62:	d4bd      	bmi.n	402be0 <_vfiprintf_r+0x710>
  402c64:	9904      	ldr	r1, [sp, #16]
  402c66:	06f7      	lsls	r7, r6, #27
  402c68:	460a      	mov	r2, r1
  402c6a:	f100 819d 	bmi.w	402fa8 <_vfiprintf_r+0xad8>
  402c6e:	0675      	lsls	r5, r6, #25
  402c70:	f140 819a 	bpl.w	402fa8 <_vfiprintf_r+0xad8>
  402c74:	3204      	adds	r2, #4
  402c76:	880c      	ldrh	r4, [r1, #0]
  402c78:	9204      	str	r2, [sp, #16]
  402c7a:	2500      	movs	r5, #0
  402c7c:	e7b9      	b.n	402bf2 <_vfiprintf_r+0x722>
  402c7e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402c82:	f898 3000 	ldrb.w	r3, [r8]
  402c86:	e48a      	b.n	40259e <_vfiprintf_r+0xce>
  402c88:	f898 3000 	ldrb.w	r3, [r8]
  402c8c:	2b6c      	cmp	r3, #108	; 0x6c
  402c8e:	bf03      	ittte	eq
  402c90:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402c94:	f046 0620 	orreq.w	r6, r6, #32
  402c98:	f108 0801 	addeq.w	r8, r8, #1
  402c9c:	f046 0610 	orrne.w	r6, r6, #16
  402ca0:	e47d      	b.n	40259e <_vfiprintf_r+0xce>
  402ca2:	2900      	cmp	r1, #0
  402ca4:	f040 8309 	bne.w	4032ba <_vfiprintf_r+0xdea>
  402ca8:	06b4      	lsls	r4, r6, #26
  402caa:	f140 821c 	bpl.w	4030e6 <_vfiprintf_r+0xc16>
  402cae:	9a04      	ldr	r2, [sp, #16]
  402cb0:	9902      	ldr	r1, [sp, #8]
  402cb2:	6813      	ldr	r3, [r2, #0]
  402cb4:	17cd      	asrs	r5, r1, #31
  402cb6:	4608      	mov	r0, r1
  402cb8:	3204      	adds	r2, #4
  402cba:	4629      	mov	r1, r5
  402cbc:	9204      	str	r2, [sp, #16]
  402cbe:	e9c3 0100 	strd	r0, r1, [r3]
  402cc2:	e436      	b.n	402532 <_vfiprintf_r+0x62>
  402cc4:	9406      	str	r4, [sp, #24]
  402cc6:	2900      	cmp	r1, #0
  402cc8:	f43f ae43 	beq.w	402952 <_vfiprintf_r+0x482>
  402ccc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402cd0:	e63f      	b.n	402952 <_vfiprintf_r+0x482>
  402cd2:	9406      	str	r4, [sp, #24]
  402cd4:	2900      	cmp	r1, #0
  402cd6:	f040 82ed 	bne.w	4032b4 <_vfiprintf_r+0xde4>
  402cda:	2b00      	cmp	r3, #0
  402cdc:	f000 808f 	beq.w	402dfe <_vfiprintf_r+0x92e>
  402ce0:	2501      	movs	r5, #1
  402ce2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402ce6:	f04f 0300 	mov.w	r3, #0
  402cea:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402cee:	9503      	str	r5, [sp, #12]
  402cf0:	af10      	add	r7, sp, #64	; 0x40
  402cf2:	e7a0      	b.n	402c36 <_vfiprintf_r+0x766>
  402cf4:	9304      	str	r3, [sp, #16]
  402cf6:	f04f 0900 	mov.w	r9, #0
  402cfa:	e696      	b.n	402a2a <_vfiprintf_r+0x55a>
  402cfc:	aa0d      	add	r2, sp, #52	; 0x34
  402cfe:	9900      	ldr	r1, [sp, #0]
  402d00:	9309      	str	r3, [sp, #36]	; 0x24
  402d02:	4648      	mov	r0, r9
  402d04:	f7ff fba8 	bl	402458 <__sprint_r.part.0>
  402d08:	2800      	cmp	r0, #0
  402d0a:	d17f      	bne.n	402e0c <_vfiprintf_r+0x93c>
  402d0c:	980e      	ldr	r0, [sp, #56]	; 0x38
  402d0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402d12:	f100 0e01 	add.w	lr, r0, #1
  402d16:	46dc      	mov	ip, fp
  402d18:	e529      	b.n	40276e <_vfiprintf_r+0x29e>
  402d1a:	980e      	ldr	r0, [sp, #56]	; 0x38
  402d1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d1e:	f100 0e01 	add.w	lr, r0, #1
  402d22:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402d26:	2b00      	cmp	r3, #0
  402d28:	f43f ad50 	beq.w	4027cc <_vfiprintf_r+0x2fc>
  402d2c:	3201      	adds	r2, #1
  402d2e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402d32:	2301      	movs	r3, #1
  402d34:	f1be 0f07 	cmp.w	lr, #7
  402d38:	920f      	str	r2, [sp, #60]	; 0x3c
  402d3a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402d3e:	e88a 000a 	stmia.w	sl, {r1, r3}
  402d42:	f340 80bf 	ble.w	402ec4 <_vfiprintf_r+0x9f4>
  402d46:	2a00      	cmp	r2, #0
  402d48:	f040 814e 	bne.w	402fe8 <_vfiprintf_r+0xb18>
  402d4c:	9907      	ldr	r1, [sp, #28]
  402d4e:	2900      	cmp	r1, #0
  402d50:	f040 80be 	bne.w	402ed0 <_vfiprintf_r+0xa00>
  402d54:	469e      	mov	lr, r3
  402d56:	4610      	mov	r0, r2
  402d58:	46da      	mov	sl, fp
  402d5a:	9b08      	ldr	r3, [sp, #32]
  402d5c:	2b80      	cmp	r3, #128	; 0x80
  402d5e:	f43f ad50 	beq.w	402802 <_vfiprintf_r+0x332>
  402d62:	9b01      	ldr	r3, [sp, #4]
  402d64:	9903      	ldr	r1, [sp, #12]
  402d66:	1a5c      	subs	r4, r3, r1
  402d68:	2c00      	cmp	r4, #0
  402d6a:	f77f ad93 	ble.w	402894 <_vfiprintf_r+0x3c4>
  402d6e:	2c10      	cmp	r4, #16
  402d70:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402ea0 <_vfiprintf_r+0x9d0>
  402d74:	dd25      	ble.n	402dc2 <_vfiprintf_r+0x8f2>
  402d76:	46d4      	mov	ip, sl
  402d78:	2310      	movs	r3, #16
  402d7a:	46c2      	mov	sl, r8
  402d7c:	46a8      	mov	r8, r5
  402d7e:	464d      	mov	r5, r9
  402d80:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402d84:	e007      	b.n	402d96 <_vfiprintf_r+0x8c6>
  402d86:	f100 0e02 	add.w	lr, r0, #2
  402d8a:	f10c 0c08 	add.w	ip, ip, #8
  402d8e:	4608      	mov	r0, r1
  402d90:	3c10      	subs	r4, #16
  402d92:	2c10      	cmp	r4, #16
  402d94:	dd11      	ble.n	402dba <_vfiprintf_r+0x8ea>
  402d96:	1c41      	adds	r1, r0, #1
  402d98:	3210      	adds	r2, #16
  402d9a:	2907      	cmp	r1, #7
  402d9c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d9e:	f8cc 5000 	str.w	r5, [ip]
  402da2:	f8cc 3004 	str.w	r3, [ip, #4]
  402da6:	910e      	str	r1, [sp, #56]	; 0x38
  402da8:	dded      	ble.n	402d86 <_vfiprintf_r+0x8b6>
  402daa:	b9d2      	cbnz	r2, 402de2 <_vfiprintf_r+0x912>
  402dac:	3c10      	subs	r4, #16
  402dae:	2c10      	cmp	r4, #16
  402db0:	f04f 0e01 	mov.w	lr, #1
  402db4:	4610      	mov	r0, r2
  402db6:	46dc      	mov	ip, fp
  402db8:	dced      	bgt.n	402d96 <_vfiprintf_r+0x8c6>
  402dba:	46a9      	mov	r9, r5
  402dbc:	4645      	mov	r5, r8
  402dbe:	46d0      	mov	r8, sl
  402dc0:	46e2      	mov	sl, ip
  402dc2:	4422      	add	r2, r4
  402dc4:	f1be 0f07 	cmp.w	lr, #7
  402dc8:	920f      	str	r2, [sp, #60]	; 0x3c
  402dca:	f8ca 9000 	str.w	r9, [sl]
  402dce:	f8ca 4004 	str.w	r4, [sl, #4]
  402dd2:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402dd6:	dc2e      	bgt.n	402e36 <_vfiprintf_r+0x966>
  402dd8:	f10a 0a08 	add.w	sl, sl, #8
  402ddc:	f10e 0e01 	add.w	lr, lr, #1
  402de0:	e558      	b.n	402894 <_vfiprintf_r+0x3c4>
  402de2:	aa0d      	add	r2, sp, #52	; 0x34
  402de4:	9900      	ldr	r1, [sp, #0]
  402de6:	9301      	str	r3, [sp, #4]
  402de8:	4648      	mov	r0, r9
  402dea:	f7ff fb35 	bl	402458 <__sprint_r.part.0>
  402dee:	b968      	cbnz	r0, 402e0c <_vfiprintf_r+0x93c>
  402df0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402df2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402df4:	9b01      	ldr	r3, [sp, #4]
  402df6:	f100 0e01 	add.w	lr, r0, #1
  402dfa:	46dc      	mov	ip, fp
  402dfc:	e7c8      	b.n	402d90 <_vfiprintf_r+0x8c0>
  402dfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402e00:	b123      	cbz	r3, 402e0c <_vfiprintf_r+0x93c>
  402e02:	9805      	ldr	r0, [sp, #20]
  402e04:	9900      	ldr	r1, [sp, #0]
  402e06:	aa0d      	add	r2, sp, #52	; 0x34
  402e08:	f7ff fb26 	bl	402458 <__sprint_r.part.0>
  402e0c:	9b00      	ldr	r3, [sp, #0]
  402e0e:	899b      	ldrh	r3, [r3, #12]
  402e10:	065a      	lsls	r2, r3, #25
  402e12:	f100 818b 	bmi.w	40312c <_vfiprintf_r+0xc5c>
  402e16:	9802      	ldr	r0, [sp, #8]
  402e18:	b02b      	add	sp, #172	; 0xac
  402e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e1e:	aa0d      	add	r2, sp, #52	; 0x34
  402e20:	9900      	ldr	r1, [sp, #0]
  402e22:	4648      	mov	r0, r9
  402e24:	f7ff fb18 	bl	402458 <__sprint_r.part.0>
  402e28:	2800      	cmp	r0, #0
  402e2a:	d1ef      	bne.n	402e0c <_vfiprintf_r+0x93c>
  402e2c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402e2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e30:	1c48      	adds	r0, r1, #1
  402e32:	46da      	mov	sl, fp
  402e34:	e555      	b.n	4028e2 <_vfiprintf_r+0x412>
  402e36:	2a00      	cmp	r2, #0
  402e38:	f040 80fb 	bne.w	403032 <_vfiprintf_r+0xb62>
  402e3c:	9a03      	ldr	r2, [sp, #12]
  402e3e:	921b      	str	r2, [sp, #108]	; 0x6c
  402e40:	2301      	movs	r3, #1
  402e42:	920f      	str	r2, [sp, #60]	; 0x3c
  402e44:	971a      	str	r7, [sp, #104]	; 0x68
  402e46:	930e      	str	r3, [sp, #56]	; 0x38
  402e48:	46da      	mov	sl, fp
  402e4a:	f10a 0a08 	add.w	sl, sl, #8
  402e4e:	0771      	lsls	r1, r6, #29
  402e50:	d504      	bpl.n	402e5c <_vfiprintf_r+0x98c>
  402e52:	9b06      	ldr	r3, [sp, #24]
  402e54:	1b5c      	subs	r4, r3, r5
  402e56:	2c00      	cmp	r4, #0
  402e58:	f73f ad34 	bgt.w	4028c4 <_vfiprintf_r+0x3f4>
  402e5c:	9b02      	ldr	r3, [sp, #8]
  402e5e:	9906      	ldr	r1, [sp, #24]
  402e60:	42a9      	cmp	r1, r5
  402e62:	bfac      	ite	ge
  402e64:	185b      	addge	r3, r3, r1
  402e66:	195b      	addlt	r3, r3, r5
  402e68:	9302      	str	r3, [sp, #8]
  402e6a:	2a00      	cmp	r2, #0
  402e6c:	f040 80b3 	bne.w	402fd6 <_vfiprintf_r+0xb06>
  402e70:	2300      	movs	r3, #0
  402e72:	930e      	str	r3, [sp, #56]	; 0x38
  402e74:	46da      	mov	sl, fp
  402e76:	f7ff bb5c 	b.w	402532 <_vfiprintf_r+0x62>
  402e7a:	aa0d      	add	r2, sp, #52	; 0x34
  402e7c:	9900      	ldr	r1, [sp, #0]
  402e7e:	9307      	str	r3, [sp, #28]
  402e80:	4648      	mov	r0, r9
  402e82:	f7ff fae9 	bl	402458 <__sprint_r.part.0>
  402e86:	2800      	cmp	r0, #0
  402e88:	d1c0      	bne.n	402e0c <_vfiprintf_r+0x93c>
  402e8a:	980e      	ldr	r0, [sp, #56]	; 0x38
  402e8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e8e:	9b07      	ldr	r3, [sp, #28]
  402e90:	f100 0c01 	add.w	ip, r0, #1
  402e94:	46de      	mov	lr, fp
  402e96:	e4cb      	b.n	402830 <_vfiprintf_r+0x360>
  402e98:	00404f50 	.word	0x00404f50
  402e9c:	00404f64 	.word	0x00404f64
  402ea0:	00404f40 	.word	0x00404f40
  402ea4:	2a00      	cmp	r2, #0
  402ea6:	f040 8133 	bne.w	403110 <_vfiprintf_r+0xc40>
  402eaa:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402eae:	2b00      	cmp	r3, #0
  402eb0:	f000 80f5 	beq.w	40309e <_vfiprintf_r+0xbce>
  402eb4:	2301      	movs	r3, #1
  402eb6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402eba:	461a      	mov	r2, r3
  402ebc:	931b      	str	r3, [sp, #108]	; 0x6c
  402ebe:	469e      	mov	lr, r3
  402ec0:	911a      	str	r1, [sp, #104]	; 0x68
  402ec2:	46da      	mov	sl, fp
  402ec4:	4670      	mov	r0, lr
  402ec6:	f10a 0a08 	add.w	sl, sl, #8
  402eca:	f10e 0e01 	add.w	lr, lr, #1
  402ece:	e47d      	b.n	4027cc <_vfiprintf_r+0x2fc>
  402ed0:	a90c      	add	r1, sp, #48	; 0x30
  402ed2:	2202      	movs	r2, #2
  402ed4:	469e      	mov	lr, r3
  402ed6:	911a      	str	r1, [sp, #104]	; 0x68
  402ed8:	921b      	str	r2, [sp, #108]	; 0x6c
  402eda:	46da      	mov	sl, fp
  402edc:	4670      	mov	r0, lr
  402ede:	f10a 0a08 	add.w	sl, sl, #8
  402ee2:	f10e 0e01 	add.w	lr, lr, #1
  402ee6:	e738      	b.n	402d5a <_vfiprintf_r+0x88a>
  402ee8:	9b01      	ldr	r3, [sp, #4]
  402eea:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402eee:	2b00      	cmp	r3, #0
  402ef0:	f2c0 812a 	blt.w	403148 <_vfiprintf_r+0xc78>
  402ef4:	ea54 0305 	orrs.w	r3, r4, r5
  402ef8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402efc:	f43f abff 	beq.w	4026fe <_vfiprintf_r+0x22e>
  402f00:	465f      	mov	r7, fp
  402f02:	0923      	lsrs	r3, r4, #4
  402f04:	f004 010f 	and.w	r1, r4, #15
  402f08:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402f0c:	092a      	lsrs	r2, r5, #4
  402f0e:	461c      	mov	r4, r3
  402f10:	4615      	mov	r5, r2
  402f12:	5c43      	ldrb	r3, [r0, r1]
  402f14:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402f18:	ea54 0305 	orrs.w	r3, r4, r5
  402f1c:	d1f1      	bne.n	402f02 <_vfiprintf_r+0xa32>
  402f1e:	ebc7 030b 	rsb	r3, r7, fp
  402f22:	9303      	str	r3, [sp, #12]
  402f24:	f7ff bbf4 	b.w	402710 <_vfiprintf_r+0x240>
  402f28:	aa0d      	add	r2, sp, #52	; 0x34
  402f2a:	9900      	ldr	r1, [sp, #0]
  402f2c:	9805      	ldr	r0, [sp, #20]
  402f2e:	f7ff fa93 	bl	402458 <__sprint_r.part.0>
  402f32:	2800      	cmp	r0, #0
  402f34:	f47f af6a 	bne.w	402e0c <_vfiprintf_r+0x93c>
  402f38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f3a:	46da      	mov	sl, fp
  402f3c:	e787      	b.n	402e4e <_vfiprintf_r+0x97e>
  402f3e:	f04f 0900 	mov.w	r9, #0
  402f42:	2400      	movs	r4, #0
  402f44:	2500      	movs	r5, #0
  402f46:	e7db      	b.n	402f00 <_vfiprintf_r+0xa30>
  402f48:	f016 0210 	ands.w	r2, r6, #16
  402f4c:	f000 80b2 	beq.w	4030b4 <_vfiprintf_r+0xbe4>
  402f50:	9904      	ldr	r1, [sp, #16]
  402f52:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402f56:	460a      	mov	r2, r1
  402f58:	680c      	ldr	r4, [r1, #0]
  402f5a:	9901      	ldr	r1, [sp, #4]
  402f5c:	2900      	cmp	r1, #0
  402f5e:	f102 0204 	add.w	r2, r2, #4
  402f62:	f04f 0500 	mov.w	r5, #0
  402f66:	f2c0 8159 	blt.w	40321c <_vfiprintf_r+0xd4c>
  402f6a:	ea54 0105 	orrs.w	r1, r4, r5
  402f6e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f72:	9204      	str	r2, [sp, #16]
  402f74:	f43f ad51 	beq.w	402a1a <_vfiprintf_r+0x54a>
  402f78:	4699      	mov	r9, r3
  402f7a:	e556      	b.n	402a2a <_vfiprintf_r+0x55a>
  402f7c:	06f7      	lsls	r7, r6, #27
  402f7e:	d40a      	bmi.n	402f96 <_vfiprintf_r+0xac6>
  402f80:	0675      	lsls	r5, r6, #25
  402f82:	d508      	bpl.n	402f96 <_vfiprintf_r+0xac6>
  402f84:	9904      	ldr	r1, [sp, #16]
  402f86:	f9b1 4000 	ldrsh.w	r4, [r1]
  402f8a:	3104      	adds	r1, #4
  402f8c:	17e5      	asrs	r5, r4, #31
  402f8e:	4622      	mov	r2, r4
  402f90:	462b      	mov	r3, r5
  402f92:	9104      	str	r1, [sp, #16]
  402f94:	e4ea      	b.n	40296c <_vfiprintf_r+0x49c>
  402f96:	9a04      	ldr	r2, [sp, #16]
  402f98:	6814      	ldr	r4, [r2, #0]
  402f9a:	4613      	mov	r3, r2
  402f9c:	3304      	adds	r3, #4
  402f9e:	17e5      	asrs	r5, r4, #31
  402fa0:	9304      	str	r3, [sp, #16]
  402fa2:	4622      	mov	r2, r4
  402fa4:	462b      	mov	r3, r5
  402fa6:	e4e1      	b.n	40296c <_vfiprintf_r+0x49c>
  402fa8:	6814      	ldr	r4, [r2, #0]
  402faa:	3204      	adds	r2, #4
  402fac:	9204      	str	r2, [sp, #16]
  402fae:	2500      	movs	r5, #0
  402fb0:	e61f      	b.n	402bf2 <_vfiprintf_r+0x722>
  402fb2:	f04f 0900 	mov.w	r9, #0
  402fb6:	ea54 0305 	orrs.w	r3, r4, r5
  402fba:	f47f ace8 	bne.w	40298e <_vfiprintf_r+0x4be>
  402fbe:	e5d8      	b.n	402b72 <_vfiprintf_r+0x6a2>
  402fc0:	aa0d      	add	r2, sp, #52	; 0x34
  402fc2:	9900      	ldr	r1, [sp, #0]
  402fc4:	9805      	ldr	r0, [sp, #20]
  402fc6:	f7ff fa47 	bl	402458 <__sprint_r.part.0>
  402fca:	2800      	cmp	r0, #0
  402fcc:	f47f af1e 	bne.w	402e0c <_vfiprintf_r+0x93c>
  402fd0:	46da      	mov	sl, fp
  402fd2:	f7ff bb48 	b.w	402666 <_vfiprintf_r+0x196>
  402fd6:	aa0d      	add	r2, sp, #52	; 0x34
  402fd8:	9900      	ldr	r1, [sp, #0]
  402fda:	9805      	ldr	r0, [sp, #20]
  402fdc:	f7ff fa3c 	bl	402458 <__sprint_r.part.0>
  402fe0:	2800      	cmp	r0, #0
  402fe2:	f43f af45 	beq.w	402e70 <_vfiprintf_r+0x9a0>
  402fe6:	e711      	b.n	402e0c <_vfiprintf_r+0x93c>
  402fe8:	aa0d      	add	r2, sp, #52	; 0x34
  402fea:	9900      	ldr	r1, [sp, #0]
  402fec:	9805      	ldr	r0, [sp, #20]
  402fee:	f7ff fa33 	bl	402458 <__sprint_r.part.0>
  402ff2:	2800      	cmp	r0, #0
  402ff4:	f47f af0a 	bne.w	402e0c <_vfiprintf_r+0x93c>
  402ff8:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ffa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ffc:	f100 0e01 	add.w	lr, r0, #1
  403000:	46da      	mov	sl, fp
  403002:	f7ff bbe3 	b.w	4027cc <_vfiprintf_r+0x2fc>
  403006:	aa0d      	add	r2, sp, #52	; 0x34
  403008:	9900      	ldr	r1, [sp, #0]
  40300a:	9805      	ldr	r0, [sp, #20]
  40300c:	f7ff fa24 	bl	402458 <__sprint_r.part.0>
  403010:	2800      	cmp	r0, #0
  403012:	f47f aefb 	bne.w	402e0c <_vfiprintf_r+0x93c>
  403016:	980e      	ldr	r0, [sp, #56]	; 0x38
  403018:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40301a:	f100 0e01 	add.w	lr, r0, #1
  40301e:	46da      	mov	sl, fp
  403020:	e69b      	b.n	402d5a <_vfiprintf_r+0x88a>
  403022:	2a00      	cmp	r2, #0
  403024:	f040 80d8 	bne.w	4031d8 <_vfiprintf_r+0xd08>
  403028:	f04f 0e01 	mov.w	lr, #1
  40302c:	4610      	mov	r0, r2
  40302e:	46da      	mov	sl, fp
  403030:	e697      	b.n	402d62 <_vfiprintf_r+0x892>
  403032:	aa0d      	add	r2, sp, #52	; 0x34
  403034:	9900      	ldr	r1, [sp, #0]
  403036:	9805      	ldr	r0, [sp, #20]
  403038:	f7ff fa0e 	bl	402458 <__sprint_r.part.0>
  40303c:	2800      	cmp	r0, #0
  40303e:	f47f aee5 	bne.w	402e0c <_vfiprintf_r+0x93c>
  403042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403044:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403046:	f103 0e01 	add.w	lr, r3, #1
  40304a:	46da      	mov	sl, fp
  40304c:	e422      	b.n	402894 <_vfiprintf_r+0x3c4>
  40304e:	2230      	movs	r2, #48	; 0x30
  403050:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  403054:	9a01      	ldr	r2, [sp, #4]
  403056:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40305a:	2a00      	cmp	r2, #0
  40305c:	f04f 0300 	mov.w	r3, #0
  403060:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403064:	f046 0302 	orr.w	r3, r6, #2
  403068:	f2c0 80cb 	blt.w	403202 <_vfiprintf_r+0xd32>
  40306c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403070:	f046 0602 	orr.w	r6, r6, #2
  403074:	f04f 0900 	mov.w	r9, #0
  403078:	e742      	b.n	402f00 <_vfiprintf_r+0xa30>
  40307a:	f04f 0900 	mov.w	r9, #0
  40307e:	4890      	ldr	r0, [pc, #576]	; (4032c0 <_vfiprintf_r+0xdf0>)
  403080:	e73e      	b.n	402f00 <_vfiprintf_r+0xa30>
  403082:	9b01      	ldr	r3, [sp, #4]
  403084:	4264      	negs	r4, r4
  403086:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40308a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40308e:	2b00      	cmp	r3, #0
  403090:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403094:	f6ff ac7b 	blt.w	40298e <_vfiprintf_r+0x4be>
  403098:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40309c:	e477      	b.n	40298e <_vfiprintf_r+0x4be>
  40309e:	9b07      	ldr	r3, [sp, #28]
  4030a0:	2b00      	cmp	r3, #0
  4030a2:	d072      	beq.n	40318a <_vfiprintf_r+0xcba>
  4030a4:	ab0c      	add	r3, sp, #48	; 0x30
  4030a6:	2202      	movs	r2, #2
  4030a8:	931a      	str	r3, [sp, #104]	; 0x68
  4030aa:	921b      	str	r2, [sp, #108]	; 0x6c
  4030ac:	f04f 0e01 	mov.w	lr, #1
  4030b0:	46da      	mov	sl, fp
  4030b2:	e713      	b.n	402edc <_vfiprintf_r+0xa0c>
  4030b4:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4030b8:	d048      	beq.n	40314c <_vfiprintf_r+0xc7c>
  4030ba:	9904      	ldr	r1, [sp, #16]
  4030bc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4030c0:	460b      	mov	r3, r1
  4030c2:	880c      	ldrh	r4, [r1, #0]
  4030c4:	9901      	ldr	r1, [sp, #4]
  4030c6:	2900      	cmp	r1, #0
  4030c8:	f103 0304 	add.w	r3, r3, #4
  4030cc:	f04f 0500 	mov.w	r5, #0
  4030d0:	f6ff ae10 	blt.w	402cf4 <_vfiprintf_r+0x824>
  4030d4:	ea54 0105 	orrs.w	r1, r4, r5
  4030d8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4030dc:	9304      	str	r3, [sp, #16]
  4030de:	f43f ac9c 	beq.w	402a1a <_vfiprintf_r+0x54a>
  4030e2:	4691      	mov	r9, r2
  4030e4:	e4a1      	b.n	402a2a <_vfiprintf_r+0x55a>
  4030e6:	06f0      	lsls	r0, r6, #27
  4030e8:	d40a      	bmi.n	403100 <_vfiprintf_r+0xc30>
  4030ea:	0671      	lsls	r1, r6, #25
  4030ec:	d508      	bpl.n	403100 <_vfiprintf_r+0xc30>
  4030ee:	9a04      	ldr	r2, [sp, #16]
  4030f0:	6813      	ldr	r3, [r2, #0]
  4030f2:	3204      	adds	r2, #4
  4030f4:	9204      	str	r2, [sp, #16]
  4030f6:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4030fa:	801a      	strh	r2, [r3, #0]
  4030fc:	f7ff ba19 	b.w	402532 <_vfiprintf_r+0x62>
  403100:	9a04      	ldr	r2, [sp, #16]
  403102:	6813      	ldr	r3, [r2, #0]
  403104:	3204      	adds	r2, #4
  403106:	9204      	str	r2, [sp, #16]
  403108:	9a02      	ldr	r2, [sp, #8]
  40310a:	601a      	str	r2, [r3, #0]
  40310c:	f7ff ba11 	b.w	402532 <_vfiprintf_r+0x62>
  403110:	aa0d      	add	r2, sp, #52	; 0x34
  403112:	9900      	ldr	r1, [sp, #0]
  403114:	9805      	ldr	r0, [sp, #20]
  403116:	f7ff f99f 	bl	402458 <__sprint_r.part.0>
  40311a:	2800      	cmp	r0, #0
  40311c:	f47f ae76 	bne.w	402e0c <_vfiprintf_r+0x93c>
  403120:	980e      	ldr	r0, [sp, #56]	; 0x38
  403122:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403124:	f100 0e01 	add.w	lr, r0, #1
  403128:	46da      	mov	sl, fp
  40312a:	e5fa      	b.n	402d22 <_vfiprintf_r+0x852>
  40312c:	f04f 30ff 	mov.w	r0, #4294967295
  403130:	f7ff bab6 	b.w	4026a0 <_vfiprintf_r+0x1d0>
  403134:	4862      	ldr	r0, [pc, #392]	; (4032c0 <_vfiprintf_r+0xdf0>)
  403136:	4616      	mov	r6, r2
  403138:	ea54 0205 	orrs.w	r2, r4, r5
  40313c:	9304      	str	r3, [sp, #16]
  40313e:	f04f 0900 	mov.w	r9, #0
  403142:	f47f aedd 	bne.w	402f00 <_vfiprintf_r+0xa30>
  403146:	e6fc      	b.n	402f42 <_vfiprintf_r+0xa72>
  403148:	9b04      	ldr	r3, [sp, #16]
  40314a:	e7f5      	b.n	403138 <_vfiprintf_r+0xc68>
  40314c:	9a04      	ldr	r2, [sp, #16]
  40314e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403152:	4613      	mov	r3, r2
  403154:	6814      	ldr	r4, [r2, #0]
  403156:	9a01      	ldr	r2, [sp, #4]
  403158:	2a00      	cmp	r2, #0
  40315a:	f103 0304 	add.w	r3, r3, #4
  40315e:	f04f 0500 	mov.w	r5, #0
  403162:	f6ff adc7 	blt.w	402cf4 <_vfiprintf_r+0x824>
  403166:	ea54 0205 	orrs.w	r2, r4, r5
  40316a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40316e:	9304      	str	r3, [sp, #16]
  403170:	f47f ac5b 	bne.w	402a2a <_vfiprintf_r+0x55a>
  403174:	e451      	b.n	402a1a <_vfiprintf_r+0x54a>
  403176:	aa0d      	add	r2, sp, #52	; 0x34
  403178:	9900      	ldr	r1, [sp, #0]
  40317a:	9805      	ldr	r0, [sp, #20]
  40317c:	f7ff f96c 	bl	402458 <__sprint_r.part.0>
  403180:	2800      	cmp	r0, #0
  403182:	f47f ae43 	bne.w	402e0c <_vfiprintf_r+0x93c>
  403186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403188:	e668      	b.n	402e5c <_vfiprintf_r+0x98c>
  40318a:	4610      	mov	r0, r2
  40318c:	f04f 0e01 	mov.w	lr, #1
  403190:	46da      	mov	sl, fp
  403192:	e5e6      	b.n	402d62 <_vfiprintf_r+0x892>
  403194:	9904      	ldr	r1, [sp, #16]
  403196:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40319a:	460a      	mov	r2, r1
  40319c:	880c      	ldrh	r4, [r1, #0]
  40319e:	9901      	ldr	r1, [sp, #4]
  4031a0:	2900      	cmp	r1, #0
  4031a2:	f102 0204 	add.w	r2, r2, #4
  4031a6:	f04f 0500 	mov.w	r5, #0
  4031aa:	db4e      	blt.n	40324a <_vfiprintf_r+0xd7a>
  4031ac:	ea54 0105 	orrs.w	r1, r4, r5
  4031b0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4031b4:	9204      	str	r2, [sp, #16]
  4031b6:	4699      	mov	r9, r3
  4031b8:	f47f abe9 	bne.w	40298e <_vfiprintf_r+0x4be>
  4031bc:	e4d4      	b.n	402b68 <_vfiprintf_r+0x698>
  4031be:	9304      	str	r3, [sp, #16]
  4031c0:	e6f9      	b.n	402fb6 <_vfiprintf_r+0xae6>
  4031c2:	4638      	mov	r0, r7
  4031c4:	9404      	str	r4, [sp, #16]
  4031c6:	f001 fc9b 	bl	404b00 <strlen>
  4031ca:	2300      	movs	r3, #0
  4031cc:	9003      	str	r0, [sp, #12]
  4031ce:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4031d2:	9301      	str	r3, [sp, #4]
  4031d4:	f7ff ba9c 	b.w	402710 <_vfiprintf_r+0x240>
  4031d8:	aa0d      	add	r2, sp, #52	; 0x34
  4031da:	9900      	ldr	r1, [sp, #0]
  4031dc:	9805      	ldr	r0, [sp, #20]
  4031de:	f7ff f93b 	bl	402458 <__sprint_r.part.0>
  4031e2:	2800      	cmp	r0, #0
  4031e4:	f47f ae12 	bne.w	402e0c <_vfiprintf_r+0x93c>
  4031e8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4031ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031ec:	f100 0e01 	add.w	lr, r0, #1
  4031f0:	46da      	mov	sl, fp
  4031f2:	e5b6      	b.n	402d62 <_vfiprintf_r+0x892>
  4031f4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4031f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031f8:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4032c8 <_vfiprintf_r+0xdf8>
  4031fc:	3001      	adds	r0, #1
  4031fe:	f7ff bad2 	b.w	4027a6 <_vfiprintf_r+0x2d6>
  403202:	461e      	mov	r6, r3
  403204:	f04f 0900 	mov.w	r9, #0
  403208:	e67a      	b.n	402f00 <_vfiprintf_r+0xa30>
  40320a:	2b06      	cmp	r3, #6
  40320c:	bf28      	it	cs
  40320e:	2306      	movcs	r3, #6
  403210:	9303      	str	r3, [sp, #12]
  403212:	9404      	str	r4, [sp, #16]
  403214:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  403218:	4f2a      	ldr	r7, [pc, #168]	; (4032c4 <_vfiprintf_r+0xdf4>)
  40321a:	e50c      	b.n	402c36 <_vfiprintf_r+0x766>
  40321c:	9204      	str	r2, [sp, #16]
  40321e:	e56a      	b.n	402cf6 <_vfiprintf_r+0x826>
  403220:	980e      	ldr	r0, [sp, #56]	; 0x38
  403222:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4032c8 <_vfiprintf_r+0xdf8>
  403226:	3001      	adds	r0, #1
  403228:	f7ff bb73 	b.w	402912 <_vfiprintf_r+0x442>
  40322c:	46f4      	mov	ip, lr
  40322e:	f7ff bb1a 	b.w	402866 <_vfiprintf_r+0x396>
  403232:	9b01      	ldr	r3, [sp, #4]
  403234:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403238:	9303      	str	r3, [sp, #12]
  40323a:	9404      	str	r4, [sp, #16]
  40323c:	9001      	str	r0, [sp, #4]
  40323e:	f7ff ba67 	b.w	402710 <_vfiprintf_r+0x240>
  403242:	2200      	movs	r2, #0
  403244:	9201      	str	r2, [sp, #4]
  403246:	f7ff b9ac 	b.w	4025a2 <_vfiprintf_r+0xd2>
  40324a:	9204      	str	r2, [sp, #16]
  40324c:	4699      	mov	r9, r3
  40324e:	e6b2      	b.n	402fb6 <_vfiprintf_r+0xae6>
  403250:	9a04      	ldr	r2, [sp, #16]
  403252:	6813      	ldr	r3, [r2, #0]
  403254:	9301      	str	r3, [sp, #4]
  403256:	3204      	adds	r2, #4
  403258:	2b00      	cmp	r3, #0
  40325a:	9204      	str	r2, [sp, #16]
  40325c:	f898 3001 	ldrb.w	r3, [r8, #1]
  403260:	46a8      	mov	r8, r5
  403262:	f6bf a99c 	bge.w	40259e <_vfiprintf_r+0xce>
  403266:	f04f 32ff 	mov.w	r2, #4294967295
  40326a:	9201      	str	r2, [sp, #4]
  40326c:	f7ff b997 	b.w	40259e <_vfiprintf_r+0xce>
  403270:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403274:	e48e      	b.n	402b94 <_vfiprintf_r+0x6c4>
  403276:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40327a:	e4f0      	b.n	402c5e <_vfiprintf_r+0x78e>
  40327c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403280:	e4ab      	b.n	402bda <_vfiprintf_r+0x70a>
  403282:	4699      	mov	r9, r3
  403284:	07f3      	lsls	r3, r6, #31
  403286:	d505      	bpl.n	403294 <_vfiprintf_r+0xdc4>
  403288:	af2a      	add	r7, sp, #168	; 0xa8
  40328a:	2330      	movs	r3, #48	; 0x30
  40328c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403290:	f7ff bb97 	b.w	4029c2 <_vfiprintf_r+0x4f2>
  403294:	9b01      	ldr	r3, [sp, #4]
  403296:	9303      	str	r3, [sp, #12]
  403298:	465f      	mov	r7, fp
  40329a:	f7ff ba39 	b.w	402710 <_vfiprintf_r+0x240>
  40329e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4032a2:	e443      	b.n	402b2c <_vfiprintf_r+0x65c>
  4032a4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4032a8:	f7ff bb9a 	b.w	4029e0 <_vfiprintf_r+0x510>
  4032ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4032b0:	f7ff bb4d 	b.w	40294e <_vfiprintf_r+0x47e>
  4032b4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4032b8:	e50f      	b.n	402cda <_vfiprintf_r+0x80a>
  4032ba:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4032be:	e4f3      	b.n	402ca8 <_vfiprintf_r+0x7d8>
  4032c0:	00404f64 	.word	0x00404f64
  4032c4:	00404f78 	.word	0x00404f78
  4032c8:	00404f80 	.word	0x00404f80

004032cc <__sbprintf>:
  4032cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4032ce:	460c      	mov	r4, r1
  4032d0:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4032d4:	8989      	ldrh	r1, [r1, #12]
  4032d6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4032d8:	89e5      	ldrh	r5, [r4, #14]
  4032da:	9619      	str	r6, [sp, #100]	; 0x64
  4032dc:	f021 0102 	bic.w	r1, r1, #2
  4032e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4032e2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4032e6:	2500      	movs	r5, #0
  4032e8:	69e7      	ldr	r7, [r4, #28]
  4032ea:	f8ad 100c 	strh.w	r1, [sp, #12]
  4032ee:	9609      	str	r6, [sp, #36]	; 0x24
  4032f0:	9506      	str	r5, [sp, #24]
  4032f2:	ae1a      	add	r6, sp, #104	; 0x68
  4032f4:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4032f8:	4669      	mov	r1, sp
  4032fa:	9600      	str	r6, [sp, #0]
  4032fc:	9604      	str	r6, [sp, #16]
  4032fe:	9502      	str	r5, [sp, #8]
  403300:	9505      	str	r5, [sp, #20]
  403302:	9707      	str	r7, [sp, #28]
  403304:	4606      	mov	r6, r0
  403306:	f7ff f8e3 	bl	4024d0 <_vfiprintf_r>
  40330a:	1e05      	subs	r5, r0, #0
  40330c:	db07      	blt.n	40331e <__sbprintf+0x52>
  40330e:	4630      	mov	r0, r6
  403310:	4669      	mov	r1, sp
  403312:	f000 f929 	bl	403568 <_fflush_r>
  403316:	2800      	cmp	r0, #0
  403318:	bf18      	it	ne
  40331a:	f04f 35ff 	movne.w	r5, #4294967295
  40331e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403322:	065b      	lsls	r3, r3, #25
  403324:	d503      	bpl.n	40332e <__sbprintf+0x62>
  403326:	89a3      	ldrh	r3, [r4, #12]
  403328:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40332c:	81a3      	strh	r3, [r4, #12]
  40332e:	4628      	mov	r0, r5
  403330:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  403334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403336:	bf00      	nop

00403338 <__swsetup_r>:
  403338:	b538      	push	{r3, r4, r5, lr}
  40333a:	4b30      	ldr	r3, [pc, #192]	; (4033fc <__swsetup_r+0xc4>)
  40333c:	681b      	ldr	r3, [r3, #0]
  40333e:	4605      	mov	r5, r0
  403340:	460c      	mov	r4, r1
  403342:	b113      	cbz	r3, 40334a <__swsetup_r+0x12>
  403344:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403346:	2a00      	cmp	r2, #0
  403348:	d038      	beq.n	4033bc <__swsetup_r+0x84>
  40334a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40334e:	b293      	uxth	r3, r2
  403350:	0718      	lsls	r0, r3, #28
  403352:	d50c      	bpl.n	40336e <__swsetup_r+0x36>
  403354:	6920      	ldr	r0, [r4, #16]
  403356:	b1a8      	cbz	r0, 403384 <__swsetup_r+0x4c>
  403358:	f013 0201 	ands.w	r2, r3, #1
  40335c:	d01e      	beq.n	40339c <__swsetup_r+0x64>
  40335e:	6963      	ldr	r3, [r4, #20]
  403360:	2200      	movs	r2, #0
  403362:	425b      	negs	r3, r3
  403364:	61a3      	str	r3, [r4, #24]
  403366:	60a2      	str	r2, [r4, #8]
  403368:	b1f0      	cbz	r0, 4033a8 <__swsetup_r+0x70>
  40336a:	2000      	movs	r0, #0
  40336c:	bd38      	pop	{r3, r4, r5, pc}
  40336e:	06d9      	lsls	r1, r3, #27
  403370:	d53c      	bpl.n	4033ec <__swsetup_r+0xb4>
  403372:	0758      	lsls	r0, r3, #29
  403374:	d426      	bmi.n	4033c4 <__swsetup_r+0x8c>
  403376:	6920      	ldr	r0, [r4, #16]
  403378:	f042 0308 	orr.w	r3, r2, #8
  40337c:	81a3      	strh	r3, [r4, #12]
  40337e:	b29b      	uxth	r3, r3
  403380:	2800      	cmp	r0, #0
  403382:	d1e9      	bne.n	403358 <__swsetup_r+0x20>
  403384:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403388:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40338c:	d0e4      	beq.n	403358 <__swsetup_r+0x20>
  40338e:	4628      	mov	r0, r5
  403390:	4621      	mov	r1, r4
  403392:	f000 fd15 	bl	403dc0 <__smakebuf_r>
  403396:	89a3      	ldrh	r3, [r4, #12]
  403398:	6920      	ldr	r0, [r4, #16]
  40339a:	e7dd      	b.n	403358 <__swsetup_r+0x20>
  40339c:	0799      	lsls	r1, r3, #30
  40339e:	bf58      	it	pl
  4033a0:	6962      	ldrpl	r2, [r4, #20]
  4033a2:	60a2      	str	r2, [r4, #8]
  4033a4:	2800      	cmp	r0, #0
  4033a6:	d1e0      	bne.n	40336a <__swsetup_r+0x32>
  4033a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4033ac:	061a      	lsls	r2, r3, #24
  4033ae:	d5dd      	bpl.n	40336c <__swsetup_r+0x34>
  4033b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4033b4:	81a3      	strh	r3, [r4, #12]
  4033b6:	f04f 30ff 	mov.w	r0, #4294967295
  4033ba:	bd38      	pop	{r3, r4, r5, pc}
  4033bc:	4618      	mov	r0, r3
  4033be:	f000 f967 	bl	403690 <__sinit>
  4033c2:	e7c2      	b.n	40334a <__swsetup_r+0x12>
  4033c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4033c6:	b151      	cbz	r1, 4033de <__swsetup_r+0xa6>
  4033c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4033cc:	4299      	cmp	r1, r3
  4033ce:	d004      	beq.n	4033da <__swsetup_r+0xa2>
  4033d0:	4628      	mov	r0, r5
  4033d2:	f000 fa27 	bl	403824 <_free_r>
  4033d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4033da:	2300      	movs	r3, #0
  4033dc:	6323      	str	r3, [r4, #48]	; 0x30
  4033de:	2300      	movs	r3, #0
  4033e0:	6920      	ldr	r0, [r4, #16]
  4033e2:	6063      	str	r3, [r4, #4]
  4033e4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4033e8:	6020      	str	r0, [r4, #0]
  4033ea:	e7c5      	b.n	403378 <__swsetup_r+0x40>
  4033ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4033f0:	2309      	movs	r3, #9
  4033f2:	602b      	str	r3, [r5, #0]
  4033f4:	f04f 30ff 	mov.w	r0, #4294967295
  4033f8:	81a2      	strh	r2, [r4, #12]
  4033fa:	bd38      	pop	{r3, r4, r5, pc}
  4033fc:	204004a0 	.word	0x204004a0

00403400 <register_fini>:
  403400:	4b02      	ldr	r3, [pc, #8]	; (40340c <register_fini+0xc>)
  403402:	b113      	cbz	r3, 40340a <register_fini+0xa>
  403404:	4802      	ldr	r0, [pc, #8]	; (403410 <register_fini+0x10>)
  403406:	f000 b805 	b.w	403414 <atexit>
  40340a:	4770      	bx	lr
  40340c:	00000000 	.word	0x00000000
  403410:	004036a5 	.word	0x004036a5

00403414 <atexit>:
  403414:	2300      	movs	r3, #0
  403416:	4601      	mov	r1, r0
  403418:	461a      	mov	r2, r3
  40341a:	4618      	mov	r0, r3
  40341c:	f001 bc82 	b.w	404d24 <__register_exitproc>

00403420 <__sflush_r>:
  403420:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403424:	b29a      	uxth	r2, r3
  403426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40342a:	460d      	mov	r5, r1
  40342c:	0711      	lsls	r1, r2, #28
  40342e:	4680      	mov	r8, r0
  403430:	d43c      	bmi.n	4034ac <__sflush_r+0x8c>
  403432:	686a      	ldr	r2, [r5, #4]
  403434:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403438:	2a00      	cmp	r2, #0
  40343a:	81ab      	strh	r3, [r5, #12]
  40343c:	dd73      	ble.n	403526 <__sflush_r+0x106>
  40343e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403440:	2c00      	cmp	r4, #0
  403442:	d04b      	beq.n	4034dc <__sflush_r+0xbc>
  403444:	b29b      	uxth	r3, r3
  403446:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40344a:	2100      	movs	r1, #0
  40344c:	b292      	uxth	r2, r2
  40344e:	f8d8 6000 	ldr.w	r6, [r8]
  403452:	f8c8 1000 	str.w	r1, [r8]
  403456:	2a00      	cmp	r2, #0
  403458:	d069      	beq.n	40352e <__sflush_r+0x10e>
  40345a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40345c:	075f      	lsls	r7, r3, #29
  40345e:	d505      	bpl.n	40346c <__sflush_r+0x4c>
  403460:	6869      	ldr	r1, [r5, #4]
  403462:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403464:	1a52      	subs	r2, r2, r1
  403466:	b10b      	cbz	r3, 40346c <__sflush_r+0x4c>
  403468:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40346a:	1ad2      	subs	r2, r2, r3
  40346c:	2300      	movs	r3, #0
  40346e:	69e9      	ldr	r1, [r5, #28]
  403470:	4640      	mov	r0, r8
  403472:	47a0      	blx	r4
  403474:	1c44      	adds	r4, r0, #1
  403476:	d03c      	beq.n	4034f2 <__sflush_r+0xd2>
  403478:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40347c:	692a      	ldr	r2, [r5, #16]
  40347e:	602a      	str	r2, [r5, #0]
  403480:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403484:	2200      	movs	r2, #0
  403486:	81ab      	strh	r3, [r5, #12]
  403488:	04db      	lsls	r3, r3, #19
  40348a:	606a      	str	r2, [r5, #4]
  40348c:	d449      	bmi.n	403522 <__sflush_r+0x102>
  40348e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403490:	f8c8 6000 	str.w	r6, [r8]
  403494:	b311      	cbz	r1, 4034dc <__sflush_r+0xbc>
  403496:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40349a:	4299      	cmp	r1, r3
  40349c:	d002      	beq.n	4034a4 <__sflush_r+0x84>
  40349e:	4640      	mov	r0, r8
  4034a0:	f000 f9c0 	bl	403824 <_free_r>
  4034a4:	2000      	movs	r0, #0
  4034a6:	6328      	str	r0, [r5, #48]	; 0x30
  4034a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034ac:	692e      	ldr	r6, [r5, #16]
  4034ae:	b1ae      	cbz	r6, 4034dc <__sflush_r+0xbc>
  4034b0:	682c      	ldr	r4, [r5, #0]
  4034b2:	602e      	str	r6, [r5, #0]
  4034b4:	0790      	lsls	r0, r2, #30
  4034b6:	bf0c      	ite	eq
  4034b8:	696b      	ldreq	r3, [r5, #20]
  4034ba:	2300      	movne	r3, #0
  4034bc:	1ba4      	subs	r4, r4, r6
  4034be:	60ab      	str	r3, [r5, #8]
  4034c0:	e00a      	b.n	4034d8 <__sflush_r+0xb8>
  4034c2:	4623      	mov	r3, r4
  4034c4:	4632      	mov	r2, r6
  4034c6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4034c8:	69e9      	ldr	r1, [r5, #28]
  4034ca:	4640      	mov	r0, r8
  4034cc:	47b8      	blx	r7
  4034ce:	2800      	cmp	r0, #0
  4034d0:	eba4 0400 	sub.w	r4, r4, r0
  4034d4:	4406      	add	r6, r0
  4034d6:	dd04      	ble.n	4034e2 <__sflush_r+0xc2>
  4034d8:	2c00      	cmp	r4, #0
  4034da:	dcf2      	bgt.n	4034c2 <__sflush_r+0xa2>
  4034dc:	2000      	movs	r0, #0
  4034de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034e2:	89ab      	ldrh	r3, [r5, #12]
  4034e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4034e8:	81ab      	strh	r3, [r5, #12]
  4034ea:	f04f 30ff 	mov.w	r0, #4294967295
  4034ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034f2:	f8d8 2000 	ldr.w	r2, [r8]
  4034f6:	2a1d      	cmp	r2, #29
  4034f8:	d8f3      	bhi.n	4034e2 <__sflush_r+0xc2>
  4034fa:	4b1a      	ldr	r3, [pc, #104]	; (403564 <__sflush_r+0x144>)
  4034fc:	40d3      	lsrs	r3, r2
  4034fe:	f003 0301 	and.w	r3, r3, #1
  403502:	f083 0401 	eor.w	r4, r3, #1
  403506:	2b00      	cmp	r3, #0
  403508:	d0eb      	beq.n	4034e2 <__sflush_r+0xc2>
  40350a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40350e:	6929      	ldr	r1, [r5, #16]
  403510:	6029      	str	r1, [r5, #0]
  403512:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403516:	04d9      	lsls	r1, r3, #19
  403518:	606c      	str	r4, [r5, #4]
  40351a:	81ab      	strh	r3, [r5, #12]
  40351c:	d5b7      	bpl.n	40348e <__sflush_r+0x6e>
  40351e:	2a00      	cmp	r2, #0
  403520:	d1b5      	bne.n	40348e <__sflush_r+0x6e>
  403522:	6528      	str	r0, [r5, #80]	; 0x50
  403524:	e7b3      	b.n	40348e <__sflush_r+0x6e>
  403526:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403528:	2a00      	cmp	r2, #0
  40352a:	dc88      	bgt.n	40343e <__sflush_r+0x1e>
  40352c:	e7d6      	b.n	4034dc <__sflush_r+0xbc>
  40352e:	2301      	movs	r3, #1
  403530:	69e9      	ldr	r1, [r5, #28]
  403532:	4640      	mov	r0, r8
  403534:	47a0      	blx	r4
  403536:	1c43      	adds	r3, r0, #1
  403538:	4602      	mov	r2, r0
  40353a:	d002      	beq.n	403542 <__sflush_r+0x122>
  40353c:	89ab      	ldrh	r3, [r5, #12]
  40353e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403540:	e78c      	b.n	40345c <__sflush_r+0x3c>
  403542:	f8d8 3000 	ldr.w	r3, [r8]
  403546:	2b00      	cmp	r3, #0
  403548:	d0f8      	beq.n	40353c <__sflush_r+0x11c>
  40354a:	2b1d      	cmp	r3, #29
  40354c:	d001      	beq.n	403552 <__sflush_r+0x132>
  40354e:	2b16      	cmp	r3, #22
  403550:	d102      	bne.n	403558 <__sflush_r+0x138>
  403552:	f8c8 6000 	str.w	r6, [r8]
  403556:	e7c1      	b.n	4034dc <__sflush_r+0xbc>
  403558:	89ab      	ldrh	r3, [r5, #12]
  40355a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40355e:	81ab      	strh	r3, [r5, #12]
  403560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403564:	20400001 	.word	0x20400001

00403568 <_fflush_r>:
  403568:	b510      	push	{r4, lr}
  40356a:	4604      	mov	r4, r0
  40356c:	b082      	sub	sp, #8
  40356e:	b108      	cbz	r0, 403574 <_fflush_r+0xc>
  403570:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403572:	b153      	cbz	r3, 40358a <_fflush_r+0x22>
  403574:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403578:	b908      	cbnz	r0, 40357e <_fflush_r+0x16>
  40357a:	b002      	add	sp, #8
  40357c:	bd10      	pop	{r4, pc}
  40357e:	4620      	mov	r0, r4
  403580:	b002      	add	sp, #8
  403582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403586:	f7ff bf4b 	b.w	403420 <__sflush_r>
  40358a:	9101      	str	r1, [sp, #4]
  40358c:	f000 f880 	bl	403690 <__sinit>
  403590:	9901      	ldr	r1, [sp, #4]
  403592:	e7ef      	b.n	403574 <_fflush_r+0xc>

00403594 <_cleanup_r>:
  403594:	4901      	ldr	r1, [pc, #4]	; (40359c <_cleanup_r+0x8>)
  403596:	f000 bbaf 	b.w	403cf8 <_fwalk_reent>
  40359a:	bf00      	nop
  40359c:	00404ded 	.word	0x00404ded

004035a0 <__sinit.part.1>:
  4035a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035a4:	4b35      	ldr	r3, [pc, #212]	; (40367c <__sinit.part.1+0xdc>)
  4035a6:	6845      	ldr	r5, [r0, #4]
  4035a8:	63c3      	str	r3, [r0, #60]	; 0x3c
  4035aa:	2400      	movs	r4, #0
  4035ac:	4607      	mov	r7, r0
  4035ae:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4035b2:	2304      	movs	r3, #4
  4035b4:	2103      	movs	r1, #3
  4035b6:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4035ba:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4035be:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4035c2:	b083      	sub	sp, #12
  4035c4:	602c      	str	r4, [r5, #0]
  4035c6:	606c      	str	r4, [r5, #4]
  4035c8:	60ac      	str	r4, [r5, #8]
  4035ca:	666c      	str	r4, [r5, #100]	; 0x64
  4035cc:	81ec      	strh	r4, [r5, #14]
  4035ce:	612c      	str	r4, [r5, #16]
  4035d0:	616c      	str	r4, [r5, #20]
  4035d2:	61ac      	str	r4, [r5, #24]
  4035d4:	81ab      	strh	r3, [r5, #12]
  4035d6:	4621      	mov	r1, r4
  4035d8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4035dc:	2208      	movs	r2, #8
  4035de:	f7fe feed 	bl	4023bc <memset>
  4035e2:	68be      	ldr	r6, [r7, #8]
  4035e4:	f8df b098 	ldr.w	fp, [pc, #152]	; 403680 <__sinit.part.1+0xe0>
  4035e8:	f8df a098 	ldr.w	sl, [pc, #152]	; 403684 <__sinit.part.1+0xe4>
  4035ec:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403688 <__sinit.part.1+0xe8>
  4035f0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40368c <__sinit.part.1+0xec>
  4035f4:	f8c5 b020 	str.w	fp, [r5, #32]
  4035f8:	2301      	movs	r3, #1
  4035fa:	2209      	movs	r2, #9
  4035fc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403600:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403604:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403608:	61ed      	str	r5, [r5, #28]
  40360a:	4621      	mov	r1, r4
  40360c:	81f3      	strh	r3, [r6, #14]
  40360e:	81b2      	strh	r2, [r6, #12]
  403610:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403614:	6034      	str	r4, [r6, #0]
  403616:	6074      	str	r4, [r6, #4]
  403618:	60b4      	str	r4, [r6, #8]
  40361a:	6674      	str	r4, [r6, #100]	; 0x64
  40361c:	6134      	str	r4, [r6, #16]
  40361e:	6174      	str	r4, [r6, #20]
  403620:	61b4      	str	r4, [r6, #24]
  403622:	2208      	movs	r2, #8
  403624:	9301      	str	r3, [sp, #4]
  403626:	f7fe fec9 	bl	4023bc <memset>
  40362a:	68fd      	ldr	r5, [r7, #12]
  40362c:	61f6      	str	r6, [r6, #28]
  40362e:	2012      	movs	r0, #18
  403630:	2202      	movs	r2, #2
  403632:	f8c6 b020 	str.w	fp, [r6, #32]
  403636:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40363a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40363e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403642:	4621      	mov	r1, r4
  403644:	81a8      	strh	r0, [r5, #12]
  403646:	81ea      	strh	r2, [r5, #14]
  403648:	602c      	str	r4, [r5, #0]
  40364a:	606c      	str	r4, [r5, #4]
  40364c:	60ac      	str	r4, [r5, #8]
  40364e:	666c      	str	r4, [r5, #100]	; 0x64
  403650:	612c      	str	r4, [r5, #16]
  403652:	616c      	str	r4, [r5, #20]
  403654:	61ac      	str	r4, [r5, #24]
  403656:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40365a:	2208      	movs	r2, #8
  40365c:	f7fe feae 	bl	4023bc <memset>
  403660:	9b01      	ldr	r3, [sp, #4]
  403662:	61ed      	str	r5, [r5, #28]
  403664:	f8c5 b020 	str.w	fp, [r5, #32]
  403668:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40366c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403670:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403674:	63bb      	str	r3, [r7, #56]	; 0x38
  403676:	b003      	add	sp, #12
  403678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40367c:	00403595 	.word	0x00403595
  403680:	00404a69 	.word	0x00404a69
  403684:	00404a8d 	.word	0x00404a8d
  403688:	00404ac9 	.word	0x00404ac9
  40368c:	00404ae9 	.word	0x00404ae9

00403690 <__sinit>:
  403690:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403692:	b103      	cbz	r3, 403696 <__sinit+0x6>
  403694:	4770      	bx	lr
  403696:	f7ff bf83 	b.w	4035a0 <__sinit.part.1>
  40369a:	bf00      	nop

0040369c <__sfp_lock_acquire>:
  40369c:	4770      	bx	lr
  40369e:	bf00      	nop

004036a0 <__sfp_lock_release>:
  4036a0:	4770      	bx	lr
  4036a2:	bf00      	nop

004036a4 <__libc_fini_array>:
  4036a4:	b538      	push	{r3, r4, r5, lr}
  4036a6:	4d07      	ldr	r5, [pc, #28]	; (4036c4 <__libc_fini_array+0x20>)
  4036a8:	4c07      	ldr	r4, [pc, #28]	; (4036c8 <__libc_fini_array+0x24>)
  4036aa:	1b2c      	subs	r4, r5, r4
  4036ac:	10a4      	asrs	r4, r4, #2
  4036ae:	d005      	beq.n	4036bc <__libc_fini_array+0x18>
  4036b0:	3c01      	subs	r4, #1
  4036b2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4036b6:	4798      	blx	r3
  4036b8:	2c00      	cmp	r4, #0
  4036ba:	d1f9      	bne.n	4036b0 <__libc_fini_array+0xc>
  4036bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4036c0:	f001 bc70 	b.w	404fa4 <_fini>
  4036c4:	00404fb4 	.word	0x00404fb4
  4036c8:	00404fb0 	.word	0x00404fb0

004036cc <__fputwc>:
  4036cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4036d0:	b082      	sub	sp, #8
  4036d2:	4680      	mov	r8, r0
  4036d4:	4689      	mov	r9, r1
  4036d6:	4614      	mov	r4, r2
  4036d8:	f000 fb3c 	bl	403d54 <__locale_mb_cur_max>
  4036dc:	2801      	cmp	r0, #1
  4036de:	d033      	beq.n	403748 <__fputwc+0x7c>
  4036e0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4036e4:	464a      	mov	r2, r9
  4036e6:	a901      	add	r1, sp, #4
  4036e8:	4640      	mov	r0, r8
  4036ea:	f001 facd 	bl	404c88 <_wcrtomb_r>
  4036ee:	f1b0 3fff 	cmp.w	r0, #4294967295
  4036f2:	4682      	mov	sl, r0
  4036f4:	d021      	beq.n	40373a <__fputwc+0x6e>
  4036f6:	b388      	cbz	r0, 40375c <__fputwc+0x90>
  4036f8:	f89d 6004 	ldrb.w	r6, [sp, #4]
  4036fc:	2500      	movs	r5, #0
  4036fe:	e008      	b.n	403712 <__fputwc+0x46>
  403700:	6823      	ldr	r3, [r4, #0]
  403702:	1c5a      	adds	r2, r3, #1
  403704:	6022      	str	r2, [r4, #0]
  403706:	701e      	strb	r6, [r3, #0]
  403708:	3501      	adds	r5, #1
  40370a:	4555      	cmp	r5, sl
  40370c:	d226      	bcs.n	40375c <__fputwc+0x90>
  40370e:	ab01      	add	r3, sp, #4
  403710:	5d5e      	ldrb	r6, [r3, r5]
  403712:	68a3      	ldr	r3, [r4, #8]
  403714:	3b01      	subs	r3, #1
  403716:	2b00      	cmp	r3, #0
  403718:	60a3      	str	r3, [r4, #8]
  40371a:	daf1      	bge.n	403700 <__fputwc+0x34>
  40371c:	69a7      	ldr	r7, [r4, #24]
  40371e:	42bb      	cmp	r3, r7
  403720:	4631      	mov	r1, r6
  403722:	4622      	mov	r2, r4
  403724:	4640      	mov	r0, r8
  403726:	db01      	blt.n	40372c <__fputwc+0x60>
  403728:	2e0a      	cmp	r6, #10
  40372a:	d1e9      	bne.n	403700 <__fputwc+0x34>
  40372c:	f001 fa56 	bl	404bdc <__swbuf_r>
  403730:	1c43      	adds	r3, r0, #1
  403732:	d1e9      	bne.n	403708 <__fputwc+0x3c>
  403734:	b002      	add	sp, #8
  403736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40373a:	89a3      	ldrh	r3, [r4, #12]
  40373c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403740:	81a3      	strh	r3, [r4, #12]
  403742:	b002      	add	sp, #8
  403744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403748:	f109 33ff 	add.w	r3, r9, #4294967295
  40374c:	2bfe      	cmp	r3, #254	; 0xfe
  40374e:	d8c7      	bhi.n	4036e0 <__fputwc+0x14>
  403750:	fa5f f689 	uxtb.w	r6, r9
  403754:	4682      	mov	sl, r0
  403756:	f88d 6004 	strb.w	r6, [sp, #4]
  40375a:	e7cf      	b.n	4036fc <__fputwc+0x30>
  40375c:	4648      	mov	r0, r9
  40375e:	b002      	add	sp, #8
  403760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403764 <_fputwc_r>:
  403764:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403768:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40376c:	d10a      	bne.n	403784 <_fputwc_r+0x20>
  40376e:	b410      	push	{r4}
  403770:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403772:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403776:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40377a:	6654      	str	r4, [r2, #100]	; 0x64
  40377c:	8193      	strh	r3, [r2, #12]
  40377e:	bc10      	pop	{r4}
  403780:	f7ff bfa4 	b.w	4036cc <__fputwc>
  403784:	f7ff bfa2 	b.w	4036cc <__fputwc>

00403788 <_malloc_trim_r>:
  403788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40378a:	4f23      	ldr	r7, [pc, #140]	; (403818 <_malloc_trim_r+0x90>)
  40378c:	460c      	mov	r4, r1
  40378e:	4606      	mov	r6, r0
  403790:	f000 ff64 	bl	40465c <__malloc_lock>
  403794:	68bb      	ldr	r3, [r7, #8]
  403796:	685d      	ldr	r5, [r3, #4]
  403798:	f025 0503 	bic.w	r5, r5, #3
  40379c:	1b29      	subs	r1, r5, r4
  40379e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4037a2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4037a6:	f021 010f 	bic.w	r1, r1, #15
  4037aa:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4037ae:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4037b2:	db07      	blt.n	4037c4 <_malloc_trim_r+0x3c>
  4037b4:	2100      	movs	r1, #0
  4037b6:	4630      	mov	r0, r6
  4037b8:	f001 f944 	bl	404a44 <_sbrk_r>
  4037bc:	68bb      	ldr	r3, [r7, #8]
  4037be:	442b      	add	r3, r5
  4037c0:	4298      	cmp	r0, r3
  4037c2:	d004      	beq.n	4037ce <_malloc_trim_r+0x46>
  4037c4:	4630      	mov	r0, r6
  4037c6:	f000 ff4b 	bl	404660 <__malloc_unlock>
  4037ca:	2000      	movs	r0, #0
  4037cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4037ce:	4261      	negs	r1, r4
  4037d0:	4630      	mov	r0, r6
  4037d2:	f001 f937 	bl	404a44 <_sbrk_r>
  4037d6:	3001      	adds	r0, #1
  4037d8:	d00d      	beq.n	4037f6 <_malloc_trim_r+0x6e>
  4037da:	4b10      	ldr	r3, [pc, #64]	; (40381c <_malloc_trim_r+0x94>)
  4037dc:	68ba      	ldr	r2, [r7, #8]
  4037de:	6819      	ldr	r1, [r3, #0]
  4037e0:	1b2d      	subs	r5, r5, r4
  4037e2:	f045 0501 	orr.w	r5, r5, #1
  4037e6:	4630      	mov	r0, r6
  4037e8:	1b09      	subs	r1, r1, r4
  4037ea:	6055      	str	r5, [r2, #4]
  4037ec:	6019      	str	r1, [r3, #0]
  4037ee:	f000 ff37 	bl	404660 <__malloc_unlock>
  4037f2:	2001      	movs	r0, #1
  4037f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4037f6:	2100      	movs	r1, #0
  4037f8:	4630      	mov	r0, r6
  4037fa:	f001 f923 	bl	404a44 <_sbrk_r>
  4037fe:	68ba      	ldr	r2, [r7, #8]
  403800:	1a83      	subs	r3, r0, r2
  403802:	2b0f      	cmp	r3, #15
  403804:	ddde      	ble.n	4037c4 <_malloc_trim_r+0x3c>
  403806:	4c06      	ldr	r4, [pc, #24]	; (403820 <_malloc_trim_r+0x98>)
  403808:	4904      	ldr	r1, [pc, #16]	; (40381c <_malloc_trim_r+0x94>)
  40380a:	6824      	ldr	r4, [r4, #0]
  40380c:	f043 0301 	orr.w	r3, r3, #1
  403810:	1b00      	subs	r0, r0, r4
  403812:	6053      	str	r3, [r2, #4]
  403814:	6008      	str	r0, [r1, #0]
  403816:	e7d5      	b.n	4037c4 <_malloc_trim_r+0x3c>
  403818:	204004c8 	.word	0x204004c8
  40381c:	204009a4 	.word	0x204009a4
  403820:	204008d4 	.word	0x204008d4

00403824 <_free_r>:
  403824:	2900      	cmp	r1, #0
  403826:	d045      	beq.n	4038b4 <_free_r+0x90>
  403828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40382c:	460d      	mov	r5, r1
  40382e:	4680      	mov	r8, r0
  403830:	f000 ff14 	bl	40465c <__malloc_lock>
  403834:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403838:	496a      	ldr	r1, [pc, #424]	; (4039e4 <_free_r+0x1c0>)
  40383a:	f027 0301 	bic.w	r3, r7, #1
  40383e:	f1a5 0408 	sub.w	r4, r5, #8
  403842:	18e2      	adds	r2, r4, r3
  403844:	688e      	ldr	r6, [r1, #8]
  403846:	6850      	ldr	r0, [r2, #4]
  403848:	42b2      	cmp	r2, r6
  40384a:	f020 0003 	bic.w	r0, r0, #3
  40384e:	d062      	beq.n	403916 <_free_r+0xf2>
  403850:	07fe      	lsls	r6, r7, #31
  403852:	6050      	str	r0, [r2, #4]
  403854:	d40b      	bmi.n	40386e <_free_r+0x4a>
  403856:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40385a:	1be4      	subs	r4, r4, r7
  40385c:	f101 0e08 	add.w	lr, r1, #8
  403860:	68a5      	ldr	r5, [r4, #8]
  403862:	4575      	cmp	r5, lr
  403864:	443b      	add	r3, r7
  403866:	d06f      	beq.n	403948 <_free_r+0x124>
  403868:	68e7      	ldr	r7, [r4, #12]
  40386a:	60ef      	str	r7, [r5, #12]
  40386c:	60bd      	str	r5, [r7, #8]
  40386e:	1815      	adds	r5, r2, r0
  403870:	686d      	ldr	r5, [r5, #4]
  403872:	07ed      	lsls	r5, r5, #31
  403874:	d542      	bpl.n	4038fc <_free_r+0xd8>
  403876:	f043 0201 	orr.w	r2, r3, #1
  40387a:	6062      	str	r2, [r4, #4]
  40387c:	50e3      	str	r3, [r4, r3]
  40387e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403882:	d218      	bcs.n	4038b6 <_free_r+0x92>
  403884:	08db      	lsrs	r3, r3, #3
  403886:	1c5a      	adds	r2, r3, #1
  403888:	684d      	ldr	r5, [r1, #4]
  40388a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40388e:	60a7      	str	r7, [r4, #8]
  403890:	2001      	movs	r0, #1
  403892:	109b      	asrs	r3, r3, #2
  403894:	fa00 f303 	lsl.w	r3, r0, r3
  403898:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40389c:	431d      	orrs	r5, r3
  40389e:	3808      	subs	r0, #8
  4038a0:	60e0      	str	r0, [r4, #12]
  4038a2:	604d      	str	r5, [r1, #4]
  4038a4:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4038a8:	60fc      	str	r4, [r7, #12]
  4038aa:	4640      	mov	r0, r8
  4038ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4038b0:	f000 bed6 	b.w	404660 <__malloc_unlock>
  4038b4:	4770      	bx	lr
  4038b6:	0a5a      	lsrs	r2, r3, #9
  4038b8:	2a04      	cmp	r2, #4
  4038ba:	d853      	bhi.n	403964 <_free_r+0x140>
  4038bc:	099a      	lsrs	r2, r3, #6
  4038be:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4038c2:	007f      	lsls	r7, r7, #1
  4038c4:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4038c8:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4038cc:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4038d0:	4944      	ldr	r1, [pc, #272]	; (4039e4 <_free_r+0x1c0>)
  4038d2:	3808      	subs	r0, #8
  4038d4:	4290      	cmp	r0, r2
  4038d6:	d04d      	beq.n	403974 <_free_r+0x150>
  4038d8:	6851      	ldr	r1, [r2, #4]
  4038da:	f021 0103 	bic.w	r1, r1, #3
  4038de:	428b      	cmp	r3, r1
  4038e0:	d202      	bcs.n	4038e8 <_free_r+0xc4>
  4038e2:	6892      	ldr	r2, [r2, #8]
  4038e4:	4290      	cmp	r0, r2
  4038e6:	d1f7      	bne.n	4038d8 <_free_r+0xb4>
  4038e8:	68d0      	ldr	r0, [r2, #12]
  4038ea:	60e0      	str	r0, [r4, #12]
  4038ec:	60a2      	str	r2, [r4, #8]
  4038ee:	6084      	str	r4, [r0, #8]
  4038f0:	60d4      	str	r4, [r2, #12]
  4038f2:	4640      	mov	r0, r8
  4038f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4038f8:	f000 beb2 	b.w	404660 <__malloc_unlock>
  4038fc:	6895      	ldr	r5, [r2, #8]
  4038fe:	4f3a      	ldr	r7, [pc, #232]	; (4039e8 <_free_r+0x1c4>)
  403900:	42bd      	cmp	r5, r7
  403902:	4403      	add	r3, r0
  403904:	d03f      	beq.n	403986 <_free_r+0x162>
  403906:	68d0      	ldr	r0, [r2, #12]
  403908:	60e8      	str	r0, [r5, #12]
  40390a:	f043 0201 	orr.w	r2, r3, #1
  40390e:	6085      	str	r5, [r0, #8]
  403910:	6062      	str	r2, [r4, #4]
  403912:	50e3      	str	r3, [r4, r3]
  403914:	e7b3      	b.n	40387e <_free_r+0x5a>
  403916:	07ff      	lsls	r7, r7, #31
  403918:	4403      	add	r3, r0
  40391a:	d407      	bmi.n	40392c <_free_r+0x108>
  40391c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403920:	1aa4      	subs	r4, r4, r2
  403922:	4413      	add	r3, r2
  403924:	68a0      	ldr	r0, [r4, #8]
  403926:	68e2      	ldr	r2, [r4, #12]
  403928:	60c2      	str	r2, [r0, #12]
  40392a:	6090      	str	r0, [r2, #8]
  40392c:	4a2f      	ldr	r2, [pc, #188]	; (4039ec <_free_r+0x1c8>)
  40392e:	6812      	ldr	r2, [r2, #0]
  403930:	f043 0001 	orr.w	r0, r3, #1
  403934:	4293      	cmp	r3, r2
  403936:	6060      	str	r0, [r4, #4]
  403938:	608c      	str	r4, [r1, #8]
  40393a:	d3b6      	bcc.n	4038aa <_free_r+0x86>
  40393c:	4b2c      	ldr	r3, [pc, #176]	; (4039f0 <_free_r+0x1cc>)
  40393e:	4640      	mov	r0, r8
  403940:	6819      	ldr	r1, [r3, #0]
  403942:	f7ff ff21 	bl	403788 <_malloc_trim_r>
  403946:	e7b0      	b.n	4038aa <_free_r+0x86>
  403948:	1811      	adds	r1, r2, r0
  40394a:	6849      	ldr	r1, [r1, #4]
  40394c:	07c9      	lsls	r1, r1, #31
  40394e:	d444      	bmi.n	4039da <_free_r+0x1b6>
  403950:	6891      	ldr	r1, [r2, #8]
  403952:	68d2      	ldr	r2, [r2, #12]
  403954:	60ca      	str	r2, [r1, #12]
  403956:	4403      	add	r3, r0
  403958:	f043 0001 	orr.w	r0, r3, #1
  40395c:	6091      	str	r1, [r2, #8]
  40395e:	6060      	str	r0, [r4, #4]
  403960:	50e3      	str	r3, [r4, r3]
  403962:	e7a2      	b.n	4038aa <_free_r+0x86>
  403964:	2a14      	cmp	r2, #20
  403966:	d817      	bhi.n	403998 <_free_r+0x174>
  403968:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40396c:	007f      	lsls	r7, r7, #1
  40396e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403972:	e7a9      	b.n	4038c8 <_free_r+0xa4>
  403974:	10aa      	asrs	r2, r5, #2
  403976:	684b      	ldr	r3, [r1, #4]
  403978:	2501      	movs	r5, #1
  40397a:	fa05 f202 	lsl.w	r2, r5, r2
  40397e:	4313      	orrs	r3, r2
  403980:	604b      	str	r3, [r1, #4]
  403982:	4602      	mov	r2, r0
  403984:	e7b1      	b.n	4038ea <_free_r+0xc6>
  403986:	f043 0201 	orr.w	r2, r3, #1
  40398a:	614c      	str	r4, [r1, #20]
  40398c:	610c      	str	r4, [r1, #16]
  40398e:	60e5      	str	r5, [r4, #12]
  403990:	60a5      	str	r5, [r4, #8]
  403992:	6062      	str	r2, [r4, #4]
  403994:	50e3      	str	r3, [r4, r3]
  403996:	e788      	b.n	4038aa <_free_r+0x86>
  403998:	2a54      	cmp	r2, #84	; 0x54
  40399a:	d806      	bhi.n	4039aa <_free_r+0x186>
  40399c:	0b1a      	lsrs	r2, r3, #12
  40399e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4039a2:	007f      	lsls	r7, r7, #1
  4039a4:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4039a8:	e78e      	b.n	4038c8 <_free_r+0xa4>
  4039aa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4039ae:	d806      	bhi.n	4039be <_free_r+0x19a>
  4039b0:	0bda      	lsrs	r2, r3, #15
  4039b2:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4039b6:	007f      	lsls	r7, r7, #1
  4039b8:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4039bc:	e784      	b.n	4038c8 <_free_r+0xa4>
  4039be:	f240 5054 	movw	r0, #1364	; 0x554
  4039c2:	4282      	cmp	r2, r0
  4039c4:	d806      	bhi.n	4039d4 <_free_r+0x1b0>
  4039c6:	0c9a      	lsrs	r2, r3, #18
  4039c8:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4039cc:	007f      	lsls	r7, r7, #1
  4039ce:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4039d2:	e779      	b.n	4038c8 <_free_r+0xa4>
  4039d4:	27fe      	movs	r7, #254	; 0xfe
  4039d6:	257e      	movs	r5, #126	; 0x7e
  4039d8:	e776      	b.n	4038c8 <_free_r+0xa4>
  4039da:	f043 0201 	orr.w	r2, r3, #1
  4039de:	6062      	str	r2, [r4, #4]
  4039e0:	50e3      	str	r3, [r4, r3]
  4039e2:	e762      	b.n	4038aa <_free_r+0x86>
  4039e4:	204004c8 	.word	0x204004c8
  4039e8:	204004d0 	.word	0x204004d0
  4039ec:	204008d0 	.word	0x204008d0
  4039f0:	204009a0 	.word	0x204009a0

004039f4 <__sfvwrite_r>:
  4039f4:	6893      	ldr	r3, [r2, #8]
  4039f6:	2b00      	cmp	r3, #0
  4039f8:	d076      	beq.n	403ae8 <__sfvwrite_r+0xf4>
  4039fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039fe:	898b      	ldrh	r3, [r1, #12]
  403a00:	b085      	sub	sp, #20
  403a02:	460c      	mov	r4, r1
  403a04:	0719      	lsls	r1, r3, #28
  403a06:	9001      	str	r0, [sp, #4]
  403a08:	4616      	mov	r6, r2
  403a0a:	d529      	bpl.n	403a60 <__sfvwrite_r+0x6c>
  403a0c:	6922      	ldr	r2, [r4, #16]
  403a0e:	b33a      	cbz	r2, 403a60 <__sfvwrite_r+0x6c>
  403a10:	f003 0802 	and.w	r8, r3, #2
  403a14:	fa1f f088 	uxth.w	r0, r8
  403a18:	6835      	ldr	r5, [r6, #0]
  403a1a:	2800      	cmp	r0, #0
  403a1c:	d02f      	beq.n	403a7e <__sfvwrite_r+0x8a>
  403a1e:	f04f 0900 	mov.w	r9, #0
  403a22:	4fb4      	ldr	r7, [pc, #720]	; (403cf4 <__sfvwrite_r+0x300>)
  403a24:	46c8      	mov	r8, r9
  403a26:	46b2      	mov	sl, r6
  403a28:	45b8      	cmp	r8, r7
  403a2a:	4643      	mov	r3, r8
  403a2c:	464a      	mov	r2, r9
  403a2e:	bf28      	it	cs
  403a30:	463b      	movcs	r3, r7
  403a32:	9801      	ldr	r0, [sp, #4]
  403a34:	f1b8 0f00 	cmp.w	r8, #0
  403a38:	d050      	beq.n	403adc <__sfvwrite_r+0xe8>
  403a3a:	69e1      	ldr	r1, [r4, #28]
  403a3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403a3e:	47b0      	blx	r6
  403a40:	2800      	cmp	r0, #0
  403a42:	dd71      	ble.n	403b28 <__sfvwrite_r+0x134>
  403a44:	f8da 3008 	ldr.w	r3, [sl, #8]
  403a48:	1a1b      	subs	r3, r3, r0
  403a4a:	4481      	add	r9, r0
  403a4c:	ebc0 0808 	rsb	r8, r0, r8
  403a50:	f8ca 3008 	str.w	r3, [sl, #8]
  403a54:	2b00      	cmp	r3, #0
  403a56:	d1e7      	bne.n	403a28 <__sfvwrite_r+0x34>
  403a58:	2000      	movs	r0, #0
  403a5a:	b005      	add	sp, #20
  403a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a60:	4621      	mov	r1, r4
  403a62:	9801      	ldr	r0, [sp, #4]
  403a64:	f7ff fc68 	bl	403338 <__swsetup_r>
  403a68:	2800      	cmp	r0, #0
  403a6a:	f040 813a 	bne.w	403ce2 <__sfvwrite_r+0x2ee>
  403a6e:	89a3      	ldrh	r3, [r4, #12]
  403a70:	6835      	ldr	r5, [r6, #0]
  403a72:	f003 0802 	and.w	r8, r3, #2
  403a76:	fa1f f088 	uxth.w	r0, r8
  403a7a:	2800      	cmp	r0, #0
  403a7c:	d1cf      	bne.n	403a1e <__sfvwrite_r+0x2a>
  403a7e:	f013 0901 	ands.w	r9, r3, #1
  403a82:	d15b      	bne.n	403b3c <__sfvwrite_r+0x148>
  403a84:	464f      	mov	r7, r9
  403a86:	9602      	str	r6, [sp, #8]
  403a88:	b31f      	cbz	r7, 403ad2 <__sfvwrite_r+0xde>
  403a8a:	059a      	lsls	r2, r3, #22
  403a8c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403a90:	d52c      	bpl.n	403aec <__sfvwrite_r+0xf8>
  403a92:	4547      	cmp	r7, r8
  403a94:	46c2      	mov	sl, r8
  403a96:	f0c0 80a4 	bcc.w	403be2 <__sfvwrite_r+0x1ee>
  403a9a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403a9e:	f040 80b1 	bne.w	403c04 <__sfvwrite_r+0x210>
  403aa2:	6820      	ldr	r0, [r4, #0]
  403aa4:	4652      	mov	r2, sl
  403aa6:	4649      	mov	r1, r9
  403aa8:	f000 fd74 	bl	404594 <memmove>
  403aac:	68a0      	ldr	r0, [r4, #8]
  403aae:	6823      	ldr	r3, [r4, #0]
  403ab0:	ebc8 0000 	rsb	r0, r8, r0
  403ab4:	4453      	add	r3, sl
  403ab6:	60a0      	str	r0, [r4, #8]
  403ab8:	6023      	str	r3, [r4, #0]
  403aba:	4638      	mov	r0, r7
  403abc:	9a02      	ldr	r2, [sp, #8]
  403abe:	6893      	ldr	r3, [r2, #8]
  403ac0:	1a1b      	subs	r3, r3, r0
  403ac2:	4481      	add	r9, r0
  403ac4:	1a3f      	subs	r7, r7, r0
  403ac6:	6093      	str	r3, [r2, #8]
  403ac8:	2b00      	cmp	r3, #0
  403aca:	d0c5      	beq.n	403a58 <__sfvwrite_r+0x64>
  403acc:	89a3      	ldrh	r3, [r4, #12]
  403ace:	2f00      	cmp	r7, #0
  403ad0:	d1db      	bne.n	403a8a <__sfvwrite_r+0x96>
  403ad2:	f8d5 9000 	ldr.w	r9, [r5]
  403ad6:	686f      	ldr	r7, [r5, #4]
  403ad8:	3508      	adds	r5, #8
  403ada:	e7d5      	b.n	403a88 <__sfvwrite_r+0x94>
  403adc:	f8d5 9000 	ldr.w	r9, [r5]
  403ae0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403ae4:	3508      	adds	r5, #8
  403ae6:	e79f      	b.n	403a28 <__sfvwrite_r+0x34>
  403ae8:	2000      	movs	r0, #0
  403aea:	4770      	bx	lr
  403aec:	6820      	ldr	r0, [r4, #0]
  403aee:	6923      	ldr	r3, [r4, #16]
  403af0:	4298      	cmp	r0, r3
  403af2:	d803      	bhi.n	403afc <__sfvwrite_r+0x108>
  403af4:	6961      	ldr	r1, [r4, #20]
  403af6:	428f      	cmp	r7, r1
  403af8:	f080 80b7 	bcs.w	403c6a <__sfvwrite_r+0x276>
  403afc:	45b8      	cmp	r8, r7
  403afe:	bf28      	it	cs
  403b00:	46b8      	movcs	r8, r7
  403b02:	4642      	mov	r2, r8
  403b04:	4649      	mov	r1, r9
  403b06:	f000 fd45 	bl	404594 <memmove>
  403b0a:	68a3      	ldr	r3, [r4, #8]
  403b0c:	6822      	ldr	r2, [r4, #0]
  403b0e:	ebc8 0303 	rsb	r3, r8, r3
  403b12:	4442      	add	r2, r8
  403b14:	60a3      	str	r3, [r4, #8]
  403b16:	6022      	str	r2, [r4, #0]
  403b18:	2b00      	cmp	r3, #0
  403b1a:	d149      	bne.n	403bb0 <__sfvwrite_r+0x1bc>
  403b1c:	4621      	mov	r1, r4
  403b1e:	9801      	ldr	r0, [sp, #4]
  403b20:	f7ff fd22 	bl	403568 <_fflush_r>
  403b24:	2800      	cmp	r0, #0
  403b26:	d043      	beq.n	403bb0 <__sfvwrite_r+0x1bc>
  403b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403b30:	f04f 30ff 	mov.w	r0, #4294967295
  403b34:	81a3      	strh	r3, [r4, #12]
  403b36:	b005      	add	sp, #20
  403b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b3c:	4680      	mov	r8, r0
  403b3e:	9002      	str	r0, [sp, #8]
  403b40:	4682      	mov	sl, r0
  403b42:	4681      	mov	r9, r0
  403b44:	f1b9 0f00 	cmp.w	r9, #0
  403b48:	d02a      	beq.n	403ba0 <__sfvwrite_r+0x1ac>
  403b4a:	9b02      	ldr	r3, [sp, #8]
  403b4c:	2b00      	cmp	r3, #0
  403b4e:	d04c      	beq.n	403bea <__sfvwrite_r+0x1f6>
  403b50:	6820      	ldr	r0, [r4, #0]
  403b52:	6923      	ldr	r3, [r4, #16]
  403b54:	6962      	ldr	r2, [r4, #20]
  403b56:	45c8      	cmp	r8, r9
  403b58:	46c3      	mov	fp, r8
  403b5a:	bf28      	it	cs
  403b5c:	46cb      	movcs	fp, r9
  403b5e:	4298      	cmp	r0, r3
  403b60:	465f      	mov	r7, fp
  403b62:	d904      	bls.n	403b6e <__sfvwrite_r+0x17a>
  403b64:	68a3      	ldr	r3, [r4, #8]
  403b66:	4413      	add	r3, r2
  403b68:	459b      	cmp	fp, r3
  403b6a:	f300 8090 	bgt.w	403c8e <__sfvwrite_r+0x29a>
  403b6e:	4593      	cmp	fp, r2
  403b70:	db20      	blt.n	403bb4 <__sfvwrite_r+0x1c0>
  403b72:	4613      	mov	r3, r2
  403b74:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403b76:	69e1      	ldr	r1, [r4, #28]
  403b78:	9801      	ldr	r0, [sp, #4]
  403b7a:	4652      	mov	r2, sl
  403b7c:	47b8      	blx	r7
  403b7e:	1e07      	subs	r7, r0, #0
  403b80:	ddd2      	ble.n	403b28 <__sfvwrite_r+0x134>
  403b82:	ebb8 0807 	subs.w	r8, r8, r7
  403b86:	d023      	beq.n	403bd0 <__sfvwrite_r+0x1dc>
  403b88:	68b3      	ldr	r3, [r6, #8]
  403b8a:	1bdb      	subs	r3, r3, r7
  403b8c:	44ba      	add	sl, r7
  403b8e:	ebc7 0909 	rsb	r9, r7, r9
  403b92:	60b3      	str	r3, [r6, #8]
  403b94:	2b00      	cmp	r3, #0
  403b96:	f43f af5f 	beq.w	403a58 <__sfvwrite_r+0x64>
  403b9a:	f1b9 0f00 	cmp.w	r9, #0
  403b9e:	d1d4      	bne.n	403b4a <__sfvwrite_r+0x156>
  403ba0:	2300      	movs	r3, #0
  403ba2:	f8d5 a000 	ldr.w	sl, [r5]
  403ba6:	f8d5 9004 	ldr.w	r9, [r5, #4]
  403baa:	9302      	str	r3, [sp, #8]
  403bac:	3508      	adds	r5, #8
  403bae:	e7c9      	b.n	403b44 <__sfvwrite_r+0x150>
  403bb0:	4640      	mov	r0, r8
  403bb2:	e783      	b.n	403abc <__sfvwrite_r+0xc8>
  403bb4:	465a      	mov	r2, fp
  403bb6:	4651      	mov	r1, sl
  403bb8:	f000 fcec 	bl	404594 <memmove>
  403bbc:	68a2      	ldr	r2, [r4, #8]
  403bbe:	6823      	ldr	r3, [r4, #0]
  403bc0:	ebcb 0202 	rsb	r2, fp, r2
  403bc4:	445b      	add	r3, fp
  403bc6:	ebb8 0807 	subs.w	r8, r8, r7
  403bca:	60a2      	str	r2, [r4, #8]
  403bcc:	6023      	str	r3, [r4, #0]
  403bce:	d1db      	bne.n	403b88 <__sfvwrite_r+0x194>
  403bd0:	4621      	mov	r1, r4
  403bd2:	9801      	ldr	r0, [sp, #4]
  403bd4:	f7ff fcc8 	bl	403568 <_fflush_r>
  403bd8:	2800      	cmp	r0, #0
  403bda:	d1a5      	bne.n	403b28 <__sfvwrite_r+0x134>
  403bdc:	f8cd 8008 	str.w	r8, [sp, #8]
  403be0:	e7d2      	b.n	403b88 <__sfvwrite_r+0x194>
  403be2:	6820      	ldr	r0, [r4, #0]
  403be4:	46b8      	mov	r8, r7
  403be6:	46ba      	mov	sl, r7
  403be8:	e75c      	b.n	403aa4 <__sfvwrite_r+0xb0>
  403bea:	464a      	mov	r2, r9
  403bec:	210a      	movs	r1, #10
  403bee:	4650      	mov	r0, sl
  403bf0:	f000 fbe6 	bl	4043c0 <memchr>
  403bf4:	2800      	cmp	r0, #0
  403bf6:	d06f      	beq.n	403cd8 <__sfvwrite_r+0x2e4>
  403bf8:	3001      	adds	r0, #1
  403bfa:	2301      	movs	r3, #1
  403bfc:	ebca 0800 	rsb	r8, sl, r0
  403c00:	9302      	str	r3, [sp, #8]
  403c02:	e7a5      	b.n	403b50 <__sfvwrite_r+0x15c>
  403c04:	6962      	ldr	r2, [r4, #20]
  403c06:	6820      	ldr	r0, [r4, #0]
  403c08:	6921      	ldr	r1, [r4, #16]
  403c0a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403c0e:	ebc1 0a00 	rsb	sl, r1, r0
  403c12:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403c16:	f10a 0001 	add.w	r0, sl, #1
  403c1a:	ea4f 0868 	mov.w	r8, r8, asr #1
  403c1e:	4438      	add	r0, r7
  403c20:	4540      	cmp	r0, r8
  403c22:	4642      	mov	r2, r8
  403c24:	bf84      	itt	hi
  403c26:	4680      	movhi	r8, r0
  403c28:	4642      	movhi	r2, r8
  403c2a:	055b      	lsls	r3, r3, #21
  403c2c:	d542      	bpl.n	403cb4 <__sfvwrite_r+0x2c0>
  403c2e:	4611      	mov	r1, r2
  403c30:	9801      	ldr	r0, [sp, #4]
  403c32:	f000 f909 	bl	403e48 <_malloc_r>
  403c36:	4683      	mov	fp, r0
  403c38:	2800      	cmp	r0, #0
  403c3a:	d055      	beq.n	403ce8 <__sfvwrite_r+0x2f4>
  403c3c:	4652      	mov	r2, sl
  403c3e:	6921      	ldr	r1, [r4, #16]
  403c40:	f000 fc0e 	bl	404460 <memcpy>
  403c44:	89a3      	ldrh	r3, [r4, #12]
  403c46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403c4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403c4e:	81a3      	strh	r3, [r4, #12]
  403c50:	ebca 0308 	rsb	r3, sl, r8
  403c54:	eb0b 000a 	add.w	r0, fp, sl
  403c58:	f8c4 8014 	str.w	r8, [r4, #20]
  403c5c:	f8c4 b010 	str.w	fp, [r4, #16]
  403c60:	6020      	str	r0, [r4, #0]
  403c62:	60a3      	str	r3, [r4, #8]
  403c64:	46b8      	mov	r8, r7
  403c66:	46ba      	mov	sl, r7
  403c68:	e71c      	b.n	403aa4 <__sfvwrite_r+0xb0>
  403c6a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403c6e:	42bb      	cmp	r3, r7
  403c70:	bf28      	it	cs
  403c72:	463b      	movcs	r3, r7
  403c74:	464a      	mov	r2, r9
  403c76:	fb93 f3f1 	sdiv	r3, r3, r1
  403c7a:	9801      	ldr	r0, [sp, #4]
  403c7c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403c7e:	fb01 f303 	mul.w	r3, r1, r3
  403c82:	69e1      	ldr	r1, [r4, #28]
  403c84:	47b0      	blx	r6
  403c86:	2800      	cmp	r0, #0
  403c88:	f73f af18 	bgt.w	403abc <__sfvwrite_r+0xc8>
  403c8c:	e74c      	b.n	403b28 <__sfvwrite_r+0x134>
  403c8e:	461a      	mov	r2, r3
  403c90:	4651      	mov	r1, sl
  403c92:	9303      	str	r3, [sp, #12]
  403c94:	f000 fc7e 	bl	404594 <memmove>
  403c98:	6822      	ldr	r2, [r4, #0]
  403c9a:	9b03      	ldr	r3, [sp, #12]
  403c9c:	9801      	ldr	r0, [sp, #4]
  403c9e:	441a      	add	r2, r3
  403ca0:	6022      	str	r2, [r4, #0]
  403ca2:	4621      	mov	r1, r4
  403ca4:	f7ff fc60 	bl	403568 <_fflush_r>
  403ca8:	9b03      	ldr	r3, [sp, #12]
  403caa:	2800      	cmp	r0, #0
  403cac:	f47f af3c 	bne.w	403b28 <__sfvwrite_r+0x134>
  403cb0:	461f      	mov	r7, r3
  403cb2:	e766      	b.n	403b82 <__sfvwrite_r+0x18e>
  403cb4:	9801      	ldr	r0, [sp, #4]
  403cb6:	f000 fcd5 	bl	404664 <_realloc_r>
  403cba:	4683      	mov	fp, r0
  403cbc:	2800      	cmp	r0, #0
  403cbe:	d1c7      	bne.n	403c50 <__sfvwrite_r+0x25c>
  403cc0:	9d01      	ldr	r5, [sp, #4]
  403cc2:	6921      	ldr	r1, [r4, #16]
  403cc4:	4628      	mov	r0, r5
  403cc6:	f7ff fdad 	bl	403824 <_free_r>
  403cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403cce:	220c      	movs	r2, #12
  403cd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403cd4:	602a      	str	r2, [r5, #0]
  403cd6:	e729      	b.n	403b2c <__sfvwrite_r+0x138>
  403cd8:	2301      	movs	r3, #1
  403cda:	f109 0801 	add.w	r8, r9, #1
  403cde:	9302      	str	r3, [sp, #8]
  403ce0:	e736      	b.n	403b50 <__sfvwrite_r+0x15c>
  403ce2:	f04f 30ff 	mov.w	r0, #4294967295
  403ce6:	e6b8      	b.n	403a5a <__sfvwrite_r+0x66>
  403ce8:	9a01      	ldr	r2, [sp, #4]
  403cea:	230c      	movs	r3, #12
  403cec:	6013      	str	r3, [r2, #0]
  403cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403cf2:	e71b      	b.n	403b2c <__sfvwrite_r+0x138>
  403cf4:	7ffffc00 	.word	0x7ffffc00

00403cf8 <_fwalk_reent>:
  403cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403cfc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403d00:	d01f      	beq.n	403d42 <_fwalk_reent+0x4a>
  403d02:	4688      	mov	r8, r1
  403d04:	4606      	mov	r6, r0
  403d06:	f04f 0900 	mov.w	r9, #0
  403d0a:	687d      	ldr	r5, [r7, #4]
  403d0c:	68bc      	ldr	r4, [r7, #8]
  403d0e:	3d01      	subs	r5, #1
  403d10:	d411      	bmi.n	403d36 <_fwalk_reent+0x3e>
  403d12:	89a3      	ldrh	r3, [r4, #12]
  403d14:	2b01      	cmp	r3, #1
  403d16:	f105 35ff 	add.w	r5, r5, #4294967295
  403d1a:	d908      	bls.n	403d2e <_fwalk_reent+0x36>
  403d1c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403d20:	3301      	adds	r3, #1
  403d22:	4621      	mov	r1, r4
  403d24:	4630      	mov	r0, r6
  403d26:	d002      	beq.n	403d2e <_fwalk_reent+0x36>
  403d28:	47c0      	blx	r8
  403d2a:	ea49 0900 	orr.w	r9, r9, r0
  403d2e:	1c6b      	adds	r3, r5, #1
  403d30:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403d34:	d1ed      	bne.n	403d12 <_fwalk_reent+0x1a>
  403d36:	683f      	ldr	r7, [r7, #0]
  403d38:	2f00      	cmp	r7, #0
  403d3a:	d1e6      	bne.n	403d0a <_fwalk_reent+0x12>
  403d3c:	4648      	mov	r0, r9
  403d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d42:	46b9      	mov	r9, r7
  403d44:	4648      	mov	r0, r9
  403d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d4a:	bf00      	nop

00403d4c <__locale_charset>:
  403d4c:	4800      	ldr	r0, [pc, #0]	; (403d50 <__locale_charset+0x4>)
  403d4e:	4770      	bx	lr
  403d50:	204004a4 	.word	0x204004a4

00403d54 <__locale_mb_cur_max>:
  403d54:	4b01      	ldr	r3, [pc, #4]	; (403d5c <__locale_mb_cur_max+0x8>)
  403d56:	6818      	ldr	r0, [r3, #0]
  403d58:	4770      	bx	lr
  403d5a:	bf00      	nop
  403d5c:	204004c4 	.word	0x204004c4

00403d60 <__swhatbuf_r>:
  403d60:	b570      	push	{r4, r5, r6, lr}
  403d62:	460d      	mov	r5, r1
  403d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d68:	2900      	cmp	r1, #0
  403d6a:	b090      	sub	sp, #64	; 0x40
  403d6c:	4614      	mov	r4, r2
  403d6e:	461e      	mov	r6, r3
  403d70:	db14      	blt.n	403d9c <__swhatbuf_r+0x3c>
  403d72:	aa01      	add	r2, sp, #4
  403d74:	f001 f87c 	bl	404e70 <_fstat_r>
  403d78:	2800      	cmp	r0, #0
  403d7a:	db0f      	blt.n	403d9c <__swhatbuf_r+0x3c>
  403d7c:	9a02      	ldr	r2, [sp, #8]
  403d7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403d82:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403d86:	fab2 f282 	clz	r2, r2
  403d8a:	0952      	lsrs	r2, r2, #5
  403d8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403d90:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403d94:	6032      	str	r2, [r6, #0]
  403d96:	6023      	str	r3, [r4, #0]
  403d98:	b010      	add	sp, #64	; 0x40
  403d9a:	bd70      	pop	{r4, r5, r6, pc}
  403d9c:	89a8      	ldrh	r0, [r5, #12]
  403d9e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403da2:	b282      	uxth	r2, r0
  403da4:	2000      	movs	r0, #0
  403da6:	6030      	str	r0, [r6, #0]
  403da8:	b11a      	cbz	r2, 403db2 <__swhatbuf_r+0x52>
  403daa:	2340      	movs	r3, #64	; 0x40
  403dac:	6023      	str	r3, [r4, #0]
  403dae:	b010      	add	sp, #64	; 0x40
  403db0:	bd70      	pop	{r4, r5, r6, pc}
  403db2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403db6:	4610      	mov	r0, r2
  403db8:	6023      	str	r3, [r4, #0]
  403dba:	b010      	add	sp, #64	; 0x40
  403dbc:	bd70      	pop	{r4, r5, r6, pc}
  403dbe:	bf00      	nop

00403dc0 <__smakebuf_r>:
  403dc0:	898a      	ldrh	r2, [r1, #12]
  403dc2:	0792      	lsls	r2, r2, #30
  403dc4:	460b      	mov	r3, r1
  403dc6:	d506      	bpl.n	403dd6 <__smakebuf_r+0x16>
  403dc8:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403dcc:	2101      	movs	r1, #1
  403dce:	601a      	str	r2, [r3, #0]
  403dd0:	611a      	str	r2, [r3, #16]
  403dd2:	6159      	str	r1, [r3, #20]
  403dd4:	4770      	bx	lr
  403dd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  403dd8:	b083      	sub	sp, #12
  403dda:	ab01      	add	r3, sp, #4
  403ddc:	466a      	mov	r2, sp
  403dde:	460c      	mov	r4, r1
  403de0:	4605      	mov	r5, r0
  403de2:	f7ff ffbd 	bl	403d60 <__swhatbuf_r>
  403de6:	9900      	ldr	r1, [sp, #0]
  403de8:	4606      	mov	r6, r0
  403dea:	4628      	mov	r0, r5
  403dec:	f000 f82c 	bl	403e48 <_malloc_r>
  403df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403df4:	b1d0      	cbz	r0, 403e2c <__smakebuf_r+0x6c>
  403df6:	9a01      	ldr	r2, [sp, #4]
  403df8:	4f12      	ldr	r7, [pc, #72]	; (403e44 <__smakebuf_r+0x84>)
  403dfa:	9900      	ldr	r1, [sp, #0]
  403dfc:	63ef      	str	r7, [r5, #60]	; 0x3c
  403dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403e02:	81a3      	strh	r3, [r4, #12]
  403e04:	6020      	str	r0, [r4, #0]
  403e06:	6120      	str	r0, [r4, #16]
  403e08:	6161      	str	r1, [r4, #20]
  403e0a:	b91a      	cbnz	r2, 403e14 <__smakebuf_r+0x54>
  403e0c:	4333      	orrs	r3, r6
  403e0e:	81a3      	strh	r3, [r4, #12]
  403e10:	b003      	add	sp, #12
  403e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403e14:	4628      	mov	r0, r5
  403e16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403e1a:	f001 f83d 	bl	404e98 <_isatty_r>
  403e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e22:	2800      	cmp	r0, #0
  403e24:	d0f2      	beq.n	403e0c <__smakebuf_r+0x4c>
  403e26:	f043 0301 	orr.w	r3, r3, #1
  403e2a:	e7ef      	b.n	403e0c <__smakebuf_r+0x4c>
  403e2c:	059a      	lsls	r2, r3, #22
  403e2e:	d4ef      	bmi.n	403e10 <__smakebuf_r+0x50>
  403e30:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403e34:	f043 0302 	orr.w	r3, r3, #2
  403e38:	2101      	movs	r1, #1
  403e3a:	81a3      	strh	r3, [r4, #12]
  403e3c:	6022      	str	r2, [r4, #0]
  403e3e:	6122      	str	r2, [r4, #16]
  403e40:	6161      	str	r1, [r4, #20]
  403e42:	e7e5      	b.n	403e10 <__smakebuf_r+0x50>
  403e44:	00403595 	.word	0x00403595

00403e48 <_malloc_r>:
  403e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e4c:	f101 050b 	add.w	r5, r1, #11
  403e50:	2d16      	cmp	r5, #22
  403e52:	b083      	sub	sp, #12
  403e54:	4606      	mov	r6, r0
  403e56:	f240 809f 	bls.w	403f98 <_malloc_r+0x150>
  403e5a:	f035 0507 	bics.w	r5, r5, #7
  403e5e:	f100 80bf 	bmi.w	403fe0 <_malloc_r+0x198>
  403e62:	42a9      	cmp	r1, r5
  403e64:	f200 80bc 	bhi.w	403fe0 <_malloc_r+0x198>
  403e68:	f000 fbf8 	bl	40465c <__malloc_lock>
  403e6c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403e70:	f0c0 829c 	bcc.w	4043ac <_malloc_r+0x564>
  403e74:	0a6b      	lsrs	r3, r5, #9
  403e76:	f000 80ba 	beq.w	403fee <_malloc_r+0x1a6>
  403e7a:	2b04      	cmp	r3, #4
  403e7c:	f200 8183 	bhi.w	404186 <_malloc_r+0x33e>
  403e80:	09a8      	lsrs	r0, r5, #6
  403e82:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  403e86:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403e8a:	3038      	adds	r0, #56	; 0x38
  403e8c:	4fc4      	ldr	r7, [pc, #784]	; (4041a0 <_malloc_r+0x358>)
  403e8e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403e92:	f1a3 0108 	sub.w	r1, r3, #8
  403e96:	685c      	ldr	r4, [r3, #4]
  403e98:	42a1      	cmp	r1, r4
  403e9a:	d107      	bne.n	403eac <_malloc_r+0x64>
  403e9c:	e0ac      	b.n	403ff8 <_malloc_r+0x1b0>
  403e9e:	2a00      	cmp	r2, #0
  403ea0:	f280 80ac 	bge.w	403ffc <_malloc_r+0x1b4>
  403ea4:	68e4      	ldr	r4, [r4, #12]
  403ea6:	42a1      	cmp	r1, r4
  403ea8:	f000 80a6 	beq.w	403ff8 <_malloc_r+0x1b0>
  403eac:	6863      	ldr	r3, [r4, #4]
  403eae:	f023 0303 	bic.w	r3, r3, #3
  403eb2:	1b5a      	subs	r2, r3, r5
  403eb4:	2a0f      	cmp	r2, #15
  403eb6:	ddf2      	ble.n	403e9e <_malloc_r+0x56>
  403eb8:	49b9      	ldr	r1, [pc, #740]	; (4041a0 <_malloc_r+0x358>)
  403eba:	693c      	ldr	r4, [r7, #16]
  403ebc:	f101 0e08 	add.w	lr, r1, #8
  403ec0:	4574      	cmp	r4, lr
  403ec2:	f000 81b3 	beq.w	40422c <_malloc_r+0x3e4>
  403ec6:	6863      	ldr	r3, [r4, #4]
  403ec8:	f023 0303 	bic.w	r3, r3, #3
  403ecc:	1b5a      	subs	r2, r3, r5
  403ece:	2a0f      	cmp	r2, #15
  403ed0:	f300 8199 	bgt.w	404206 <_malloc_r+0x3be>
  403ed4:	2a00      	cmp	r2, #0
  403ed6:	f8c1 e014 	str.w	lr, [r1, #20]
  403eda:	f8c1 e010 	str.w	lr, [r1, #16]
  403ede:	f280 809e 	bge.w	40401e <_malloc_r+0x1d6>
  403ee2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403ee6:	f080 8167 	bcs.w	4041b8 <_malloc_r+0x370>
  403eea:	08db      	lsrs	r3, r3, #3
  403eec:	f103 0c01 	add.w	ip, r3, #1
  403ef0:	2201      	movs	r2, #1
  403ef2:	109b      	asrs	r3, r3, #2
  403ef4:	fa02 f303 	lsl.w	r3, r2, r3
  403ef8:	684a      	ldr	r2, [r1, #4]
  403efa:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403efe:	f8c4 8008 	str.w	r8, [r4, #8]
  403f02:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  403f06:	431a      	orrs	r2, r3
  403f08:	f1a9 0308 	sub.w	r3, r9, #8
  403f0c:	60e3      	str	r3, [r4, #12]
  403f0e:	604a      	str	r2, [r1, #4]
  403f10:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  403f14:	f8c8 400c 	str.w	r4, [r8, #12]
  403f18:	1083      	asrs	r3, r0, #2
  403f1a:	2401      	movs	r4, #1
  403f1c:	409c      	lsls	r4, r3
  403f1e:	4294      	cmp	r4, r2
  403f20:	f200 808a 	bhi.w	404038 <_malloc_r+0x1f0>
  403f24:	4214      	tst	r4, r2
  403f26:	d106      	bne.n	403f36 <_malloc_r+0xee>
  403f28:	f020 0003 	bic.w	r0, r0, #3
  403f2c:	0064      	lsls	r4, r4, #1
  403f2e:	4214      	tst	r4, r2
  403f30:	f100 0004 	add.w	r0, r0, #4
  403f34:	d0fa      	beq.n	403f2c <_malloc_r+0xe4>
  403f36:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403f3a:	46cc      	mov	ip, r9
  403f3c:	4680      	mov	r8, r0
  403f3e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403f42:	458c      	cmp	ip, r1
  403f44:	d107      	bne.n	403f56 <_malloc_r+0x10e>
  403f46:	e173      	b.n	404230 <_malloc_r+0x3e8>
  403f48:	2a00      	cmp	r2, #0
  403f4a:	f280 8181 	bge.w	404250 <_malloc_r+0x408>
  403f4e:	68c9      	ldr	r1, [r1, #12]
  403f50:	458c      	cmp	ip, r1
  403f52:	f000 816d 	beq.w	404230 <_malloc_r+0x3e8>
  403f56:	684b      	ldr	r3, [r1, #4]
  403f58:	f023 0303 	bic.w	r3, r3, #3
  403f5c:	1b5a      	subs	r2, r3, r5
  403f5e:	2a0f      	cmp	r2, #15
  403f60:	ddf2      	ble.n	403f48 <_malloc_r+0x100>
  403f62:	460c      	mov	r4, r1
  403f64:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403f68:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403f6c:	194b      	adds	r3, r1, r5
  403f6e:	f045 0501 	orr.w	r5, r5, #1
  403f72:	604d      	str	r5, [r1, #4]
  403f74:	f042 0101 	orr.w	r1, r2, #1
  403f78:	f8c8 c00c 	str.w	ip, [r8, #12]
  403f7c:	4630      	mov	r0, r6
  403f7e:	f8cc 8008 	str.w	r8, [ip, #8]
  403f82:	617b      	str	r3, [r7, #20]
  403f84:	613b      	str	r3, [r7, #16]
  403f86:	f8c3 e00c 	str.w	lr, [r3, #12]
  403f8a:	f8c3 e008 	str.w	lr, [r3, #8]
  403f8e:	6059      	str	r1, [r3, #4]
  403f90:	509a      	str	r2, [r3, r2]
  403f92:	f000 fb65 	bl	404660 <__malloc_unlock>
  403f96:	e01f      	b.n	403fd8 <_malloc_r+0x190>
  403f98:	2910      	cmp	r1, #16
  403f9a:	d821      	bhi.n	403fe0 <_malloc_r+0x198>
  403f9c:	f000 fb5e 	bl	40465c <__malloc_lock>
  403fa0:	2510      	movs	r5, #16
  403fa2:	2306      	movs	r3, #6
  403fa4:	2002      	movs	r0, #2
  403fa6:	4f7e      	ldr	r7, [pc, #504]	; (4041a0 <_malloc_r+0x358>)
  403fa8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403fac:	f1a3 0208 	sub.w	r2, r3, #8
  403fb0:	685c      	ldr	r4, [r3, #4]
  403fb2:	4294      	cmp	r4, r2
  403fb4:	f000 8145 	beq.w	404242 <_malloc_r+0x3fa>
  403fb8:	6863      	ldr	r3, [r4, #4]
  403fba:	68e1      	ldr	r1, [r4, #12]
  403fbc:	68a5      	ldr	r5, [r4, #8]
  403fbe:	f023 0303 	bic.w	r3, r3, #3
  403fc2:	4423      	add	r3, r4
  403fc4:	4630      	mov	r0, r6
  403fc6:	685a      	ldr	r2, [r3, #4]
  403fc8:	60e9      	str	r1, [r5, #12]
  403fca:	f042 0201 	orr.w	r2, r2, #1
  403fce:	608d      	str	r5, [r1, #8]
  403fd0:	605a      	str	r2, [r3, #4]
  403fd2:	f000 fb45 	bl	404660 <__malloc_unlock>
  403fd6:	3408      	adds	r4, #8
  403fd8:	4620      	mov	r0, r4
  403fda:	b003      	add	sp, #12
  403fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fe0:	2400      	movs	r4, #0
  403fe2:	230c      	movs	r3, #12
  403fe4:	4620      	mov	r0, r4
  403fe6:	6033      	str	r3, [r6, #0]
  403fe8:	b003      	add	sp, #12
  403fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fee:	2380      	movs	r3, #128	; 0x80
  403ff0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403ff4:	203f      	movs	r0, #63	; 0x3f
  403ff6:	e749      	b.n	403e8c <_malloc_r+0x44>
  403ff8:	4670      	mov	r0, lr
  403ffa:	e75d      	b.n	403eb8 <_malloc_r+0x70>
  403ffc:	4423      	add	r3, r4
  403ffe:	68e1      	ldr	r1, [r4, #12]
  404000:	685a      	ldr	r2, [r3, #4]
  404002:	68a5      	ldr	r5, [r4, #8]
  404004:	f042 0201 	orr.w	r2, r2, #1
  404008:	60e9      	str	r1, [r5, #12]
  40400a:	4630      	mov	r0, r6
  40400c:	608d      	str	r5, [r1, #8]
  40400e:	605a      	str	r2, [r3, #4]
  404010:	f000 fb26 	bl	404660 <__malloc_unlock>
  404014:	3408      	adds	r4, #8
  404016:	4620      	mov	r0, r4
  404018:	b003      	add	sp, #12
  40401a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40401e:	4423      	add	r3, r4
  404020:	4630      	mov	r0, r6
  404022:	685a      	ldr	r2, [r3, #4]
  404024:	f042 0201 	orr.w	r2, r2, #1
  404028:	605a      	str	r2, [r3, #4]
  40402a:	f000 fb19 	bl	404660 <__malloc_unlock>
  40402e:	3408      	adds	r4, #8
  404030:	4620      	mov	r0, r4
  404032:	b003      	add	sp, #12
  404034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404038:	68bc      	ldr	r4, [r7, #8]
  40403a:	6863      	ldr	r3, [r4, #4]
  40403c:	f023 0803 	bic.w	r8, r3, #3
  404040:	45a8      	cmp	r8, r5
  404042:	d304      	bcc.n	40404e <_malloc_r+0x206>
  404044:	ebc5 0308 	rsb	r3, r5, r8
  404048:	2b0f      	cmp	r3, #15
  40404a:	f300 808c 	bgt.w	404166 <_malloc_r+0x31e>
  40404e:	4b55      	ldr	r3, [pc, #340]	; (4041a4 <_malloc_r+0x35c>)
  404050:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4041b4 <_malloc_r+0x36c>
  404054:	681a      	ldr	r2, [r3, #0]
  404056:	f8d9 3000 	ldr.w	r3, [r9]
  40405a:	3301      	adds	r3, #1
  40405c:	442a      	add	r2, r5
  40405e:	eb04 0a08 	add.w	sl, r4, r8
  404062:	f000 8160 	beq.w	404326 <_malloc_r+0x4de>
  404066:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40406a:	320f      	adds	r2, #15
  40406c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404070:	f022 020f 	bic.w	r2, r2, #15
  404074:	4611      	mov	r1, r2
  404076:	4630      	mov	r0, r6
  404078:	9201      	str	r2, [sp, #4]
  40407a:	f000 fce3 	bl	404a44 <_sbrk_r>
  40407e:	f1b0 3fff 	cmp.w	r0, #4294967295
  404082:	4683      	mov	fp, r0
  404084:	9a01      	ldr	r2, [sp, #4]
  404086:	f000 8158 	beq.w	40433a <_malloc_r+0x4f2>
  40408a:	4582      	cmp	sl, r0
  40408c:	f200 80fc 	bhi.w	404288 <_malloc_r+0x440>
  404090:	4b45      	ldr	r3, [pc, #276]	; (4041a8 <_malloc_r+0x360>)
  404092:	6819      	ldr	r1, [r3, #0]
  404094:	45da      	cmp	sl, fp
  404096:	4411      	add	r1, r2
  404098:	6019      	str	r1, [r3, #0]
  40409a:	f000 8153 	beq.w	404344 <_malloc_r+0x4fc>
  40409e:	f8d9 0000 	ldr.w	r0, [r9]
  4040a2:	f8df e110 	ldr.w	lr, [pc, #272]	; 4041b4 <_malloc_r+0x36c>
  4040a6:	3001      	adds	r0, #1
  4040a8:	bf1b      	ittet	ne
  4040aa:	ebca 0a0b 	rsbne	sl, sl, fp
  4040ae:	4451      	addne	r1, sl
  4040b0:	f8ce b000 	streq.w	fp, [lr]
  4040b4:	6019      	strne	r1, [r3, #0]
  4040b6:	f01b 0107 	ands.w	r1, fp, #7
  4040ba:	f000 8117 	beq.w	4042ec <_malloc_r+0x4a4>
  4040be:	f1c1 0008 	rsb	r0, r1, #8
  4040c2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4040c6:	4483      	add	fp, r0
  4040c8:	3108      	adds	r1, #8
  4040ca:	445a      	add	r2, fp
  4040cc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4040d0:	ebc2 0901 	rsb	r9, r2, r1
  4040d4:	4649      	mov	r1, r9
  4040d6:	4630      	mov	r0, r6
  4040d8:	9301      	str	r3, [sp, #4]
  4040da:	f000 fcb3 	bl	404a44 <_sbrk_r>
  4040de:	1c43      	adds	r3, r0, #1
  4040e0:	9b01      	ldr	r3, [sp, #4]
  4040e2:	f000 813f 	beq.w	404364 <_malloc_r+0x51c>
  4040e6:	ebcb 0200 	rsb	r2, fp, r0
  4040ea:	444a      	add	r2, r9
  4040ec:	f042 0201 	orr.w	r2, r2, #1
  4040f0:	6819      	ldr	r1, [r3, #0]
  4040f2:	f8c7 b008 	str.w	fp, [r7, #8]
  4040f6:	4449      	add	r1, r9
  4040f8:	42bc      	cmp	r4, r7
  4040fa:	f8cb 2004 	str.w	r2, [fp, #4]
  4040fe:	6019      	str	r1, [r3, #0]
  404100:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4041a8 <_malloc_r+0x360>
  404104:	d016      	beq.n	404134 <_malloc_r+0x2ec>
  404106:	f1b8 0f0f 	cmp.w	r8, #15
  40410a:	f240 80fd 	bls.w	404308 <_malloc_r+0x4c0>
  40410e:	6862      	ldr	r2, [r4, #4]
  404110:	f1a8 030c 	sub.w	r3, r8, #12
  404114:	f023 0307 	bic.w	r3, r3, #7
  404118:	18e0      	adds	r0, r4, r3
  40411a:	f002 0201 	and.w	r2, r2, #1
  40411e:	f04f 0e05 	mov.w	lr, #5
  404122:	431a      	orrs	r2, r3
  404124:	2b0f      	cmp	r3, #15
  404126:	6062      	str	r2, [r4, #4]
  404128:	f8c0 e004 	str.w	lr, [r0, #4]
  40412c:	f8c0 e008 	str.w	lr, [r0, #8]
  404130:	f200 811c 	bhi.w	40436c <_malloc_r+0x524>
  404134:	4b1d      	ldr	r3, [pc, #116]	; (4041ac <_malloc_r+0x364>)
  404136:	68bc      	ldr	r4, [r7, #8]
  404138:	681a      	ldr	r2, [r3, #0]
  40413a:	4291      	cmp	r1, r2
  40413c:	bf88      	it	hi
  40413e:	6019      	strhi	r1, [r3, #0]
  404140:	4b1b      	ldr	r3, [pc, #108]	; (4041b0 <_malloc_r+0x368>)
  404142:	681a      	ldr	r2, [r3, #0]
  404144:	4291      	cmp	r1, r2
  404146:	6862      	ldr	r2, [r4, #4]
  404148:	bf88      	it	hi
  40414a:	6019      	strhi	r1, [r3, #0]
  40414c:	f022 0203 	bic.w	r2, r2, #3
  404150:	4295      	cmp	r5, r2
  404152:	eba2 0305 	sub.w	r3, r2, r5
  404156:	d801      	bhi.n	40415c <_malloc_r+0x314>
  404158:	2b0f      	cmp	r3, #15
  40415a:	dc04      	bgt.n	404166 <_malloc_r+0x31e>
  40415c:	4630      	mov	r0, r6
  40415e:	f000 fa7f 	bl	404660 <__malloc_unlock>
  404162:	2400      	movs	r4, #0
  404164:	e738      	b.n	403fd8 <_malloc_r+0x190>
  404166:	1962      	adds	r2, r4, r5
  404168:	f043 0301 	orr.w	r3, r3, #1
  40416c:	f045 0501 	orr.w	r5, r5, #1
  404170:	6065      	str	r5, [r4, #4]
  404172:	4630      	mov	r0, r6
  404174:	60ba      	str	r2, [r7, #8]
  404176:	6053      	str	r3, [r2, #4]
  404178:	f000 fa72 	bl	404660 <__malloc_unlock>
  40417c:	3408      	adds	r4, #8
  40417e:	4620      	mov	r0, r4
  404180:	b003      	add	sp, #12
  404182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404186:	2b14      	cmp	r3, #20
  404188:	d971      	bls.n	40426e <_malloc_r+0x426>
  40418a:	2b54      	cmp	r3, #84	; 0x54
  40418c:	f200 80a4 	bhi.w	4042d8 <_malloc_r+0x490>
  404190:	0b28      	lsrs	r0, r5, #12
  404192:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  404196:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40419a:	306e      	adds	r0, #110	; 0x6e
  40419c:	e676      	b.n	403e8c <_malloc_r+0x44>
  40419e:	bf00      	nop
  4041a0:	204004c8 	.word	0x204004c8
  4041a4:	204009a0 	.word	0x204009a0
  4041a8:	204009a4 	.word	0x204009a4
  4041ac:	2040099c 	.word	0x2040099c
  4041b0:	20400998 	.word	0x20400998
  4041b4:	204008d4 	.word	0x204008d4
  4041b8:	0a5a      	lsrs	r2, r3, #9
  4041ba:	2a04      	cmp	r2, #4
  4041bc:	d95e      	bls.n	40427c <_malloc_r+0x434>
  4041be:	2a14      	cmp	r2, #20
  4041c0:	f200 80b3 	bhi.w	40432a <_malloc_r+0x4e2>
  4041c4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4041c8:	0049      	lsls	r1, r1, #1
  4041ca:	325b      	adds	r2, #91	; 0x5b
  4041cc:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4041d0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4041d4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4043b4 <_malloc_r+0x56c>
  4041d8:	f1ac 0c08 	sub.w	ip, ip, #8
  4041dc:	458c      	cmp	ip, r1
  4041de:	f000 8088 	beq.w	4042f2 <_malloc_r+0x4aa>
  4041e2:	684a      	ldr	r2, [r1, #4]
  4041e4:	f022 0203 	bic.w	r2, r2, #3
  4041e8:	4293      	cmp	r3, r2
  4041ea:	d202      	bcs.n	4041f2 <_malloc_r+0x3aa>
  4041ec:	6889      	ldr	r1, [r1, #8]
  4041ee:	458c      	cmp	ip, r1
  4041f0:	d1f7      	bne.n	4041e2 <_malloc_r+0x39a>
  4041f2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4041f6:	687a      	ldr	r2, [r7, #4]
  4041f8:	f8c4 c00c 	str.w	ip, [r4, #12]
  4041fc:	60a1      	str	r1, [r4, #8]
  4041fe:	f8cc 4008 	str.w	r4, [ip, #8]
  404202:	60cc      	str	r4, [r1, #12]
  404204:	e688      	b.n	403f18 <_malloc_r+0xd0>
  404206:	1963      	adds	r3, r4, r5
  404208:	f042 0701 	orr.w	r7, r2, #1
  40420c:	f045 0501 	orr.w	r5, r5, #1
  404210:	6065      	str	r5, [r4, #4]
  404212:	4630      	mov	r0, r6
  404214:	614b      	str	r3, [r1, #20]
  404216:	610b      	str	r3, [r1, #16]
  404218:	f8c3 e00c 	str.w	lr, [r3, #12]
  40421c:	f8c3 e008 	str.w	lr, [r3, #8]
  404220:	605f      	str	r7, [r3, #4]
  404222:	509a      	str	r2, [r3, r2]
  404224:	3408      	adds	r4, #8
  404226:	f000 fa1b 	bl	404660 <__malloc_unlock>
  40422a:	e6d5      	b.n	403fd8 <_malloc_r+0x190>
  40422c:	684a      	ldr	r2, [r1, #4]
  40422e:	e673      	b.n	403f18 <_malloc_r+0xd0>
  404230:	f108 0801 	add.w	r8, r8, #1
  404234:	f018 0f03 	tst.w	r8, #3
  404238:	f10c 0c08 	add.w	ip, ip, #8
  40423c:	f47f ae7f 	bne.w	403f3e <_malloc_r+0xf6>
  404240:	e030      	b.n	4042a4 <_malloc_r+0x45c>
  404242:	68dc      	ldr	r4, [r3, #12]
  404244:	42a3      	cmp	r3, r4
  404246:	bf08      	it	eq
  404248:	3002      	addeq	r0, #2
  40424a:	f43f ae35 	beq.w	403eb8 <_malloc_r+0x70>
  40424e:	e6b3      	b.n	403fb8 <_malloc_r+0x170>
  404250:	440b      	add	r3, r1
  404252:	460c      	mov	r4, r1
  404254:	685a      	ldr	r2, [r3, #4]
  404256:	68c9      	ldr	r1, [r1, #12]
  404258:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40425c:	f042 0201 	orr.w	r2, r2, #1
  404260:	605a      	str	r2, [r3, #4]
  404262:	4630      	mov	r0, r6
  404264:	60e9      	str	r1, [r5, #12]
  404266:	608d      	str	r5, [r1, #8]
  404268:	f000 f9fa 	bl	404660 <__malloc_unlock>
  40426c:	e6b4      	b.n	403fd8 <_malloc_r+0x190>
  40426e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404272:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404276:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40427a:	e607      	b.n	403e8c <_malloc_r+0x44>
  40427c:	099a      	lsrs	r2, r3, #6
  40427e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404282:	0049      	lsls	r1, r1, #1
  404284:	3238      	adds	r2, #56	; 0x38
  404286:	e7a1      	b.n	4041cc <_malloc_r+0x384>
  404288:	42bc      	cmp	r4, r7
  40428a:	4b4a      	ldr	r3, [pc, #296]	; (4043b4 <_malloc_r+0x56c>)
  40428c:	f43f af00 	beq.w	404090 <_malloc_r+0x248>
  404290:	689c      	ldr	r4, [r3, #8]
  404292:	6862      	ldr	r2, [r4, #4]
  404294:	f022 0203 	bic.w	r2, r2, #3
  404298:	e75a      	b.n	404150 <_malloc_r+0x308>
  40429a:	f859 3908 	ldr.w	r3, [r9], #-8
  40429e:	4599      	cmp	r9, r3
  4042a0:	f040 8082 	bne.w	4043a8 <_malloc_r+0x560>
  4042a4:	f010 0f03 	tst.w	r0, #3
  4042a8:	f100 30ff 	add.w	r0, r0, #4294967295
  4042ac:	d1f5      	bne.n	40429a <_malloc_r+0x452>
  4042ae:	687b      	ldr	r3, [r7, #4]
  4042b0:	ea23 0304 	bic.w	r3, r3, r4
  4042b4:	607b      	str	r3, [r7, #4]
  4042b6:	0064      	lsls	r4, r4, #1
  4042b8:	429c      	cmp	r4, r3
  4042ba:	f63f aebd 	bhi.w	404038 <_malloc_r+0x1f0>
  4042be:	2c00      	cmp	r4, #0
  4042c0:	f43f aeba 	beq.w	404038 <_malloc_r+0x1f0>
  4042c4:	421c      	tst	r4, r3
  4042c6:	4640      	mov	r0, r8
  4042c8:	f47f ae35 	bne.w	403f36 <_malloc_r+0xee>
  4042cc:	0064      	lsls	r4, r4, #1
  4042ce:	421c      	tst	r4, r3
  4042d0:	f100 0004 	add.w	r0, r0, #4
  4042d4:	d0fa      	beq.n	4042cc <_malloc_r+0x484>
  4042d6:	e62e      	b.n	403f36 <_malloc_r+0xee>
  4042d8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4042dc:	d818      	bhi.n	404310 <_malloc_r+0x4c8>
  4042de:	0be8      	lsrs	r0, r5, #15
  4042e0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4042e4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4042e8:	3077      	adds	r0, #119	; 0x77
  4042ea:	e5cf      	b.n	403e8c <_malloc_r+0x44>
  4042ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4042f0:	e6eb      	b.n	4040ca <_malloc_r+0x282>
  4042f2:	2101      	movs	r1, #1
  4042f4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4042f8:	1092      	asrs	r2, r2, #2
  4042fa:	fa01 f202 	lsl.w	r2, r1, r2
  4042fe:	431a      	orrs	r2, r3
  404300:	f8c8 2004 	str.w	r2, [r8, #4]
  404304:	4661      	mov	r1, ip
  404306:	e777      	b.n	4041f8 <_malloc_r+0x3b0>
  404308:	2301      	movs	r3, #1
  40430a:	f8cb 3004 	str.w	r3, [fp, #4]
  40430e:	e725      	b.n	40415c <_malloc_r+0x314>
  404310:	f240 5254 	movw	r2, #1364	; 0x554
  404314:	4293      	cmp	r3, r2
  404316:	d820      	bhi.n	40435a <_malloc_r+0x512>
  404318:	0ca8      	lsrs	r0, r5, #18
  40431a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40431e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404322:	307c      	adds	r0, #124	; 0x7c
  404324:	e5b2      	b.n	403e8c <_malloc_r+0x44>
  404326:	3210      	adds	r2, #16
  404328:	e6a4      	b.n	404074 <_malloc_r+0x22c>
  40432a:	2a54      	cmp	r2, #84	; 0x54
  40432c:	d826      	bhi.n	40437c <_malloc_r+0x534>
  40432e:	0b1a      	lsrs	r2, r3, #12
  404330:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404334:	0049      	lsls	r1, r1, #1
  404336:	326e      	adds	r2, #110	; 0x6e
  404338:	e748      	b.n	4041cc <_malloc_r+0x384>
  40433a:	68bc      	ldr	r4, [r7, #8]
  40433c:	6862      	ldr	r2, [r4, #4]
  40433e:	f022 0203 	bic.w	r2, r2, #3
  404342:	e705      	b.n	404150 <_malloc_r+0x308>
  404344:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404348:	2800      	cmp	r0, #0
  40434a:	f47f aea8 	bne.w	40409e <_malloc_r+0x256>
  40434e:	4442      	add	r2, r8
  404350:	68bb      	ldr	r3, [r7, #8]
  404352:	f042 0201 	orr.w	r2, r2, #1
  404356:	605a      	str	r2, [r3, #4]
  404358:	e6ec      	b.n	404134 <_malloc_r+0x2ec>
  40435a:	23fe      	movs	r3, #254	; 0xfe
  40435c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404360:	207e      	movs	r0, #126	; 0x7e
  404362:	e593      	b.n	403e8c <_malloc_r+0x44>
  404364:	2201      	movs	r2, #1
  404366:	f04f 0900 	mov.w	r9, #0
  40436a:	e6c1      	b.n	4040f0 <_malloc_r+0x2a8>
  40436c:	f104 0108 	add.w	r1, r4, #8
  404370:	4630      	mov	r0, r6
  404372:	f7ff fa57 	bl	403824 <_free_r>
  404376:	f8d9 1000 	ldr.w	r1, [r9]
  40437a:	e6db      	b.n	404134 <_malloc_r+0x2ec>
  40437c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404380:	d805      	bhi.n	40438e <_malloc_r+0x546>
  404382:	0bda      	lsrs	r2, r3, #15
  404384:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404388:	0049      	lsls	r1, r1, #1
  40438a:	3277      	adds	r2, #119	; 0x77
  40438c:	e71e      	b.n	4041cc <_malloc_r+0x384>
  40438e:	f240 5154 	movw	r1, #1364	; 0x554
  404392:	428a      	cmp	r2, r1
  404394:	d805      	bhi.n	4043a2 <_malloc_r+0x55a>
  404396:	0c9a      	lsrs	r2, r3, #18
  404398:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40439c:	0049      	lsls	r1, r1, #1
  40439e:	327c      	adds	r2, #124	; 0x7c
  4043a0:	e714      	b.n	4041cc <_malloc_r+0x384>
  4043a2:	21fe      	movs	r1, #254	; 0xfe
  4043a4:	227e      	movs	r2, #126	; 0x7e
  4043a6:	e711      	b.n	4041cc <_malloc_r+0x384>
  4043a8:	687b      	ldr	r3, [r7, #4]
  4043aa:	e784      	b.n	4042b6 <_malloc_r+0x46e>
  4043ac:	08e8      	lsrs	r0, r5, #3
  4043ae:	1c43      	adds	r3, r0, #1
  4043b0:	005b      	lsls	r3, r3, #1
  4043b2:	e5f8      	b.n	403fa6 <_malloc_r+0x15e>
  4043b4:	204004c8 	.word	0x204004c8
	...

004043c0 <memchr>:
  4043c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4043c4:	2a10      	cmp	r2, #16
  4043c6:	db2b      	blt.n	404420 <memchr+0x60>
  4043c8:	f010 0f07 	tst.w	r0, #7
  4043cc:	d008      	beq.n	4043e0 <memchr+0x20>
  4043ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4043d2:	3a01      	subs	r2, #1
  4043d4:	428b      	cmp	r3, r1
  4043d6:	d02d      	beq.n	404434 <memchr+0x74>
  4043d8:	f010 0f07 	tst.w	r0, #7
  4043dc:	b342      	cbz	r2, 404430 <memchr+0x70>
  4043de:	d1f6      	bne.n	4043ce <memchr+0xe>
  4043e0:	b4f0      	push	{r4, r5, r6, r7}
  4043e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4043e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4043ea:	f022 0407 	bic.w	r4, r2, #7
  4043ee:	f07f 0700 	mvns.w	r7, #0
  4043f2:	2300      	movs	r3, #0
  4043f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4043f8:	3c08      	subs	r4, #8
  4043fa:	ea85 0501 	eor.w	r5, r5, r1
  4043fe:	ea86 0601 	eor.w	r6, r6, r1
  404402:	fa85 f547 	uadd8	r5, r5, r7
  404406:	faa3 f587 	sel	r5, r3, r7
  40440a:	fa86 f647 	uadd8	r6, r6, r7
  40440e:	faa5 f687 	sel	r6, r5, r7
  404412:	b98e      	cbnz	r6, 404438 <memchr+0x78>
  404414:	d1ee      	bne.n	4043f4 <memchr+0x34>
  404416:	bcf0      	pop	{r4, r5, r6, r7}
  404418:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40441c:	f002 0207 	and.w	r2, r2, #7
  404420:	b132      	cbz	r2, 404430 <memchr+0x70>
  404422:	f810 3b01 	ldrb.w	r3, [r0], #1
  404426:	3a01      	subs	r2, #1
  404428:	ea83 0301 	eor.w	r3, r3, r1
  40442c:	b113      	cbz	r3, 404434 <memchr+0x74>
  40442e:	d1f8      	bne.n	404422 <memchr+0x62>
  404430:	2000      	movs	r0, #0
  404432:	4770      	bx	lr
  404434:	3801      	subs	r0, #1
  404436:	4770      	bx	lr
  404438:	2d00      	cmp	r5, #0
  40443a:	bf06      	itte	eq
  40443c:	4635      	moveq	r5, r6
  40443e:	3803      	subeq	r0, #3
  404440:	3807      	subne	r0, #7
  404442:	f015 0f01 	tst.w	r5, #1
  404446:	d107      	bne.n	404458 <memchr+0x98>
  404448:	3001      	adds	r0, #1
  40444a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40444e:	bf02      	ittt	eq
  404450:	3001      	addeq	r0, #1
  404452:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404456:	3001      	addeq	r0, #1
  404458:	bcf0      	pop	{r4, r5, r6, r7}
  40445a:	3801      	subs	r0, #1
  40445c:	4770      	bx	lr
  40445e:	bf00      	nop

00404460 <memcpy>:
  404460:	4684      	mov	ip, r0
  404462:	ea41 0300 	orr.w	r3, r1, r0
  404466:	f013 0303 	ands.w	r3, r3, #3
  40446a:	d16d      	bne.n	404548 <memcpy+0xe8>
  40446c:	3a40      	subs	r2, #64	; 0x40
  40446e:	d341      	bcc.n	4044f4 <memcpy+0x94>
  404470:	f851 3b04 	ldr.w	r3, [r1], #4
  404474:	f840 3b04 	str.w	r3, [r0], #4
  404478:	f851 3b04 	ldr.w	r3, [r1], #4
  40447c:	f840 3b04 	str.w	r3, [r0], #4
  404480:	f851 3b04 	ldr.w	r3, [r1], #4
  404484:	f840 3b04 	str.w	r3, [r0], #4
  404488:	f851 3b04 	ldr.w	r3, [r1], #4
  40448c:	f840 3b04 	str.w	r3, [r0], #4
  404490:	f851 3b04 	ldr.w	r3, [r1], #4
  404494:	f840 3b04 	str.w	r3, [r0], #4
  404498:	f851 3b04 	ldr.w	r3, [r1], #4
  40449c:	f840 3b04 	str.w	r3, [r0], #4
  4044a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a4:	f840 3b04 	str.w	r3, [r0], #4
  4044a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4044ac:	f840 3b04 	str.w	r3, [r0], #4
  4044b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4044b4:	f840 3b04 	str.w	r3, [r0], #4
  4044b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4044bc:	f840 3b04 	str.w	r3, [r0], #4
  4044c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4044c4:	f840 3b04 	str.w	r3, [r0], #4
  4044c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4044cc:	f840 3b04 	str.w	r3, [r0], #4
  4044d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4044d4:	f840 3b04 	str.w	r3, [r0], #4
  4044d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4044dc:	f840 3b04 	str.w	r3, [r0], #4
  4044e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4044e4:	f840 3b04 	str.w	r3, [r0], #4
  4044e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4044ec:	f840 3b04 	str.w	r3, [r0], #4
  4044f0:	3a40      	subs	r2, #64	; 0x40
  4044f2:	d2bd      	bcs.n	404470 <memcpy+0x10>
  4044f4:	3230      	adds	r2, #48	; 0x30
  4044f6:	d311      	bcc.n	40451c <memcpy+0xbc>
  4044f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4044fc:	f840 3b04 	str.w	r3, [r0], #4
  404500:	f851 3b04 	ldr.w	r3, [r1], #4
  404504:	f840 3b04 	str.w	r3, [r0], #4
  404508:	f851 3b04 	ldr.w	r3, [r1], #4
  40450c:	f840 3b04 	str.w	r3, [r0], #4
  404510:	f851 3b04 	ldr.w	r3, [r1], #4
  404514:	f840 3b04 	str.w	r3, [r0], #4
  404518:	3a10      	subs	r2, #16
  40451a:	d2ed      	bcs.n	4044f8 <memcpy+0x98>
  40451c:	320c      	adds	r2, #12
  40451e:	d305      	bcc.n	40452c <memcpy+0xcc>
  404520:	f851 3b04 	ldr.w	r3, [r1], #4
  404524:	f840 3b04 	str.w	r3, [r0], #4
  404528:	3a04      	subs	r2, #4
  40452a:	d2f9      	bcs.n	404520 <memcpy+0xc0>
  40452c:	3204      	adds	r2, #4
  40452e:	d008      	beq.n	404542 <memcpy+0xe2>
  404530:	07d2      	lsls	r2, r2, #31
  404532:	bf1c      	itt	ne
  404534:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404538:	f800 3b01 	strbne.w	r3, [r0], #1
  40453c:	d301      	bcc.n	404542 <memcpy+0xe2>
  40453e:	880b      	ldrh	r3, [r1, #0]
  404540:	8003      	strh	r3, [r0, #0]
  404542:	4660      	mov	r0, ip
  404544:	4770      	bx	lr
  404546:	bf00      	nop
  404548:	2a08      	cmp	r2, #8
  40454a:	d313      	bcc.n	404574 <memcpy+0x114>
  40454c:	078b      	lsls	r3, r1, #30
  40454e:	d08d      	beq.n	40446c <memcpy+0xc>
  404550:	f010 0303 	ands.w	r3, r0, #3
  404554:	d08a      	beq.n	40446c <memcpy+0xc>
  404556:	f1c3 0304 	rsb	r3, r3, #4
  40455a:	1ad2      	subs	r2, r2, r3
  40455c:	07db      	lsls	r3, r3, #31
  40455e:	bf1c      	itt	ne
  404560:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404564:	f800 3b01 	strbne.w	r3, [r0], #1
  404568:	d380      	bcc.n	40446c <memcpy+0xc>
  40456a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40456e:	f820 3b02 	strh.w	r3, [r0], #2
  404572:	e77b      	b.n	40446c <memcpy+0xc>
  404574:	3a04      	subs	r2, #4
  404576:	d3d9      	bcc.n	40452c <memcpy+0xcc>
  404578:	3a01      	subs	r2, #1
  40457a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40457e:	f800 3b01 	strb.w	r3, [r0], #1
  404582:	d2f9      	bcs.n	404578 <memcpy+0x118>
  404584:	780b      	ldrb	r3, [r1, #0]
  404586:	7003      	strb	r3, [r0, #0]
  404588:	784b      	ldrb	r3, [r1, #1]
  40458a:	7043      	strb	r3, [r0, #1]
  40458c:	788b      	ldrb	r3, [r1, #2]
  40458e:	7083      	strb	r3, [r0, #2]
  404590:	4660      	mov	r0, ip
  404592:	4770      	bx	lr

00404594 <memmove>:
  404594:	4288      	cmp	r0, r1
  404596:	b5f0      	push	{r4, r5, r6, r7, lr}
  404598:	d90d      	bls.n	4045b6 <memmove+0x22>
  40459a:	188b      	adds	r3, r1, r2
  40459c:	4298      	cmp	r0, r3
  40459e:	d20a      	bcs.n	4045b6 <memmove+0x22>
  4045a0:	1881      	adds	r1, r0, r2
  4045a2:	2a00      	cmp	r2, #0
  4045a4:	d051      	beq.n	40464a <memmove+0xb6>
  4045a6:	1a9a      	subs	r2, r3, r2
  4045a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4045ac:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4045b0:	4293      	cmp	r3, r2
  4045b2:	d1f9      	bne.n	4045a8 <memmove+0x14>
  4045b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4045b6:	2a0f      	cmp	r2, #15
  4045b8:	d948      	bls.n	40464c <memmove+0xb8>
  4045ba:	ea41 0300 	orr.w	r3, r1, r0
  4045be:	079b      	lsls	r3, r3, #30
  4045c0:	d146      	bne.n	404650 <memmove+0xbc>
  4045c2:	f100 0410 	add.w	r4, r0, #16
  4045c6:	f101 0310 	add.w	r3, r1, #16
  4045ca:	4615      	mov	r5, r2
  4045cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4045d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4045d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4045d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4045dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4045e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4045e4:	3d10      	subs	r5, #16
  4045e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4045ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4045ee:	2d0f      	cmp	r5, #15
  4045f0:	f103 0310 	add.w	r3, r3, #16
  4045f4:	f104 0410 	add.w	r4, r4, #16
  4045f8:	d8e8      	bhi.n	4045cc <memmove+0x38>
  4045fa:	f1a2 0310 	sub.w	r3, r2, #16
  4045fe:	f023 030f 	bic.w	r3, r3, #15
  404602:	f002 0e0f 	and.w	lr, r2, #15
  404606:	3310      	adds	r3, #16
  404608:	f1be 0f03 	cmp.w	lr, #3
  40460c:	4419      	add	r1, r3
  40460e:	4403      	add	r3, r0
  404610:	d921      	bls.n	404656 <memmove+0xc2>
  404612:	1f1e      	subs	r6, r3, #4
  404614:	460d      	mov	r5, r1
  404616:	4674      	mov	r4, lr
  404618:	3c04      	subs	r4, #4
  40461a:	f855 7b04 	ldr.w	r7, [r5], #4
  40461e:	f846 7f04 	str.w	r7, [r6, #4]!
  404622:	2c03      	cmp	r4, #3
  404624:	d8f8      	bhi.n	404618 <memmove+0x84>
  404626:	f1ae 0404 	sub.w	r4, lr, #4
  40462a:	f024 0403 	bic.w	r4, r4, #3
  40462e:	3404      	adds	r4, #4
  404630:	4423      	add	r3, r4
  404632:	4421      	add	r1, r4
  404634:	f002 0203 	and.w	r2, r2, #3
  404638:	b162      	cbz	r2, 404654 <memmove+0xc0>
  40463a:	3b01      	subs	r3, #1
  40463c:	440a      	add	r2, r1
  40463e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404642:	f803 4f01 	strb.w	r4, [r3, #1]!
  404646:	428a      	cmp	r2, r1
  404648:	d1f9      	bne.n	40463e <memmove+0xaa>
  40464a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40464c:	4603      	mov	r3, r0
  40464e:	e7f3      	b.n	404638 <memmove+0xa4>
  404650:	4603      	mov	r3, r0
  404652:	e7f2      	b.n	40463a <memmove+0xa6>
  404654:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404656:	4672      	mov	r2, lr
  404658:	e7ee      	b.n	404638 <memmove+0xa4>
  40465a:	bf00      	nop

0040465c <__malloc_lock>:
  40465c:	4770      	bx	lr
  40465e:	bf00      	nop

00404660 <__malloc_unlock>:
  404660:	4770      	bx	lr
  404662:	bf00      	nop

00404664 <_realloc_r>:
  404664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404668:	4617      	mov	r7, r2
  40466a:	b083      	sub	sp, #12
  40466c:	2900      	cmp	r1, #0
  40466e:	f000 80c1 	beq.w	4047f4 <_realloc_r+0x190>
  404672:	460e      	mov	r6, r1
  404674:	4681      	mov	r9, r0
  404676:	f107 050b 	add.w	r5, r7, #11
  40467a:	f7ff ffef 	bl	40465c <__malloc_lock>
  40467e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  404682:	2d16      	cmp	r5, #22
  404684:	f02e 0403 	bic.w	r4, lr, #3
  404688:	f1a6 0808 	sub.w	r8, r6, #8
  40468c:	d840      	bhi.n	404710 <_realloc_r+0xac>
  40468e:	2210      	movs	r2, #16
  404690:	4615      	mov	r5, r2
  404692:	42af      	cmp	r7, r5
  404694:	d841      	bhi.n	40471a <_realloc_r+0xb6>
  404696:	4294      	cmp	r4, r2
  404698:	da75      	bge.n	404786 <_realloc_r+0x122>
  40469a:	4bc9      	ldr	r3, [pc, #804]	; (4049c0 <_realloc_r+0x35c>)
  40469c:	6899      	ldr	r1, [r3, #8]
  40469e:	eb08 0004 	add.w	r0, r8, r4
  4046a2:	4288      	cmp	r0, r1
  4046a4:	6841      	ldr	r1, [r0, #4]
  4046a6:	f000 80d9 	beq.w	40485c <_realloc_r+0x1f8>
  4046aa:	f021 0301 	bic.w	r3, r1, #1
  4046ae:	4403      	add	r3, r0
  4046b0:	685b      	ldr	r3, [r3, #4]
  4046b2:	07db      	lsls	r3, r3, #31
  4046b4:	d57d      	bpl.n	4047b2 <_realloc_r+0x14e>
  4046b6:	f01e 0f01 	tst.w	lr, #1
  4046ba:	d035      	beq.n	404728 <_realloc_r+0xc4>
  4046bc:	4639      	mov	r1, r7
  4046be:	4648      	mov	r0, r9
  4046c0:	f7ff fbc2 	bl	403e48 <_malloc_r>
  4046c4:	4607      	mov	r7, r0
  4046c6:	b1e0      	cbz	r0, 404702 <_realloc_r+0x9e>
  4046c8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4046cc:	f023 0301 	bic.w	r3, r3, #1
  4046d0:	4443      	add	r3, r8
  4046d2:	f1a0 0208 	sub.w	r2, r0, #8
  4046d6:	429a      	cmp	r2, r3
  4046d8:	f000 8144 	beq.w	404964 <_realloc_r+0x300>
  4046dc:	1f22      	subs	r2, r4, #4
  4046de:	2a24      	cmp	r2, #36	; 0x24
  4046e0:	f200 8131 	bhi.w	404946 <_realloc_r+0x2e2>
  4046e4:	2a13      	cmp	r2, #19
  4046e6:	f200 8104 	bhi.w	4048f2 <_realloc_r+0x28e>
  4046ea:	4603      	mov	r3, r0
  4046ec:	4632      	mov	r2, r6
  4046ee:	6811      	ldr	r1, [r2, #0]
  4046f0:	6019      	str	r1, [r3, #0]
  4046f2:	6851      	ldr	r1, [r2, #4]
  4046f4:	6059      	str	r1, [r3, #4]
  4046f6:	6892      	ldr	r2, [r2, #8]
  4046f8:	609a      	str	r2, [r3, #8]
  4046fa:	4631      	mov	r1, r6
  4046fc:	4648      	mov	r0, r9
  4046fe:	f7ff f891 	bl	403824 <_free_r>
  404702:	4648      	mov	r0, r9
  404704:	f7ff ffac 	bl	404660 <__malloc_unlock>
  404708:	4638      	mov	r0, r7
  40470a:	b003      	add	sp, #12
  40470c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404710:	f025 0507 	bic.w	r5, r5, #7
  404714:	2d00      	cmp	r5, #0
  404716:	462a      	mov	r2, r5
  404718:	dabb      	bge.n	404692 <_realloc_r+0x2e>
  40471a:	230c      	movs	r3, #12
  40471c:	2000      	movs	r0, #0
  40471e:	f8c9 3000 	str.w	r3, [r9]
  404722:	b003      	add	sp, #12
  404724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404728:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40472c:	ebc3 0a08 	rsb	sl, r3, r8
  404730:	f8da 3004 	ldr.w	r3, [sl, #4]
  404734:	f023 0c03 	bic.w	ip, r3, #3
  404738:	eb04 030c 	add.w	r3, r4, ip
  40473c:	4293      	cmp	r3, r2
  40473e:	dbbd      	blt.n	4046bc <_realloc_r+0x58>
  404740:	4657      	mov	r7, sl
  404742:	f8da 100c 	ldr.w	r1, [sl, #12]
  404746:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40474a:	1f22      	subs	r2, r4, #4
  40474c:	2a24      	cmp	r2, #36	; 0x24
  40474e:	60c1      	str	r1, [r0, #12]
  404750:	6088      	str	r0, [r1, #8]
  404752:	f200 8117 	bhi.w	404984 <_realloc_r+0x320>
  404756:	2a13      	cmp	r2, #19
  404758:	f240 8112 	bls.w	404980 <_realloc_r+0x31c>
  40475c:	6831      	ldr	r1, [r6, #0]
  40475e:	f8ca 1008 	str.w	r1, [sl, #8]
  404762:	6871      	ldr	r1, [r6, #4]
  404764:	f8ca 100c 	str.w	r1, [sl, #12]
  404768:	2a1b      	cmp	r2, #27
  40476a:	f200 812b 	bhi.w	4049c4 <_realloc_r+0x360>
  40476e:	3608      	adds	r6, #8
  404770:	f10a 0210 	add.w	r2, sl, #16
  404774:	6831      	ldr	r1, [r6, #0]
  404776:	6011      	str	r1, [r2, #0]
  404778:	6871      	ldr	r1, [r6, #4]
  40477a:	6051      	str	r1, [r2, #4]
  40477c:	68b1      	ldr	r1, [r6, #8]
  40477e:	6091      	str	r1, [r2, #8]
  404780:	463e      	mov	r6, r7
  404782:	461c      	mov	r4, r3
  404784:	46d0      	mov	r8, sl
  404786:	1b63      	subs	r3, r4, r5
  404788:	2b0f      	cmp	r3, #15
  40478a:	d81d      	bhi.n	4047c8 <_realloc_r+0x164>
  40478c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404790:	f003 0301 	and.w	r3, r3, #1
  404794:	4323      	orrs	r3, r4
  404796:	4444      	add	r4, r8
  404798:	f8c8 3004 	str.w	r3, [r8, #4]
  40479c:	6863      	ldr	r3, [r4, #4]
  40479e:	f043 0301 	orr.w	r3, r3, #1
  4047a2:	6063      	str	r3, [r4, #4]
  4047a4:	4648      	mov	r0, r9
  4047a6:	f7ff ff5b 	bl	404660 <__malloc_unlock>
  4047aa:	4630      	mov	r0, r6
  4047ac:	b003      	add	sp, #12
  4047ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047b2:	f021 0103 	bic.w	r1, r1, #3
  4047b6:	4421      	add	r1, r4
  4047b8:	4291      	cmp	r1, r2
  4047ba:	db21      	blt.n	404800 <_realloc_r+0x19c>
  4047bc:	68c3      	ldr	r3, [r0, #12]
  4047be:	6882      	ldr	r2, [r0, #8]
  4047c0:	460c      	mov	r4, r1
  4047c2:	60d3      	str	r3, [r2, #12]
  4047c4:	609a      	str	r2, [r3, #8]
  4047c6:	e7de      	b.n	404786 <_realloc_r+0x122>
  4047c8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4047cc:	eb08 0105 	add.w	r1, r8, r5
  4047d0:	f002 0201 	and.w	r2, r2, #1
  4047d4:	4315      	orrs	r5, r2
  4047d6:	f043 0201 	orr.w	r2, r3, #1
  4047da:	440b      	add	r3, r1
  4047dc:	f8c8 5004 	str.w	r5, [r8, #4]
  4047e0:	604a      	str	r2, [r1, #4]
  4047e2:	685a      	ldr	r2, [r3, #4]
  4047e4:	f042 0201 	orr.w	r2, r2, #1
  4047e8:	3108      	adds	r1, #8
  4047ea:	605a      	str	r2, [r3, #4]
  4047ec:	4648      	mov	r0, r9
  4047ee:	f7ff f819 	bl	403824 <_free_r>
  4047f2:	e7d7      	b.n	4047a4 <_realloc_r+0x140>
  4047f4:	4611      	mov	r1, r2
  4047f6:	b003      	add	sp, #12
  4047f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047fc:	f7ff bb24 	b.w	403e48 <_malloc_r>
  404800:	f01e 0f01 	tst.w	lr, #1
  404804:	f47f af5a 	bne.w	4046bc <_realloc_r+0x58>
  404808:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40480c:	ebc3 0a08 	rsb	sl, r3, r8
  404810:	f8da 3004 	ldr.w	r3, [sl, #4]
  404814:	f023 0c03 	bic.w	ip, r3, #3
  404818:	eb01 0e0c 	add.w	lr, r1, ip
  40481c:	4596      	cmp	lr, r2
  40481e:	db8b      	blt.n	404738 <_realloc_r+0xd4>
  404820:	68c3      	ldr	r3, [r0, #12]
  404822:	6882      	ldr	r2, [r0, #8]
  404824:	4657      	mov	r7, sl
  404826:	60d3      	str	r3, [r2, #12]
  404828:	609a      	str	r2, [r3, #8]
  40482a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40482e:	f8da 300c 	ldr.w	r3, [sl, #12]
  404832:	60cb      	str	r3, [r1, #12]
  404834:	1f22      	subs	r2, r4, #4
  404836:	2a24      	cmp	r2, #36	; 0x24
  404838:	6099      	str	r1, [r3, #8]
  40483a:	f200 8099 	bhi.w	404970 <_realloc_r+0x30c>
  40483e:	2a13      	cmp	r2, #19
  404840:	d962      	bls.n	404908 <_realloc_r+0x2a4>
  404842:	6833      	ldr	r3, [r6, #0]
  404844:	f8ca 3008 	str.w	r3, [sl, #8]
  404848:	6873      	ldr	r3, [r6, #4]
  40484a:	f8ca 300c 	str.w	r3, [sl, #12]
  40484e:	2a1b      	cmp	r2, #27
  404850:	f200 80a0 	bhi.w	404994 <_realloc_r+0x330>
  404854:	3608      	adds	r6, #8
  404856:	f10a 0310 	add.w	r3, sl, #16
  40485a:	e056      	b.n	40490a <_realloc_r+0x2a6>
  40485c:	f021 0b03 	bic.w	fp, r1, #3
  404860:	44a3      	add	fp, r4
  404862:	f105 0010 	add.w	r0, r5, #16
  404866:	4583      	cmp	fp, r0
  404868:	da59      	bge.n	40491e <_realloc_r+0x2ba>
  40486a:	f01e 0f01 	tst.w	lr, #1
  40486e:	f47f af25 	bne.w	4046bc <_realloc_r+0x58>
  404872:	f856 1c08 	ldr.w	r1, [r6, #-8]
  404876:	ebc1 0a08 	rsb	sl, r1, r8
  40487a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40487e:	f021 0c03 	bic.w	ip, r1, #3
  404882:	44e3      	add	fp, ip
  404884:	4558      	cmp	r0, fp
  404886:	f73f af57 	bgt.w	404738 <_realloc_r+0xd4>
  40488a:	4657      	mov	r7, sl
  40488c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404890:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404894:	1f22      	subs	r2, r4, #4
  404896:	2a24      	cmp	r2, #36	; 0x24
  404898:	60c1      	str	r1, [r0, #12]
  40489a:	6088      	str	r0, [r1, #8]
  40489c:	f200 80b4 	bhi.w	404a08 <_realloc_r+0x3a4>
  4048a0:	2a13      	cmp	r2, #19
  4048a2:	f240 80a5 	bls.w	4049f0 <_realloc_r+0x38c>
  4048a6:	6831      	ldr	r1, [r6, #0]
  4048a8:	f8ca 1008 	str.w	r1, [sl, #8]
  4048ac:	6871      	ldr	r1, [r6, #4]
  4048ae:	f8ca 100c 	str.w	r1, [sl, #12]
  4048b2:	2a1b      	cmp	r2, #27
  4048b4:	f200 80af 	bhi.w	404a16 <_realloc_r+0x3b2>
  4048b8:	3608      	adds	r6, #8
  4048ba:	f10a 0210 	add.w	r2, sl, #16
  4048be:	6831      	ldr	r1, [r6, #0]
  4048c0:	6011      	str	r1, [r2, #0]
  4048c2:	6871      	ldr	r1, [r6, #4]
  4048c4:	6051      	str	r1, [r2, #4]
  4048c6:	68b1      	ldr	r1, [r6, #8]
  4048c8:	6091      	str	r1, [r2, #8]
  4048ca:	eb0a 0105 	add.w	r1, sl, r5
  4048ce:	ebc5 020b 	rsb	r2, r5, fp
  4048d2:	f042 0201 	orr.w	r2, r2, #1
  4048d6:	6099      	str	r1, [r3, #8]
  4048d8:	604a      	str	r2, [r1, #4]
  4048da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4048de:	f003 0301 	and.w	r3, r3, #1
  4048e2:	431d      	orrs	r5, r3
  4048e4:	4648      	mov	r0, r9
  4048e6:	f8ca 5004 	str.w	r5, [sl, #4]
  4048ea:	f7ff feb9 	bl	404660 <__malloc_unlock>
  4048ee:	4638      	mov	r0, r7
  4048f0:	e75c      	b.n	4047ac <_realloc_r+0x148>
  4048f2:	6833      	ldr	r3, [r6, #0]
  4048f4:	6003      	str	r3, [r0, #0]
  4048f6:	6873      	ldr	r3, [r6, #4]
  4048f8:	6043      	str	r3, [r0, #4]
  4048fa:	2a1b      	cmp	r2, #27
  4048fc:	d827      	bhi.n	40494e <_realloc_r+0x2ea>
  4048fe:	f100 0308 	add.w	r3, r0, #8
  404902:	f106 0208 	add.w	r2, r6, #8
  404906:	e6f2      	b.n	4046ee <_realloc_r+0x8a>
  404908:	463b      	mov	r3, r7
  40490a:	6832      	ldr	r2, [r6, #0]
  40490c:	601a      	str	r2, [r3, #0]
  40490e:	6872      	ldr	r2, [r6, #4]
  404910:	605a      	str	r2, [r3, #4]
  404912:	68b2      	ldr	r2, [r6, #8]
  404914:	609a      	str	r2, [r3, #8]
  404916:	463e      	mov	r6, r7
  404918:	4674      	mov	r4, lr
  40491a:	46d0      	mov	r8, sl
  40491c:	e733      	b.n	404786 <_realloc_r+0x122>
  40491e:	eb08 0105 	add.w	r1, r8, r5
  404922:	ebc5 0b0b 	rsb	fp, r5, fp
  404926:	f04b 0201 	orr.w	r2, fp, #1
  40492a:	6099      	str	r1, [r3, #8]
  40492c:	604a      	str	r2, [r1, #4]
  40492e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404932:	f003 0301 	and.w	r3, r3, #1
  404936:	431d      	orrs	r5, r3
  404938:	4648      	mov	r0, r9
  40493a:	f846 5c04 	str.w	r5, [r6, #-4]
  40493e:	f7ff fe8f 	bl	404660 <__malloc_unlock>
  404942:	4630      	mov	r0, r6
  404944:	e732      	b.n	4047ac <_realloc_r+0x148>
  404946:	4631      	mov	r1, r6
  404948:	f7ff fe24 	bl	404594 <memmove>
  40494c:	e6d5      	b.n	4046fa <_realloc_r+0x96>
  40494e:	68b3      	ldr	r3, [r6, #8]
  404950:	6083      	str	r3, [r0, #8]
  404952:	68f3      	ldr	r3, [r6, #12]
  404954:	60c3      	str	r3, [r0, #12]
  404956:	2a24      	cmp	r2, #36	; 0x24
  404958:	d028      	beq.n	4049ac <_realloc_r+0x348>
  40495a:	f100 0310 	add.w	r3, r0, #16
  40495e:	f106 0210 	add.w	r2, r6, #16
  404962:	e6c4      	b.n	4046ee <_realloc_r+0x8a>
  404964:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404968:	f023 0303 	bic.w	r3, r3, #3
  40496c:	441c      	add	r4, r3
  40496e:	e70a      	b.n	404786 <_realloc_r+0x122>
  404970:	4631      	mov	r1, r6
  404972:	4638      	mov	r0, r7
  404974:	4674      	mov	r4, lr
  404976:	46d0      	mov	r8, sl
  404978:	f7ff fe0c 	bl	404594 <memmove>
  40497c:	463e      	mov	r6, r7
  40497e:	e702      	b.n	404786 <_realloc_r+0x122>
  404980:	463a      	mov	r2, r7
  404982:	e6f7      	b.n	404774 <_realloc_r+0x110>
  404984:	4631      	mov	r1, r6
  404986:	4638      	mov	r0, r7
  404988:	461c      	mov	r4, r3
  40498a:	46d0      	mov	r8, sl
  40498c:	f7ff fe02 	bl	404594 <memmove>
  404990:	463e      	mov	r6, r7
  404992:	e6f8      	b.n	404786 <_realloc_r+0x122>
  404994:	68b3      	ldr	r3, [r6, #8]
  404996:	f8ca 3010 	str.w	r3, [sl, #16]
  40499a:	68f3      	ldr	r3, [r6, #12]
  40499c:	f8ca 3014 	str.w	r3, [sl, #20]
  4049a0:	2a24      	cmp	r2, #36	; 0x24
  4049a2:	d01b      	beq.n	4049dc <_realloc_r+0x378>
  4049a4:	3610      	adds	r6, #16
  4049a6:	f10a 0318 	add.w	r3, sl, #24
  4049aa:	e7ae      	b.n	40490a <_realloc_r+0x2a6>
  4049ac:	6933      	ldr	r3, [r6, #16]
  4049ae:	6103      	str	r3, [r0, #16]
  4049b0:	6973      	ldr	r3, [r6, #20]
  4049b2:	6143      	str	r3, [r0, #20]
  4049b4:	f106 0218 	add.w	r2, r6, #24
  4049b8:	f100 0318 	add.w	r3, r0, #24
  4049bc:	e697      	b.n	4046ee <_realloc_r+0x8a>
  4049be:	bf00      	nop
  4049c0:	204004c8 	.word	0x204004c8
  4049c4:	68b1      	ldr	r1, [r6, #8]
  4049c6:	f8ca 1010 	str.w	r1, [sl, #16]
  4049ca:	68f1      	ldr	r1, [r6, #12]
  4049cc:	f8ca 1014 	str.w	r1, [sl, #20]
  4049d0:	2a24      	cmp	r2, #36	; 0x24
  4049d2:	d00f      	beq.n	4049f4 <_realloc_r+0x390>
  4049d4:	3610      	adds	r6, #16
  4049d6:	f10a 0218 	add.w	r2, sl, #24
  4049da:	e6cb      	b.n	404774 <_realloc_r+0x110>
  4049dc:	6933      	ldr	r3, [r6, #16]
  4049de:	f8ca 3018 	str.w	r3, [sl, #24]
  4049e2:	6973      	ldr	r3, [r6, #20]
  4049e4:	f8ca 301c 	str.w	r3, [sl, #28]
  4049e8:	3618      	adds	r6, #24
  4049ea:	f10a 0320 	add.w	r3, sl, #32
  4049ee:	e78c      	b.n	40490a <_realloc_r+0x2a6>
  4049f0:	463a      	mov	r2, r7
  4049f2:	e764      	b.n	4048be <_realloc_r+0x25a>
  4049f4:	6932      	ldr	r2, [r6, #16]
  4049f6:	f8ca 2018 	str.w	r2, [sl, #24]
  4049fa:	6972      	ldr	r2, [r6, #20]
  4049fc:	f8ca 201c 	str.w	r2, [sl, #28]
  404a00:	3618      	adds	r6, #24
  404a02:	f10a 0220 	add.w	r2, sl, #32
  404a06:	e6b5      	b.n	404774 <_realloc_r+0x110>
  404a08:	4631      	mov	r1, r6
  404a0a:	4638      	mov	r0, r7
  404a0c:	9301      	str	r3, [sp, #4]
  404a0e:	f7ff fdc1 	bl	404594 <memmove>
  404a12:	9b01      	ldr	r3, [sp, #4]
  404a14:	e759      	b.n	4048ca <_realloc_r+0x266>
  404a16:	68b1      	ldr	r1, [r6, #8]
  404a18:	f8ca 1010 	str.w	r1, [sl, #16]
  404a1c:	68f1      	ldr	r1, [r6, #12]
  404a1e:	f8ca 1014 	str.w	r1, [sl, #20]
  404a22:	2a24      	cmp	r2, #36	; 0x24
  404a24:	d003      	beq.n	404a2e <_realloc_r+0x3ca>
  404a26:	3610      	adds	r6, #16
  404a28:	f10a 0218 	add.w	r2, sl, #24
  404a2c:	e747      	b.n	4048be <_realloc_r+0x25a>
  404a2e:	6932      	ldr	r2, [r6, #16]
  404a30:	f8ca 2018 	str.w	r2, [sl, #24]
  404a34:	6972      	ldr	r2, [r6, #20]
  404a36:	f8ca 201c 	str.w	r2, [sl, #28]
  404a3a:	3618      	adds	r6, #24
  404a3c:	f10a 0220 	add.w	r2, sl, #32
  404a40:	e73d      	b.n	4048be <_realloc_r+0x25a>
  404a42:	bf00      	nop

00404a44 <_sbrk_r>:
  404a44:	b538      	push	{r3, r4, r5, lr}
  404a46:	4c07      	ldr	r4, [pc, #28]	; (404a64 <_sbrk_r+0x20>)
  404a48:	2300      	movs	r3, #0
  404a4a:	4605      	mov	r5, r0
  404a4c:	4608      	mov	r0, r1
  404a4e:	6023      	str	r3, [r4, #0]
  404a50:	f7fc fe2c 	bl	4016ac <_sbrk>
  404a54:	1c43      	adds	r3, r0, #1
  404a56:	d000      	beq.n	404a5a <_sbrk_r+0x16>
  404a58:	bd38      	pop	{r3, r4, r5, pc}
  404a5a:	6823      	ldr	r3, [r4, #0]
  404a5c:	2b00      	cmp	r3, #0
  404a5e:	d0fb      	beq.n	404a58 <_sbrk_r+0x14>
  404a60:	602b      	str	r3, [r5, #0]
  404a62:	bd38      	pop	{r3, r4, r5, pc}
  404a64:	20400aa0 	.word	0x20400aa0

00404a68 <__sread>:
  404a68:	b510      	push	{r4, lr}
  404a6a:	460c      	mov	r4, r1
  404a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404a70:	f000 fa3a 	bl	404ee8 <_read_r>
  404a74:	2800      	cmp	r0, #0
  404a76:	db03      	blt.n	404a80 <__sread+0x18>
  404a78:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404a7a:	4403      	add	r3, r0
  404a7c:	6523      	str	r3, [r4, #80]	; 0x50
  404a7e:	bd10      	pop	{r4, pc}
  404a80:	89a3      	ldrh	r3, [r4, #12]
  404a82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404a86:	81a3      	strh	r3, [r4, #12]
  404a88:	bd10      	pop	{r4, pc}
  404a8a:	bf00      	nop

00404a8c <__swrite>:
  404a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a90:	4616      	mov	r6, r2
  404a92:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404a96:	461f      	mov	r7, r3
  404a98:	05d3      	lsls	r3, r2, #23
  404a9a:	460c      	mov	r4, r1
  404a9c:	4605      	mov	r5, r0
  404a9e:	d507      	bpl.n	404ab0 <__swrite+0x24>
  404aa0:	2200      	movs	r2, #0
  404aa2:	2302      	movs	r3, #2
  404aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404aa8:	f000 fa08 	bl	404ebc <_lseek_r>
  404aac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404ab4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404ab8:	81a2      	strh	r2, [r4, #12]
  404aba:	463b      	mov	r3, r7
  404abc:	4632      	mov	r2, r6
  404abe:	4628      	mov	r0, r5
  404ac0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404ac4:	f000 b918 	b.w	404cf8 <_write_r>

00404ac8 <__sseek>:
  404ac8:	b510      	push	{r4, lr}
  404aca:	460c      	mov	r4, r1
  404acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ad0:	f000 f9f4 	bl	404ebc <_lseek_r>
  404ad4:	89a3      	ldrh	r3, [r4, #12]
  404ad6:	1c42      	adds	r2, r0, #1
  404ad8:	bf0e      	itee	eq
  404ada:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404ade:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404ae2:	6520      	strne	r0, [r4, #80]	; 0x50
  404ae4:	81a3      	strh	r3, [r4, #12]
  404ae6:	bd10      	pop	{r4, pc}

00404ae8 <__sclose>:
  404ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404aec:	f000 b96c 	b.w	404dc8 <_close_r>
	...

00404b00 <strlen>:
  404b00:	f890 f000 	pld	[r0]
  404b04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404b08:	f020 0107 	bic.w	r1, r0, #7
  404b0c:	f06f 0c00 	mvn.w	ip, #0
  404b10:	f010 0407 	ands.w	r4, r0, #7
  404b14:	f891 f020 	pld	[r1, #32]
  404b18:	f040 8049 	bne.w	404bae <strlen+0xae>
  404b1c:	f04f 0400 	mov.w	r4, #0
  404b20:	f06f 0007 	mvn.w	r0, #7
  404b24:	e9d1 2300 	ldrd	r2, r3, [r1]
  404b28:	f891 f040 	pld	[r1, #64]	; 0x40
  404b2c:	f100 0008 	add.w	r0, r0, #8
  404b30:	fa82 f24c 	uadd8	r2, r2, ip
  404b34:	faa4 f28c 	sel	r2, r4, ip
  404b38:	fa83 f34c 	uadd8	r3, r3, ip
  404b3c:	faa2 f38c 	sel	r3, r2, ip
  404b40:	bb4b      	cbnz	r3, 404b96 <strlen+0x96>
  404b42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404b46:	fa82 f24c 	uadd8	r2, r2, ip
  404b4a:	f100 0008 	add.w	r0, r0, #8
  404b4e:	faa4 f28c 	sel	r2, r4, ip
  404b52:	fa83 f34c 	uadd8	r3, r3, ip
  404b56:	faa2 f38c 	sel	r3, r2, ip
  404b5a:	b9e3      	cbnz	r3, 404b96 <strlen+0x96>
  404b5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404b60:	fa82 f24c 	uadd8	r2, r2, ip
  404b64:	f100 0008 	add.w	r0, r0, #8
  404b68:	faa4 f28c 	sel	r2, r4, ip
  404b6c:	fa83 f34c 	uadd8	r3, r3, ip
  404b70:	faa2 f38c 	sel	r3, r2, ip
  404b74:	b97b      	cbnz	r3, 404b96 <strlen+0x96>
  404b76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404b7a:	f101 0120 	add.w	r1, r1, #32
  404b7e:	fa82 f24c 	uadd8	r2, r2, ip
  404b82:	f100 0008 	add.w	r0, r0, #8
  404b86:	faa4 f28c 	sel	r2, r4, ip
  404b8a:	fa83 f34c 	uadd8	r3, r3, ip
  404b8e:	faa2 f38c 	sel	r3, r2, ip
  404b92:	2b00      	cmp	r3, #0
  404b94:	d0c6      	beq.n	404b24 <strlen+0x24>
  404b96:	2a00      	cmp	r2, #0
  404b98:	bf04      	itt	eq
  404b9a:	3004      	addeq	r0, #4
  404b9c:	461a      	moveq	r2, r3
  404b9e:	ba12      	rev	r2, r2
  404ba0:	fab2 f282 	clz	r2, r2
  404ba4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404ba8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404bac:	4770      	bx	lr
  404bae:	e9d1 2300 	ldrd	r2, r3, [r1]
  404bb2:	f004 0503 	and.w	r5, r4, #3
  404bb6:	f1c4 0000 	rsb	r0, r4, #0
  404bba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404bbe:	f014 0f04 	tst.w	r4, #4
  404bc2:	f891 f040 	pld	[r1, #64]	; 0x40
  404bc6:	fa0c f505 	lsl.w	r5, ip, r5
  404bca:	ea62 0205 	orn	r2, r2, r5
  404bce:	bf1c      	itt	ne
  404bd0:	ea63 0305 	ornne	r3, r3, r5
  404bd4:	4662      	movne	r2, ip
  404bd6:	f04f 0400 	mov.w	r4, #0
  404bda:	e7a9      	b.n	404b30 <strlen+0x30>

00404bdc <__swbuf_r>:
  404bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404bde:	460e      	mov	r6, r1
  404be0:	4614      	mov	r4, r2
  404be2:	4607      	mov	r7, r0
  404be4:	b110      	cbz	r0, 404bec <__swbuf_r+0x10>
  404be6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404be8:	2b00      	cmp	r3, #0
  404bea:	d04a      	beq.n	404c82 <__swbuf_r+0xa6>
  404bec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404bf0:	69a3      	ldr	r3, [r4, #24]
  404bf2:	60a3      	str	r3, [r4, #8]
  404bf4:	b291      	uxth	r1, r2
  404bf6:	0708      	lsls	r0, r1, #28
  404bf8:	d538      	bpl.n	404c6c <__swbuf_r+0x90>
  404bfa:	6923      	ldr	r3, [r4, #16]
  404bfc:	2b00      	cmp	r3, #0
  404bfe:	d035      	beq.n	404c6c <__swbuf_r+0x90>
  404c00:	0489      	lsls	r1, r1, #18
  404c02:	b2f5      	uxtb	r5, r6
  404c04:	d515      	bpl.n	404c32 <__swbuf_r+0x56>
  404c06:	6822      	ldr	r2, [r4, #0]
  404c08:	6961      	ldr	r1, [r4, #20]
  404c0a:	1ad3      	subs	r3, r2, r3
  404c0c:	428b      	cmp	r3, r1
  404c0e:	da1c      	bge.n	404c4a <__swbuf_r+0x6e>
  404c10:	3301      	adds	r3, #1
  404c12:	68a1      	ldr	r1, [r4, #8]
  404c14:	1c50      	adds	r0, r2, #1
  404c16:	3901      	subs	r1, #1
  404c18:	60a1      	str	r1, [r4, #8]
  404c1a:	6020      	str	r0, [r4, #0]
  404c1c:	7016      	strb	r6, [r2, #0]
  404c1e:	6962      	ldr	r2, [r4, #20]
  404c20:	429a      	cmp	r2, r3
  404c22:	d01a      	beq.n	404c5a <__swbuf_r+0x7e>
  404c24:	89a3      	ldrh	r3, [r4, #12]
  404c26:	07db      	lsls	r3, r3, #31
  404c28:	d501      	bpl.n	404c2e <__swbuf_r+0x52>
  404c2a:	2d0a      	cmp	r5, #10
  404c2c:	d015      	beq.n	404c5a <__swbuf_r+0x7e>
  404c2e:	4628      	mov	r0, r5
  404c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c32:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404c34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404c38:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404c3c:	81a2      	strh	r2, [r4, #12]
  404c3e:	6822      	ldr	r2, [r4, #0]
  404c40:	6661      	str	r1, [r4, #100]	; 0x64
  404c42:	6961      	ldr	r1, [r4, #20]
  404c44:	1ad3      	subs	r3, r2, r3
  404c46:	428b      	cmp	r3, r1
  404c48:	dbe2      	blt.n	404c10 <__swbuf_r+0x34>
  404c4a:	4621      	mov	r1, r4
  404c4c:	4638      	mov	r0, r7
  404c4e:	f7fe fc8b 	bl	403568 <_fflush_r>
  404c52:	b940      	cbnz	r0, 404c66 <__swbuf_r+0x8a>
  404c54:	6822      	ldr	r2, [r4, #0]
  404c56:	2301      	movs	r3, #1
  404c58:	e7db      	b.n	404c12 <__swbuf_r+0x36>
  404c5a:	4621      	mov	r1, r4
  404c5c:	4638      	mov	r0, r7
  404c5e:	f7fe fc83 	bl	403568 <_fflush_r>
  404c62:	2800      	cmp	r0, #0
  404c64:	d0e3      	beq.n	404c2e <__swbuf_r+0x52>
  404c66:	f04f 30ff 	mov.w	r0, #4294967295
  404c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c6c:	4621      	mov	r1, r4
  404c6e:	4638      	mov	r0, r7
  404c70:	f7fe fb62 	bl	403338 <__swsetup_r>
  404c74:	2800      	cmp	r0, #0
  404c76:	d1f6      	bne.n	404c66 <__swbuf_r+0x8a>
  404c78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c7c:	6923      	ldr	r3, [r4, #16]
  404c7e:	b291      	uxth	r1, r2
  404c80:	e7be      	b.n	404c00 <__swbuf_r+0x24>
  404c82:	f7fe fd05 	bl	403690 <__sinit>
  404c86:	e7b1      	b.n	404bec <__swbuf_r+0x10>

00404c88 <_wcrtomb_r>:
  404c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404c8c:	4605      	mov	r5, r0
  404c8e:	b086      	sub	sp, #24
  404c90:	461e      	mov	r6, r3
  404c92:	460c      	mov	r4, r1
  404c94:	b1a1      	cbz	r1, 404cc0 <_wcrtomb_r+0x38>
  404c96:	4b10      	ldr	r3, [pc, #64]	; (404cd8 <_wcrtomb_r+0x50>)
  404c98:	4617      	mov	r7, r2
  404c9a:	f8d3 8000 	ldr.w	r8, [r3]
  404c9e:	f7ff f855 	bl	403d4c <__locale_charset>
  404ca2:	9600      	str	r6, [sp, #0]
  404ca4:	4603      	mov	r3, r0
  404ca6:	463a      	mov	r2, r7
  404ca8:	4621      	mov	r1, r4
  404caa:	4628      	mov	r0, r5
  404cac:	47c0      	blx	r8
  404cae:	1c43      	adds	r3, r0, #1
  404cb0:	d103      	bne.n	404cba <_wcrtomb_r+0x32>
  404cb2:	2200      	movs	r2, #0
  404cb4:	238a      	movs	r3, #138	; 0x8a
  404cb6:	6032      	str	r2, [r6, #0]
  404cb8:	602b      	str	r3, [r5, #0]
  404cba:	b006      	add	sp, #24
  404cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404cc0:	4b05      	ldr	r3, [pc, #20]	; (404cd8 <_wcrtomb_r+0x50>)
  404cc2:	681f      	ldr	r7, [r3, #0]
  404cc4:	f7ff f842 	bl	403d4c <__locale_charset>
  404cc8:	9600      	str	r6, [sp, #0]
  404cca:	4603      	mov	r3, r0
  404ccc:	4622      	mov	r2, r4
  404cce:	a903      	add	r1, sp, #12
  404cd0:	4628      	mov	r0, r5
  404cd2:	47b8      	blx	r7
  404cd4:	e7eb      	b.n	404cae <_wcrtomb_r+0x26>
  404cd6:	bf00      	nop
  404cd8:	204008d8 	.word	0x204008d8

00404cdc <__ascii_wctomb>:
  404cdc:	b121      	cbz	r1, 404ce8 <__ascii_wctomb+0xc>
  404cde:	2aff      	cmp	r2, #255	; 0xff
  404ce0:	d804      	bhi.n	404cec <__ascii_wctomb+0x10>
  404ce2:	700a      	strb	r2, [r1, #0]
  404ce4:	2001      	movs	r0, #1
  404ce6:	4770      	bx	lr
  404ce8:	4608      	mov	r0, r1
  404cea:	4770      	bx	lr
  404cec:	238a      	movs	r3, #138	; 0x8a
  404cee:	6003      	str	r3, [r0, #0]
  404cf0:	f04f 30ff 	mov.w	r0, #4294967295
  404cf4:	4770      	bx	lr
  404cf6:	bf00      	nop

00404cf8 <_write_r>:
  404cf8:	b570      	push	{r4, r5, r6, lr}
  404cfa:	460d      	mov	r5, r1
  404cfc:	4c08      	ldr	r4, [pc, #32]	; (404d20 <_write_r+0x28>)
  404cfe:	4611      	mov	r1, r2
  404d00:	4606      	mov	r6, r0
  404d02:	461a      	mov	r2, r3
  404d04:	4628      	mov	r0, r5
  404d06:	2300      	movs	r3, #0
  404d08:	6023      	str	r3, [r4, #0]
  404d0a:	f7fb fc2f 	bl	40056c <_write>
  404d0e:	1c43      	adds	r3, r0, #1
  404d10:	d000      	beq.n	404d14 <_write_r+0x1c>
  404d12:	bd70      	pop	{r4, r5, r6, pc}
  404d14:	6823      	ldr	r3, [r4, #0]
  404d16:	2b00      	cmp	r3, #0
  404d18:	d0fb      	beq.n	404d12 <_write_r+0x1a>
  404d1a:	6033      	str	r3, [r6, #0]
  404d1c:	bd70      	pop	{r4, r5, r6, pc}
  404d1e:	bf00      	nop
  404d20:	20400aa0 	.word	0x20400aa0

00404d24 <__register_exitproc>:
  404d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404d28:	4c25      	ldr	r4, [pc, #148]	; (404dc0 <__register_exitproc+0x9c>)
  404d2a:	6825      	ldr	r5, [r4, #0]
  404d2c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404d30:	4606      	mov	r6, r0
  404d32:	4688      	mov	r8, r1
  404d34:	4692      	mov	sl, r2
  404d36:	4699      	mov	r9, r3
  404d38:	b3c4      	cbz	r4, 404dac <__register_exitproc+0x88>
  404d3a:	6860      	ldr	r0, [r4, #4]
  404d3c:	281f      	cmp	r0, #31
  404d3e:	dc17      	bgt.n	404d70 <__register_exitproc+0x4c>
  404d40:	1c43      	adds	r3, r0, #1
  404d42:	b176      	cbz	r6, 404d62 <__register_exitproc+0x3e>
  404d44:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404d48:	2201      	movs	r2, #1
  404d4a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404d4e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404d52:	4082      	lsls	r2, r0
  404d54:	4311      	orrs	r1, r2
  404d56:	2e02      	cmp	r6, #2
  404d58:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404d5c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404d60:	d01e      	beq.n	404da0 <__register_exitproc+0x7c>
  404d62:	3002      	adds	r0, #2
  404d64:	6063      	str	r3, [r4, #4]
  404d66:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404d6a:	2000      	movs	r0, #0
  404d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404d70:	4b14      	ldr	r3, [pc, #80]	; (404dc4 <__register_exitproc+0xa0>)
  404d72:	b303      	cbz	r3, 404db6 <__register_exitproc+0x92>
  404d74:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404d78:	f3af 8000 	nop.w
  404d7c:	4604      	mov	r4, r0
  404d7e:	b1d0      	cbz	r0, 404db6 <__register_exitproc+0x92>
  404d80:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404d84:	2700      	movs	r7, #0
  404d86:	e880 0088 	stmia.w	r0, {r3, r7}
  404d8a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404d8e:	4638      	mov	r0, r7
  404d90:	2301      	movs	r3, #1
  404d92:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404d96:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404d9a:	2e00      	cmp	r6, #0
  404d9c:	d0e1      	beq.n	404d62 <__register_exitproc+0x3e>
  404d9e:	e7d1      	b.n	404d44 <__register_exitproc+0x20>
  404da0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404da4:	430a      	orrs	r2, r1
  404da6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404daa:	e7da      	b.n	404d62 <__register_exitproc+0x3e>
  404dac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404db0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404db4:	e7c1      	b.n	404d3a <__register_exitproc+0x16>
  404db6:	f04f 30ff 	mov.w	r0, #4294967295
  404dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dbe:	bf00      	nop
  404dc0:	00404f3c 	.word	0x00404f3c
  404dc4:	00000000 	.word	0x00000000

00404dc8 <_close_r>:
  404dc8:	b538      	push	{r3, r4, r5, lr}
  404dca:	4c07      	ldr	r4, [pc, #28]	; (404de8 <_close_r+0x20>)
  404dcc:	2300      	movs	r3, #0
  404dce:	4605      	mov	r5, r0
  404dd0:	4608      	mov	r0, r1
  404dd2:	6023      	str	r3, [r4, #0]
  404dd4:	f7fc fc96 	bl	401704 <_close>
  404dd8:	1c43      	adds	r3, r0, #1
  404dda:	d000      	beq.n	404dde <_close_r+0x16>
  404ddc:	bd38      	pop	{r3, r4, r5, pc}
  404dde:	6823      	ldr	r3, [r4, #0]
  404de0:	2b00      	cmp	r3, #0
  404de2:	d0fb      	beq.n	404ddc <_close_r+0x14>
  404de4:	602b      	str	r3, [r5, #0]
  404de6:	bd38      	pop	{r3, r4, r5, pc}
  404de8:	20400aa0 	.word	0x20400aa0

00404dec <_fclose_r>:
  404dec:	2900      	cmp	r1, #0
  404dee:	d03d      	beq.n	404e6c <_fclose_r+0x80>
  404df0:	b570      	push	{r4, r5, r6, lr}
  404df2:	4605      	mov	r5, r0
  404df4:	460c      	mov	r4, r1
  404df6:	b108      	cbz	r0, 404dfc <_fclose_r+0x10>
  404df8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404dfa:	b37b      	cbz	r3, 404e5c <_fclose_r+0x70>
  404dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e00:	b90b      	cbnz	r3, 404e06 <_fclose_r+0x1a>
  404e02:	2000      	movs	r0, #0
  404e04:	bd70      	pop	{r4, r5, r6, pc}
  404e06:	4621      	mov	r1, r4
  404e08:	4628      	mov	r0, r5
  404e0a:	f7fe fb09 	bl	403420 <__sflush_r>
  404e0e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404e10:	4606      	mov	r6, r0
  404e12:	b133      	cbz	r3, 404e22 <_fclose_r+0x36>
  404e14:	69e1      	ldr	r1, [r4, #28]
  404e16:	4628      	mov	r0, r5
  404e18:	4798      	blx	r3
  404e1a:	2800      	cmp	r0, #0
  404e1c:	bfb8      	it	lt
  404e1e:	f04f 36ff 	movlt.w	r6, #4294967295
  404e22:	89a3      	ldrh	r3, [r4, #12]
  404e24:	061b      	lsls	r3, r3, #24
  404e26:	d41c      	bmi.n	404e62 <_fclose_r+0x76>
  404e28:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404e2a:	b141      	cbz	r1, 404e3e <_fclose_r+0x52>
  404e2c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404e30:	4299      	cmp	r1, r3
  404e32:	d002      	beq.n	404e3a <_fclose_r+0x4e>
  404e34:	4628      	mov	r0, r5
  404e36:	f7fe fcf5 	bl	403824 <_free_r>
  404e3a:	2300      	movs	r3, #0
  404e3c:	6323      	str	r3, [r4, #48]	; 0x30
  404e3e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404e40:	b121      	cbz	r1, 404e4c <_fclose_r+0x60>
  404e42:	4628      	mov	r0, r5
  404e44:	f7fe fcee 	bl	403824 <_free_r>
  404e48:	2300      	movs	r3, #0
  404e4a:	6463      	str	r3, [r4, #68]	; 0x44
  404e4c:	f7fe fc26 	bl	40369c <__sfp_lock_acquire>
  404e50:	2300      	movs	r3, #0
  404e52:	81a3      	strh	r3, [r4, #12]
  404e54:	f7fe fc24 	bl	4036a0 <__sfp_lock_release>
  404e58:	4630      	mov	r0, r6
  404e5a:	bd70      	pop	{r4, r5, r6, pc}
  404e5c:	f7fe fc18 	bl	403690 <__sinit>
  404e60:	e7cc      	b.n	404dfc <_fclose_r+0x10>
  404e62:	6921      	ldr	r1, [r4, #16]
  404e64:	4628      	mov	r0, r5
  404e66:	f7fe fcdd 	bl	403824 <_free_r>
  404e6a:	e7dd      	b.n	404e28 <_fclose_r+0x3c>
  404e6c:	2000      	movs	r0, #0
  404e6e:	4770      	bx	lr

00404e70 <_fstat_r>:
  404e70:	b538      	push	{r3, r4, r5, lr}
  404e72:	460b      	mov	r3, r1
  404e74:	4c07      	ldr	r4, [pc, #28]	; (404e94 <_fstat_r+0x24>)
  404e76:	4605      	mov	r5, r0
  404e78:	4611      	mov	r1, r2
  404e7a:	4618      	mov	r0, r3
  404e7c:	2300      	movs	r3, #0
  404e7e:	6023      	str	r3, [r4, #0]
  404e80:	f7fc fc4c 	bl	40171c <_fstat>
  404e84:	1c43      	adds	r3, r0, #1
  404e86:	d000      	beq.n	404e8a <_fstat_r+0x1a>
  404e88:	bd38      	pop	{r3, r4, r5, pc}
  404e8a:	6823      	ldr	r3, [r4, #0]
  404e8c:	2b00      	cmp	r3, #0
  404e8e:	d0fb      	beq.n	404e88 <_fstat_r+0x18>
  404e90:	602b      	str	r3, [r5, #0]
  404e92:	bd38      	pop	{r3, r4, r5, pc}
  404e94:	20400aa0 	.word	0x20400aa0

00404e98 <_isatty_r>:
  404e98:	b538      	push	{r3, r4, r5, lr}
  404e9a:	4c07      	ldr	r4, [pc, #28]	; (404eb8 <_isatty_r+0x20>)
  404e9c:	2300      	movs	r3, #0
  404e9e:	4605      	mov	r5, r0
  404ea0:	4608      	mov	r0, r1
  404ea2:	6023      	str	r3, [r4, #0]
  404ea4:	f7fc fc4a 	bl	40173c <_isatty>
  404ea8:	1c43      	adds	r3, r0, #1
  404eaa:	d000      	beq.n	404eae <_isatty_r+0x16>
  404eac:	bd38      	pop	{r3, r4, r5, pc}
  404eae:	6823      	ldr	r3, [r4, #0]
  404eb0:	2b00      	cmp	r3, #0
  404eb2:	d0fb      	beq.n	404eac <_isatty_r+0x14>
  404eb4:	602b      	str	r3, [r5, #0]
  404eb6:	bd38      	pop	{r3, r4, r5, pc}
  404eb8:	20400aa0 	.word	0x20400aa0

00404ebc <_lseek_r>:
  404ebc:	b570      	push	{r4, r5, r6, lr}
  404ebe:	460d      	mov	r5, r1
  404ec0:	4c08      	ldr	r4, [pc, #32]	; (404ee4 <_lseek_r+0x28>)
  404ec2:	4611      	mov	r1, r2
  404ec4:	4606      	mov	r6, r0
  404ec6:	461a      	mov	r2, r3
  404ec8:	4628      	mov	r0, r5
  404eca:	2300      	movs	r3, #0
  404ecc:	6023      	str	r3, [r4, #0]
  404ece:	f7fc fc41 	bl	401754 <_lseek>
  404ed2:	1c43      	adds	r3, r0, #1
  404ed4:	d000      	beq.n	404ed8 <_lseek_r+0x1c>
  404ed6:	bd70      	pop	{r4, r5, r6, pc}
  404ed8:	6823      	ldr	r3, [r4, #0]
  404eda:	2b00      	cmp	r3, #0
  404edc:	d0fb      	beq.n	404ed6 <_lseek_r+0x1a>
  404ede:	6033      	str	r3, [r6, #0]
  404ee0:	bd70      	pop	{r4, r5, r6, pc}
  404ee2:	bf00      	nop
  404ee4:	20400aa0 	.word	0x20400aa0

00404ee8 <_read_r>:
  404ee8:	b570      	push	{r4, r5, r6, lr}
  404eea:	460d      	mov	r5, r1
  404eec:	4c08      	ldr	r4, [pc, #32]	; (404f10 <_read_r+0x28>)
  404eee:	4611      	mov	r1, r2
  404ef0:	4606      	mov	r6, r0
  404ef2:	461a      	mov	r2, r3
  404ef4:	4628      	mov	r0, r5
  404ef6:	2300      	movs	r3, #0
  404ef8:	6023      	str	r3, [r4, #0]
  404efa:	f7fb fb0d 	bl	400518 <_read>
  404efe:	1c43      	adds	r3, r0, #1
  404f00:	d000      	beq.n	404f04 <_read_r+0x1c>
  404f02:	bd70      	pop	{r4, r5, r6, pc}
  404f04:	6823      	ldr	r3, [r4, #0]
  404f06:	2b00      	cmp	r3, #0
  404f08:	d0fb      	beq.n	404f02 <_read_r+0x1a>
  404f0a:	6033      	str	r3, [r6, #0]
  404f0c:	bd70      	pop	{r4, r5, r6, pc}
  404f0e:	bf00      	nop
  404f10:	20400aa0 	.word	0x20400aa0
  404f14:	00007325 	.word	0x00007325
  404f18:	20616c4f 	.word	0x20616c4f
  404f1c:	656c6167 	.word	0x656c6167
  404f20:	202c6172 	.word	0x202c6172
  404f24:	65737365 	.word	0x65737365
  404f28:	20686520 	.word	0x20686520
  404f2c:	74206d75 	.word	0x74206d75
  404f30:	65747365 	.word	0x65747365
  404f34:	00000a20 	.word	0x00000a20
  404f38:	00000043 	.word	0x00000043

00404f3c <_global_impure_ptr>:
  404f3c:	20400078                                x.@ 

00404f40 <zeroes.6993>:
  404f40:	30303030 30303030 30303030 30303030     0000000000000000
  404f50:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404f60:	00000000 33323130 37363534 62613938     ....0123456789ab
  404f70:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404f80 <blanks.6992>:
  404f80:	20202020 20202020 20202020 20202020                     

00404f90 <_init>:
  404f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f92:	bf00      	nop
  404f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404f96:	bc08      	pop	{r3}
  404f98:	469e      	mov	lr, r3
  404f9a:	4770      	bx	lr

00404f9c <__init_array_start>:
  404f9c:	00403401 	.word	0x00403401

00404fa0 <__frame_dummy_init_array_entry>:
  404fa0:	00400165                                e.@.

00404fa4 <_fini>:
  404fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404fa6:	bf00      	nop
  404fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404faa:	bc08      	pop	{r3}
  404fac:	469e      	mov	lr, r3
  404fae:	4770      	bx	lr

00404fb0 <__fini_array_start>:
  404fb0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d                                   ..=.

20400014 <g_rx_buffer>:
20400014:	0030 0000 0000 0000 0000 0000 0000 0000     0...............
	...

20400078 <impure_data>:
20400078:	0000 0000 0364 2040 03cc 2040 0434 2040     ....d.@ ..@ 4.@ 
	...
204000ac:	4f38 0040 0000 0000 0000 0000 0000 0000     8O@.............
	...
20400120:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400130:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

204004a0 <_impure_ptr>:
204004a0:	0078 2040                                   x.@ 

204004a4 <lc_ctype_charset>:
204004a4:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

204004c4 <__mb_cur_max>:
204004c4:	0001 0000                                   ....

204004c8 <__malloc_av_>:
	...
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 

204008d0 <__malloc_trim_threshold>:
204008d0:	0000 0002                                   ....

204008d4 <__malloc_sbrk_base>:
204008d4:	ffff ffff                                   ....

204008d8 <__wctomb>:
204008d8:	4cdd 0040                                   .L@.
