'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9 1x Mode Transmission Rules', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12 Port Initialization', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Port Initialization'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2 Idle Sequence Errors', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.1 IDLE1 Sequence Errors', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.5 Link Timeout', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.5 Link Time-Out'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.1 Level I Application Goals', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.2 Equalization', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.3 Equalization'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.3 Explanatory Note on Level I Transmitter and Receiver Specifications', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.4 Explanatory Note on Transmitter and Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1 Level I Short Run Transmitter Characteristics', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.1 Level I SR Transmitter Test Load', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.2 Level I SR Transmitter Baud Rate', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.3 Level I SR Transmitter Amplitude and Swing', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.4 Level I SR Transmitter Rise and Fall Times', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.5 Level I SR Transmitter Differential Pair Skew', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.8 Level I SR Transmitter Short Circuit Current', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.1.9 Level I SR Transmitter Template and Jitter', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2 Level I Long Run Transmitter Characteristics', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.1 Level I LR Transmitter Test Load', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.2 Level I LR Transmitter Baud Rate', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.3 Level I LR Transmitter Amplitude and Swing', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.4 Level I LR Transmitter Rise and Fall Times', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.5 Level I LR Transmitter Differential Pair Skew', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.8 Level I LR Transmitter Short Circuit Current', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.2.9 Level I LR Transmitter Template and Jitter', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3 Level I Receiver Specifications', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.1 Level I Receiver Input Baud Rate', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.2 Level I Receiver Reference Input Signals', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.3 Level I Receiver Input Signal Amplitude', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.4 Level I Receiver Absolute Input Voltage', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.5 Level I Receiver Input Common Mode Impedance', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.6 Level I Receiver Input Lane-to-Lane Skew', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.7 Level I Receiver Input Resistance and Return Loss', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4.3.8 Level I Receiver Input Jitter Tolerance', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5 Level I Measurement and Test Requirements', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1 Level I Transmitter Measurements', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1.1 Level I Eye Template Measurements', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.1 Eye template measurements'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1.2 Level I Jitter Test Measurements', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.2 Jitter test measurements'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.1.3 Level I Transmit Jitter Load', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.3 Transmit jitter'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.5.2 Level I Receiver Jitter Tolerance', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.4 Jitter tolerance'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Congestion Management', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Flow Arbitration', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Requirements'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Congestion Management Rules', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Flow Control Rules'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Congestion Management Rules', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Flow Control Rules'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Offset 0x10 Word 0)', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR  . (Block Offsets 0x5C, 7C, ... , 23C)', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)'
'2.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior', '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior'
'2.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior', '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register and Bit Behavior'
'2.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register, Bit and Bit Field Value Behavior', '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register and Bit Behavior'
'2.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior', '1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register and Bit Behavior'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.2 CRC-5 Parallel Code Generation', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.2 CRC-5 Parallel Code Generation'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.2 PCS Layer Functions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.2 PCS Layer Functions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.3 PMA Layer Functions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.3 PMA Layer Functions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.4 Definitions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.4 Definitions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5 8b/10b Transmission Code', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5 8b/10b Transmission Code'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.1 Character and Code-Group Notation', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.3 Idle (/I/)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.5 Skip (/R/)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 Idle Sequence 1 Generation', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9.1 Idle Sequence Generation'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11 Retimers and Repeaters', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 Retimers and Repeaters'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4 State Machines', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 State Machines'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1 State Machine Conventions, Functions and Variables', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.1 State Machine Conventions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.1 State Machine Conventions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.2 State Machine Functions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Control Symbols', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Control Symbols'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packets', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Packets'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.1 Packet Start', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.1 Packet Start'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Flow Control', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Flow Control'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1 Receiver-Controlled Flow Control', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.1 Receive Buffer Management', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.3 Receive Buffer Management'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.2 Effective Number of Free Receive Buffers', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.4 Effective Number of Free Receive Buffers'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.3 Speculative Packet Transmission', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.5 Speculative Packet Transmission'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13 Error Detection and Recovery', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Error Detection and Recovery'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3 Control Symbol Errors', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3 Control Symbol Errors'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.14 Power Management', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Power Management'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register, Bit and Bit Field Value Behavior', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register and Bit Behavior'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 LP-Serial Command and Status Registers (CSRs)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2 LP-Serial Lane Command and Status Registers (CSRs)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 VC Register Block Header (Block Offset 0x0)', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.2 Signal Definitions'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.1 General', '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)'
'2.2', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs', '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.1 Introduction', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Introduction'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.2 Requirements', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Requirements'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.3 Problem Illustration', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.3 Problem Illustration'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Fabric Link Congestion', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Fabric Link Congestion'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.4 Transport and Physical Layer Packet Format', '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Transport and Physical Layer Packet Format'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.7 Deadlock Considerations', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 Deadlock Considerations'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class)'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register and Bit Behavior'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Capability Registers (CARs)', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Capability Registers (CARs)'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6 Command and Status Registers (CSRs)', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Command and Status Registers (CSRs)'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
Unmatched new items, interleaved with old
Unmatched old items
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.1 Introduction'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Packets'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Control Symbols'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 PCS and PMA Layers'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.5 LP-Serial Protocol'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.6 LP-Serial Registers'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.7 Signal Descriptions'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.8 AC Electrical Specifications'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.9 Interface Management'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.10 System Resources'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.11 Manufacturability and Testability'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Register Map'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Command and Status Registers (CSRs)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 Register Map'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Command and Status Registers (CSRs)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.1 Register Map'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2 Command and Status Registers (CSRs)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
< '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs \(Block Offsets 0x40, 60, ..., 220)'
