library ieee;
use ieee.std_logic_1164.all;

entity lsu is
	port (
		clock, reset, enable							:in std_logic;
		core_state, mem_read_en, mem_write_en	:in std_logic;
		rs_out, rt_out									:in std_logic_vector(7 downto 0);
		mem_read_ready, mem_write_ready			:in std_logic;
		mem_read_data									:in std_logic_vector(7 downto 0);
		
		mem_read_addr, mem_write_addr				:out std_logic_vector(7 downto 0);
		mem_write_data									:out std_logic_vector(7 downto 0);
		lsu_state										:out std_logic_vector(1 downto 0);
		lsu_out											:out std_logic_vector(7 downto 0)
	);
end lsu;

architecture behavioural of lsu is
	--lsu_state: 00 IDLE, 01 REQ, 10 WAIT, 11 DONE
begin
	if rising_edge(clock) then
		if reset = '1' then
			lsu_state <= (others => '0');
			lsu_out <= (others => '0');
			mem_read_addr <= (others => '0');
			mem_write_addr <= (others => '0');
			mem_write_data <= (others => '0');
		elsif enable = '1' then
			if mem_read_en = '1' then --load instruction
				if lsu_state = "00" then
					if core_state = "011" then
						lsu_state = "01";
					end if;
				elsif lsu_state = "01" then
					mem_read_addr <= rs_out;
					lsu_state <= "10";
				elsif lsu_state = "10" then
					if mem_read_ready = '1' then
						lsu_out <= mem_read_data;
						lsu_state <= "11";
					end if;
				elsif lsu_state = "11" then
					if core_state = "110" then
						lsu_state <= "00";
					end if;
				end if;
			end if;
			elsif mem_write_en = '1' then --store instruction
				if lsu_state = "00" then
					if core_state = "011" then
						lsu_state = "01";
					end if;
				elsif lsu_state = "01" then
					mem_write_addr <= rs_out;
					mem_write_data <= rt_out;
					lsu_state <= "10";
				elsif lsu_state = "10" then
					if mem_write_ready = '1' then
						lsu_state <= "11";
					end if;
				elsif lsu_state = "11" then
					if core_state = "110" then
						lsu_state <= "00";
					end if;
				end if;
			end if;
	end if;
end behavioural;