# ðŸš¦ FSM-Based Traffic Light Controllers using Verilog HDL

---

## ðŸ“Œ Overview

This repository contains **two Finite State Machine (FSM)â€“based traffic light controller designs** implemented in **Verilog HDL**, targeting real-world traffic scenarios:

- **Highwayâ€“Country Road Traffic Light Controller**
- **Urban Intersection Traffic Light Controller**

Both designs are **fully synthesizable**, clock-driven, and verified using **Icarus Verilog** and **GTKWave**.  
The projects emphasize **practical traffic behavior modeling**, safety, and adaptability, making them suitable for **Intelligent Transportation Systems (ITS)** and digital design coursework.

---

## Tools & Technologies

- **Hardware Description Language:** Verilog HDL  
- **Simulation:** Icarus Verilog (`iverilog`, `vvp`)  
- **Waveform Visualization:** GTKWave  
- **Design Methodology:** FSM-based synchronous design  

---

# Highwayâ€“Country Road Traffic Light Controller

---

## Description

This controller manages a **highwayâ€“country road intersection**, prioritizing highway traffic while safely handling transitions.  
It supports **time-based operation**, switching behavior between **day mode** and **night mode**.

---

## Operating Modes

### Day Mode (05:00 â€“ 09:00)

- Controlled using vehicle sensor input
- Highway remains GREEN unless country-road traffic is detected
- Full transition sequence executed when required

### Night Mode (Outside 05:00 â€“ 09:00)

- Controlled using a character detector
- Traffic switches only on valid external input
- Reduces unnecessary signal changes during low traffic

---

## FSM States

- `s0` â€“ Highway Green, Country Red  
- `s1` â€“ Highway Green (delay)  
- `s2` â€“ Highway Yellow  
- `s3` â€“ Country Green, Highway Red  
- `s4` â€“ Country Yellow  

---

## Traffic Light Encoding

- `11` â†’ Green  
- `01` â†’ Yellow  
- `00` â†’ Red  

---

## Important Signals

- `clock` â€“ System clock  
- `clear` â€“ FSM reset  
- `X` â€“ Vehicle sensor (day mode)  
- `char[7:0]` â€“ Character input (night mode)  
- `state[2:0]` â€“ Current FSM state  
- `next_state[2:0]` â€“ Next FSM state  
- `hwy[1:0]` â€“ Highway traffic light  
- `country[1:0]` â€“ Country road traffic light  

---

## Simulation & Verification

The design is verified using:

- **Icarus Verilog** for compilation and simulation  
- **GTKWave** for waveform visualization  

---

## How to Run (Highway Controller)

```sh
iverilog -o trafficv2.out trafficv2.v tb_trafficv2.v
vvp trafficv2.out
gtkwave trafficv2.vcd
```

---
# Urban Traffic Light Controller

---

## Description

The **Urban Traffic Light Controller** models a smart city intersection with adaptive behavior.  
It extends a basic traffic FSM by incorporating **pedestrian safety, emergency vehicle priority, adaptive green timing, parking slot management, and early-morning flashing modes**.

---

## Key Features

- **Vehicle Traffic Handling**
  - Standard GREEN â†’ YELLOW â†’ RED sequencing
  - Vehicle presence detection

- **Pedestrian Crossing Phase**
  - Dedicated pedestrian FSM state
  - All vehicle traffic halted during crossing

- **Emergency Vehicle Override**
  - Immediate signal preemption
  - Forces GREEN signal for emergency clearance

- **Parking Slot Management**
  - Tracks available parking slots
  - Updates slot count on vehicle entry/exit

- **Adaptive Green Timing**
  - Shorter green duration during low traffic
  - Normal duration during peak traffic
    
---

## FSM States

- `IDLE`
- `GREEN`
- `YELLOW`
- `RED`
- `PEDESTRIAN`
- `EMERGENCY`
- `YELLOW_BLINK`

---

## Simulation & Verification

The design is verified using:

- **Icarus Verilog** for compilation and simulation  
- **GTKWave** for waveform visualization  

---

## How to Run (Urban Controller)

```sh
iverilog -o trafficv4.out trafficv4.v tb_trafficv4.v
vvp trafficv4.out
gtkwave trafficv4.vcd
```

---

## Learning Outcomes

- FSM-based digital system design
- Traffic control logic modeling
- Synchronous timing and state transitions
- Testbench-driven verification
- Real-world ITS behavior representation
