{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09459,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09927,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00540716,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00497917,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000605824,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00497917,
	"finish__design__instance__count__class:buffer": 44,
	"finish__design__instance__area__class:buffer": 71.288,
	"finish__design__instance__count__class:clock_buffer": 19,
	"finish__design__instance__area__class:clock_buffer": 24.206,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 11.704,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 4.256,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 9.842,
	"finish__design__instance__count__class:sequential_cell": 146,
	"finish__design__instance__area__class:sequential_cell": 666.064,
	"finish__design__instance__count__class:multi_input_combinational_cell": 341,
	"finish__design__instance__area__class:multi_input_combinational_cell": 624.834,
	"finish__design__instance__count": 581,
	"finish__design__instance__area": 1412.19,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.273156,
	"finish__clock__skew__setup": 0.00375049,
	"finish__clock__skew__hold": 0.00375049,
	"finish__timing__drv__max_slew_limit": 0.715888,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.861726,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00166891,
	"finish__power__switching__total": 0.000597559,
	"finish__power__leakage__total": 2.78345e-05,
	"finish__power__total": 0.0022943,
	"finish__design__io": 22,
	"finish__design__die__area": 241410,
	"finish__design__core__area": 238955,
	"finish__design__instance__count": 1981,
	"finish__design__instance__area": 1784.59,
	"finish__design__instance__count__stdcell": 1981,
	"finish__design__instance__area__stdcell": 1784.59,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00746834,
	"finish__design__instance__utilization__stdcell": 0.00746834,
	"finish__design__rows": 349,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 349,
	"finish__design__sites": 898326,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 898326,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}