diff --git a/arch/arm/boot/dts/sun8i-h3.dtsi b/arch/arm/boot/dts/sun8i-h3.dtsi
index 8a95e36..1101d2f 100644
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
@@ -52,4 +52,8 @@
 		interrupt-parent = <&gic>;

+       aliases {
+               ethernet0 = &emac;
+       };
+
 		cpus {
 		 		#address-cells = <1>;
@@ -140,6 +140,11 @@
 		#size-cells = <1>;
 		ranges;

+		syscon: syscon@01c00000 {
+			compatible = "syscon";
+			reg = <0x01c00000 0x1000>;
+		};
+
 		dma: dma-controller@01c02000 {
 			compatible = "allwinner,sun8i-h3-dma";
 			reg = <0x01c02000 0x1000>;
@@ -593,29 +593,19 @@
                        #size-cells = <0>;
                };

-               emac: ethernet@1c30000 {
-                       compatible = "allwinner,sun8i-h3-emac";
-                       syscon = <&syscon>;
-                       reg = <0x01c30000 0x104>;
-                       interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
-                       resets = <&ccu RST_BUS_EMAC>;
-                       reset-names = "ahb";
-                       clocks = <&ccu CLK_BUS_EMAC>;
-                       clock-names = "ahb";
-                       #address-cells = <1>;
-                       #size-cells = <0>;
-                       status = "disabled";
-
-                       mdio: mdio {
-                               #address-cells = <1>;
-                               #size-cells = <0>;
-                               int_mii_phy: ethernet-phy@1 {
-                                       reg = <1>;
-                                       clocks = <&ccu CLK_BUS_EPHY>;
-                                       resets = <&ccu RST_BUS_EPHY>;
-                               };
-                       };
-               };
+                emac: ethernet@1c30000 {
+                        compatible = "allwinner,sun8i-h3-emac";
+                        reg = <0x01c30000 0x104>, <0x01c00030 0x4>;
+                        reg-names = "emac", "syscon";
+                        interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+                        resets = <&ccu RST_BUS_EMAC>, <&ccu RST_BUS_EPHY>;
+                        reset-names = "ahb", "ephy";
+                        clocks = <&ccu CLK_BUS_EMAC>, <&ccu CLK_BUS_EPHY>;
+                        clock-names = "ahb", "ephy";
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        status = "disabled";
+                };

                gic: interrupt-controller@01c81000 {
                        compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
