Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'dina' [D:/1Learn/24Summer/Lxb/StarryCPU/mycpu_env/soc_verify/soc_bram/testbench/sync_ram.v:57]
WARNING: [VRFC 10-3129] assignment to input 'dina' [D:/1Learn/24Summer/Lxb/StarryCPU/mycpu_env/soc_verify/soc_bram/testbench/sync_ram.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.sync_ram(ADDR_WIDTH=18,DEPTH=262...
Compiling module xil_defaultlib.inst_ram_default
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.sync_ram(DEPTH=65536)
Compiling module xil_defaultlib.data_ram_default
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
