export MTI_HOME=/opt/intelFPGA/22.1std/questa_fse

export UVM_HOME=${MTI_HOME}/verilog_src/uvm-1.2