set ::env(PROJECT_NAME) viterb_encoder_and_decoder
set ::env(DESIGN_TOP) viterbi_tx_rx
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/viterb_encoder_and_decoder/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/viterb_encoder_and_decoder/rtl/viterbi_tx_rx.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
