//! **************************************************************************
// Written by: Map P.20131013 on Tue May 02 21:37:33 2017
//! **************************************************************************

SCHEMATIC START;
COMP "SRX1_RX" LOCATE = SITE "D15" LEVEL 1;
COMP "SRX1_TX" LOCATE = SITE "C16" LEVEL 1;
COMP "SRX2_RX" LOCATE = SITE "B12" LEVEL 1;
COMP "SRX2_TX" LOCATE = SITE "D11" LEVEL 1;
COMP "debug<10>" LOCATE = SITE "C6" LEVEL 1;
COMP "debug<11>" LOCATE = SITE "D6" LEVEL 1;
COMP "debug<12>" LOCATE = SITE "A5" LEVEL 1;
COMP "debug<20>" LOCATE = SITE "C14" LEVEL 1;
COMP "debug<13>" LOCATE = SITE "A4" LEVEL 1;
COMP "debug<21>" LOCATE = SITE "D12" LEVEL 1;
COMP "debug<14>" LOCATE = SITE "C5" LEVEL 1;
COMP "debug<22>" LOCATE = SITE "C10" LEVEL 1;
COMP "debug<30>" LOCATE = SITE "E12" LEVEL 1;
COMP "debug<15>" LOCATE = SITE "A3" LEVEL 1;
COMP "debug<23>" LOCATE = SITE "F15" LEVEL 1;
COMP "debug<31>" LOCATE = SITE "H13" LEVEL 1;
COMP "debug<16>" LOCATE = SITE "A18" LEVEL 1;
COMP "debug<24>" LOCATE = SITE "E14" LEVEL 1;
COMP "debug<17>" LOCATE = SITE "B18" LEVEL 1;
COMP "debug<25>" LOCATE = SITE "F14" LEVEL 1;
COMP "debug<18>" LOCATE = SITE "A17" LEVEL 1;
COMP "debug<26>" LOCATE = SITE "H14" LEVEL 1;
COMP "debug<19>" LOCATE = SITE "C17" LEVEL 1;
COMP "debug<27>" LOCATE = SITE "D13" LEVEL 1;
COMP "debug<28>" LOCATE = SITE "F13" LEVEL 1;
COMP "debug<29>" LOCATE = SITE "G13" LEVEL 1;
COMP "tx_codec_d<0>" LOCATE = SITE "T2" LEVEL 1;
COMP "tx_codec_d<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "tx_codec_d<2>" LOCATE = SITE "V2" LEVEL 1;
COMP "tx_codec_d<3>" LOCATE = SITE "N1" LEVEL 1;
COMP "tx_codec_d<4>" LOCATE = SITE "V3" LEVEL 1;
COMP "tx_codec_d<5>" LOCATE = SITE "T1" LEVEL 1;
COMP "tx_codec_d<6>" LOCATE = SITE "W1" LEVEL 1;
COMP "tx_codec_d<7>" LOCATE = SITE "U1" LEVEL 1;
COMP "tx_codec_d<8>" LOCATE = SITE "W3" LEVEL 1;
COMP "tx_codec_d<9>" LOCATE = SITE "U3" LEVEL 1;
COMP "IFCLK" LOCATE = SITE "H21" LEVEL 1;
COMP "PPS_IN_INT" LOCATE = SITE "A10" LEVEL 1;
COMP "PPS_IN_EXT" LOCATE = SITE "B10" LEVEL 1;
COMP "codec_fb_clk_p" LOCATE = SITE "P3" LEVEL 1;
COMP "debug_clk<0>" LOCATE = SITE "A12" LEVEL 1;
COMP "debug_clk<1>" LOCATE = SITE "C12" LEVEL 1;
COMP "gps_rxd" LOCATE = SITE "A15" LEVEL 1;
COMP "gps_txd" LOCATE = SITE "A14" LEVEL 1;
COMP "rx_codec_d<0>" LOCATE = SITE "M1" LEVEL 1;
COMP "rx_codec_d<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "rx_codec_d<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "rx_codec_d<3>" LOCATE = SITE "G3" LEVEL 1;
COMP "rx_codec_d<4>" LOCATE = SITE "M2" LEVEL 1;
COMP "tx_codec_d<10>" LOCATE = SITE "P2" LEVEL 1;
COMP "rx_codec_d<5>" LOCATE = SITE "J4" LEVEL 1;
COMP "tx_codec_d<11>" LOCATE = SITE "R3" LEVEL 1;
COMP "rx_codec_d<6>" LOCATE = SITE "L3" LEVEL 1;
COMP "rx_codec_d<7>" LOCATE = SITE "H1" LEVEL 1;
COMP "rx_codec_d<8>" LOCATE = SITE "L4" LEVEL 1;
COMP "rx_codec_d<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "ref_sel" LOCATE = SITE "AA14" LEVEL 1;
COMP "codec_data_clk_p" LOCATE = SITE "K3" LEVEL 1;
COMP "rx_frame_p" LOCATE = SITE "U4" LEVEL 1;
COMP "codec_sync" LOCATE = SITE "M3" LEVEL 1;
COMP "codec_txrx" LOCATE = SITE "M7" LEVEL 1;
COMP "tx_enable1" LOCATE = SITE "Y4" LEVEL 1;
COMP "tx_enable2" LOCATE = SITE "R19" LEVEL 1;
COMP "debug<0>" LOCATE = SITE "D10" LEVEL 1;
COMP "debug<1>" LOCATE = SITE "D9" LEVEL 1;
COMP "debug<2>" LOCATE = SITE "A8" LEVEL 1;
COMP "debug<3>" LOCATE = SITE "B8" LEVEL 1;
COMP "debug<4>" LOCATE = SITE "C8" LEVEL 1;
COMP "debug<5>" LOCATE = SITE "D8" LEVEL 1;
COMP "debug<6>" LOCATE = SITE "A7" LEVEL 1;
COMP "debug<7>" LOCATE = SITE "D7" LEVEL 1;
COMP "debug<8>" LOCATE = SITE "A6" LEVEL 1;
COMP "debug<9>" LOCATE = SITE "B6" LEVEL 1;
COMP "tx_frame_p" LOCATE = SITE "T3" LEVEL 1;
COMP "fx3_sclk" LOCATE = SITE "Y21" LEVEL 1;
COMP "fx3_mosi" LOCATE = SITE "AA20" LEVEL 1;
COMP "GPIF_D<10>" LOCATE = SITE "V21" LEVEL 1;
COMP "GPIF_D<11>" LOCATE = SITE "T22" LEVEL 1;
COMP "GPIF_D<12>" LOCATE = SITE "U22" LEVEL 1;
COMP "GPIF_D<20>" LOCATE = SITE "H22" LEVEL 1;
COMP "GPIF_D<13>" LOCATE = SITE "R22" LEVEL 1;
COMP "GPIF_D<21>" LOCATE = SITE "J20" LEVEL 1;
COMP "GPIF_D<14>" LOCATE = SITE "AA12" LEVEL 1;
COMP "GPIF_D<22>" LOCATE = SITE "K19" LEVEL 1;
COMP "GPIF_D<30>" LOCATE = SITE "G22" LEVEL 1;
COMP "GPIF_D<15>" LOCATE = SITE "AB12" LEVEL 1;
COMP "GPIF_D<23>" LOCATE = SITE "L19" LEVEL 1;
COMP "GPIF_D<31>" LOCATE = SITE "F22" LEVEL 1;
COMP "GPIF_D<16>" LOCATE = SITE "Y13" LEVEL 1;
COMP "GPIF_D<24>" LOCATE = SITE "N19" LEVEL 1;
COMP "GPIF_D<17>" LOCATE = SITE "N20" LEVEL 1;
COMP "GPIF_D<25>" LOCATE = SITE "K22" LEVEL 1;
COMP "GPIF_D<18>" LOCATE = SITE "T21" LEVEL 1;
COMP "GPIF_D<26>" LOCATE = SITE "L22" LEVEL 1;
COMP "GPIF_D<19>" LOCATE = SITE "K18" LEVEL 1;
COMP "GPIF_D<27>" LOCATE = SITE "L20" LEVEL 1;
COMP "GPIF_D<28>" LOCATE = SITE "J22" LEVEL 1;
COMP "GPIF_D<29>" LOCATE = SITE "K20" LEVEL 1;
COMP "cat_miso" LOCATE = SITE "V1" LEVEL 1;
COMP "cat_sclk" LOCATE = SITE "P7" LEVEL 1;
COMP "FX3_EXTINT" LOCATE = SITE "U20" LEVEL 1;
COMP "cat_mosi" LOCATE = SITE "T4" LEVEL 1;
COMP "rx_bandsel_a" LOCATE = SITE "C9" LEVEL 1;
COMP "rx_bandsel_b" LOCATE = SITE "A13" LEVEL 1;
COMP "rx_bandsel_c" LOCATE = SITE "E16" LEVEL 1;
COMP "GPIF_CTL11" LOCATE = SITE "M21" LEVEL 1;
COMP "GPIF_CTL12" LOCATE = SITE "M20" LEVEL 1;
COMP "fx3_ce" LOCATE = SITE "H20" LEVEL 1;
COMP "cat_ce" LOCATE = SITE "Y1" LEVEL 1;
COMP "cat_clkout_fpga" LOCATE = SITE "J3" LEVEL 1;
COMP "LED_TXRX1_RX" LOCATE = SITE "K16" LEVEL 1;
COMP "LED_TXRX1_TX" LOCATE = SITE "C22" LEVEL 1;
COMP "LED_TXRX2_RX" LOCATE = SITE "D21" LEVEL 1;
COMP "LED_TXRX2_TX" LOCATE = SITE "D22" LEVEL 1;
COMP "pll_ce" LOCATE = SITE "W11" LEVEL 1;
COMP "gps_lock" LOCATE = SITE "B14" LEVEL 1;
COMP "rx_codec_d<10>" LOCATE = SITE "N3" LEVEL 1;
COMP "rx_codec_d<11>" LOCATE = SITE "M4" LEVEL 1;
COMP "gps_txd_nmea" LOCATE = SITE "C15" LEVEL 1;
COMP "FPGA_RXD0" LOCATE = SITE "AB8" LEVEL 1;
COMP "FPGA_TXD0" LOCATE = SITE "AB7" LEVEL 1;
COMP "AUX_PWR_ON" LOCATE = SITE "B16" LEVEL 1;
COMP "GPIF_D<0>" LOCATE = SITE "T17" LEVEL 1;
COMP "GPIF_D<1>" LOCATE = SITE "U14" LEVEL 1;
COMP "GPIF_D<2>" LOCATE = SITE "U13" LEVEL 1;
COMP "GPIF_D<3>" LOCATE = SITE "AA6" LEVEL 1;
COMP "GPIF_D<4>" LOCATE = SITE "AB6" LEVEL 1;
COMP "GPIF_D<5>" LOCATE = SITE "Y3" LEVEL 1;
COMP "GPIF_D<6>" LOCATE = SITE "AB3" LEVEL 1;
COMP "GPIF_D<7>" LOCATE = SITE "AA4" LEVEL 1;
COMP "GPIF_D<8>" LOCATE = SITE "V20" LEVEL 1;
COMP "GPIF_D<9>" LOCATE = SITE "AB2" LEVEL 1;
COMP "pll_lock" LOCATE = SITE "AB10" LEVEL 1;
COMP "pll_sclk" LOCATE = SITE "Y12" LEVEL 1;
COMP "pll_mosi" LOCATE = SITE "AB11" LEVEL 1;
COMP "GPIF_CTL0" LOCATE = SITE "P22" LEVEL 1;
COMP "GPIF_CTL1" LOCATE = SITE "N22" LEVEL 1;
COMP "GPIF_CTL2" LOCATE = SITE "AA18" LEVEL 1;
COMP "GPIF_CTL3" LOCATE = SITE "AB18" LEVEL 1;
COMP "GPIF_CTL4" LOCATE = SITE "P19" LEVEL 1;
COMP "GPIF_CTL5" LOCATE = SITE "AA2" LEVEL 1;
COMP "GPIF_CTL6" LOCATE = SITE "M22" LEVEL 1;
COMP "GPIF_CTL7" LOCATE = SITE "AB19" LEVEL 1;
COMP "GPIF_CTL8" LOCATE = SITE "M19" LEVEL 1;
COMP "GPIF_CTL9" LOCATE = SITE "R20" LEVEL 1;
COMP "codec_main_clk_n" LOCATE = SITE "K4" LEVEL 1;
COMP "codec_main_clk_p" LOCATE = SITE "K5" LEVEL 1;
COMP "codec_en_agc" LOCATE = SITE "P6" LEVEL 1;
COMP "codec_ctrl_out<0>" LOCATE = SITE "D1" LEVEL 1;
COMP "codec_ctrl_out<1>" LOCATE = SITE "C1" LEVEL 1;
COMP "codec_ctrl_out<2>" LOCATE = SITE "H3" LEVEL 1;
COMP "codec_ctrl_out<3>" LOCATE = SITE "F3" LEVEL 1;
COMP "codec_ctrl_out<4>" LOCATE = SITE "P1" LEVEL 1;
COMP "codec_ctrl_out<5>" LOCATE = SITE "J1" LEVEL 1;
COMP "codec_ctrl_out<6>" LOCATE = SITE "B1" LEVEL 1;
COMP "codec_enable" LOCATE = SITE "J6" LEVEL 1;
COMP "codec_ctrl_out<7>" LOCATE = SITE "H2" LEVEL 1;
COMP "codec_ctrl_in<0>" LOCATE = SITE "E3" LEVEL 1;
COMP "codec_ctrl_in<1>" LOCATE = SITE "F2" LEVEL 1;
COMP "codec_ctrl_in<2>" LOCATE = SITE "F1" LEVEL 1;
COMP "codec_ctrl_in<3>" LOCATE = SITE "E1" LEVEL 1;
COMP "codec_reset" LOCATE = SITE "Y2" LEVEL 1;
COMP "LED_RX1" LOCATE = SITE "C20" LEVEL 1;
COMP "LED_RX2" LOCATE = SITE "L15" LEVEL 1;
COMP "SFDX1_RX" LOCATE = SITE "A16" LEVEL 1;
COMP "SFDX1_TX" LOCATE = SITE "D14" LEVEL 1;
COMP "SFDX2_RX" LOCATE = SITE "C11" LEVEL 1;
COMP "SFDX2_TX" LOCATE = SITE "A11" LEVEL 1;
COMP "tx_bandsel_a" LOCATE = SITE "C13" LEVEL 1;
COMP "tx_bandsel_b" LOCATE = SITE "D17" LEVEL 1;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17_pins<26> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17" PINNAME CLKAWRCLK;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17_pins<27> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17" PINNAME CLKBRDCLK;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2" PINNAME CLKB;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1_pins<24> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1" PINNAME CLKA;
PIN b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1_pins<25> = BEL
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17_pins<26> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17" PINNAME CLKAWRCLK;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17_pins<27> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17" PINNAME CLKBRDCLK;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2" PINNAME CLKB;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1_pins<24> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1" PINNAME CLKA;
PIN b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1_pins<25> = BEL
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1" PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<24>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16"
        PINNAME CLKA;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<25>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16"
        PINNAME CLKB;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<26>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17"
        PINNAME CLKAWRCLK;
PIN
        b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<27>
        = BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17"
        PINNAME CLKBRDCLK;
PIN b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram_pins<20> = BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram" PINNAME
        CLKAWRCLK;
PIN b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram_pins<21> = BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram" PINNAME
        CLKBRDCLK;
PIN b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram_pins<20> = BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram" PINNAME
        CLKAWRCLK;
PIN b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram_pins<21> = BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram" PINNAME
        CLKBRDCLK;
PIN
        b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1"
        PINNAME CLKB;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<28>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2"
        PINNAME CLKA;
PIN
        slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<29>
        = BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2"
        PINNAME CLKB;
PIN slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram_pins<18> = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram" PINNAME
        CLKA;
PIN slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram_pins<19> = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram" PINNAME
        CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31"
        PINNAME CLKB;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<28>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32"
        PINNAME CLKA;
PIN
        slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<29>
        = BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32"
        PINNAME CLKB;
PIN S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<1> = BEL
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN" PINNAME CK0;
PIN S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<2> = BEL
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN" PINNAME CK1;
TIMEGRP gpif_clk = BEL "clocks_ready" BEL "misc_outs_r_0" BEL "misc_outs_r_1"
        BEL "misc_outs_r_3" BEL "misc_outs_r_4" BEL "misc_outs_r_5" BEL
        "misc_outs_r_6" BEL "misc_outs_r_7" BEL "misc_outs_r_8" BEL
        "gpif_sync/reset_out_tmp" BEL "gpif_sync/reset_int" BEL
        "clocks_ready_count_0" BEL "clocks_ready_count_1" BEL
        "clocks_ready_count_2" BEL "clocks_ready_count_3" BEL
        "clocks_ready_count_4" BEL "clocks_ready_count_5" BEL
        "clocks_ready_count_6" BEL "clocks_ready_count_7" BEL
        "clocks_ready_count_8" BEL "clocks_ready_count_9" BEL
        "clocks_ready_count_10" BEL "clocks_ready_count_11" BEL
        "clocks_ready_count_12" BEL "clocks_ready_count_13" BEL
        "clocks_ready_count_14" BEL "clocks_ready_count_15" BEL
        "slave_fifo32/state_FSM_FFd2" BEL "slave_fifo32/state_FSM_FFd3" BEL
        "slave_fifo32/state_FSM_FFd1" BEL "slave_fifo32/state_FSM_FFd4" BEL
        "slave_fifo32/gpif_data_in_31" BEL "slave_fifo32/gpif_data_in_30" BEL
        "slave_fifo32/gpif_data_in_29" BEL "slave_fifo32/gpif_data_in_28" BEL
        "slave_fifo32/gpif_data_in_27" BEL "slave_fifo32/gpif_data_in_26" BEL
        "slave_fifo32/gpif_data_in_25" BEL "slave_fifo32/gpif_data_in_24" BEL
        "slave_fifo32/gpif_data_in_23" BEL "slave_fifo32/gpif_data_in_22" BEL
        "slave_fifo32/gpif_data_in_21" BEL "slave_fifo32/gpif_data_in_20" BEL
        "slave_fifo32/gpif_data_in_19" BEL "slave_fifo32/gpif_data_in_18" BEL
        "slave_fifo32/gpif_data_in_17" BEL "slave_fifo32/gpif_data_in_16" BEL
        "slave_fifo32/gpif_data_in_15" BEL "slave_fifo32/gpif_data_in_14" BEL
        "slave_fifo32/gpif_data_in_13" BEL "slave_fifo32/gpif_data_in_12" BEL
        "slave_fifo32/gpif_data_in_11" BEL "slave_fifo32/gpif_data_in_10" BEL
        "slave_fifo32/gpif_data_in_9" BEL "slave_fifo32/gpif_data_in_8" BEL
        "slave_fifo32/gpif_data_in_7" BEL "slave_fifo32/gpif_data_in_6" BEL
        "slave_fifo32/gpif_data_in_5" BEL "slave_fifo32/gpif_data_in_4" BEL
        "slave_fifo32/gpif_data_in_3" BEL "slave_fifo32/gpif_data_in_2" BEL
        "slave_fifo32/gpif_data_in_1" BEL "slave_fifo32/gpif_data_in_0" BEL
        "slave_fifo32/idle_cycles_2" BEL "slave_fifo32/idle_cycles_1" BEL
        "slave_fifo32/idle_cycles_0" BEL "slave_fifo32/transfer_size_7" BEL
        "slave_fifo32/transfer_size_6" BEL "slave_fifo32/transfer_size_5" BEL
        "slave_fifo32/transfer_size_4" BEL "slave_fifo32/transfer_size_3" BEL
        "slave_fifo32/transfer_size_2" BEL "slave_fifo32/transfer_size_1" BEL
        "slave_fifo32/transfer_size_0" BEL "slave_fifo32/rx_eop2" BEL
        "slave_fifo32/rx_eop1" BEL "slave_fifo32/slrd5" BEL
        "slave_fifo32/slrd4" BEL "slave_fifo32/slrd3" BEL "slave_fifo32/slrd2"
        BEL "slave_fifo32/slrd1" BEL "slave_fifo32/fx3_ready1" BEL
        "slave_fifo32/fx3_wmark1" BEL "slave_fifo32/fifoadr_1" BEL
        "slave_fifo32/fifoadr_0" BEL "slave_fifo32/fx3_ready" BEL
        "slave_fifo32/write_ready_go" BEL "slave_fifo32/read_ready_go" BEL
        "slave_fifo32/fifo_nearly_full" BEL "slave_fifo32/fx3_wmark" BEL
        "b200_core/lock_state_0" BEL "b200_core/lock_state_1" BEL
        "b200_core/lock_state_r_0" BEL "b200_core/lock_state_r_1" BEL
        "b200_core/sr_rdback/out_1" BEL "b200_core/sr_rdback/out_0" BEL
        "b200_core/sr_sync/out_2" BEL "b200_core/sr_sync/out_1" BEL
        "b200_core/sr_sync/out_0" BEL "b200_core/pps_gen/count_0" BEL
        "b200_core/pps_gen/count_1" BEL "b200_core/pps_gen/count_2" BEL
        "b200_core/pps_gen/count_3" BEL "b200_core/pps_gen/count_4" BEL
        "b200_core/pps_gen/count_5" BEL "b200_core/pps_gen/count_6" BEL
        "b200_core/pps_gen/count_7" BEL "b200_core/pps_gen/count_8" BEL
        "b200_core/pps_gen/count_9" BEL "b200_core/pps_gen/count_10" BEL
        "b200_core/pps_gen/count_11" BEL "b200_core/pps_gen/count_12" BEL
        "b200_core/pps_gen/count_13" BEL "b200_core/pps_gen/count_14" BEL
        "b200_core/pps_gen/count_15" BEL "b200_core/pps_gen/count_16" BEL
        "b200_core/pps_gen/count_17" BEL "b200_core/pps_gen/count_18" BEL
        "b200_core/pps_gen/count_19" BEL "b200_core/pps_gen/count_20" BEL
        "b200_core/pps_gen/count_21" BEL "b200_core/pps_gen/count_22" BEL
        "b200_core/pps_gen/count_23" BEL "b200_core/pps_gen/count_24" BEL
        "b200_core/pps_gen/count_25" BEL "b200_core/pps_gen/count_26" BEL
        "b200_core/demux_for_ctrl/dm_state_FSM_FFd1" BEL
        "b200_core/demux_for_ctrl/dm_state_FSM_FFd2" BEL
        "b200_core/demux_for_ctrl/dm_state_FSM_FFd3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_1" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_0" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_2" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_64" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_63" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_62" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_61" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_60" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_59" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_58" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_57" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_56" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_55" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_54" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_53" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_52" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_51" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_50" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_49" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_48" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_47" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_46" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_45" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_44" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_43" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_42" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_41" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_40" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_39" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_38" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_37" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_36" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_35" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_34" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_33" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_32" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_31" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_30" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_29" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_28" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_27" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_26" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_25" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_24" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_23" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_22" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_21" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_20" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_19" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_18" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_17" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_16" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_15" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_14" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_13" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_12" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_11" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_10" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_9" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_8" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_7" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_6" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_5" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_4" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_2" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_1" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_0" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_4" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_3" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_1" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_0" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_2" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_64" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_61" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_47" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_46" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_45" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_44" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_43" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_42" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_41" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_40" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_39" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_38" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_37" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_36" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_35" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_34" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_33" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_32" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_31" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_30" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_29" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_28" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_27" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_26" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_25" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_24" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_23" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_22" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_21" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_20" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_19" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_18" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_17" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_16" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_15" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_14" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_13" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_12" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_11" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_10" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_9" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_8" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_7" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_6" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_5" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_4" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_3" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_2" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_1" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_0" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[64].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_3" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_1" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_0" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_64" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_63" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_62" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_61" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_60" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_59" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_58" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_57" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_56" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_55" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_54" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_53" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_52" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_51" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_50" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_49" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_48" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_47" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_46" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_45" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_44" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_43" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_42" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_41" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_40" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_39" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_38" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_37" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_36" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_35" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_34" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_33" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_32" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_31" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_30" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_29" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_28" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_27" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_26" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_25" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_24" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_23" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_22" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_21" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_20" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_19" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_18" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_17" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_16" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_15" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_14" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_13" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_12" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_11" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_10" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_9" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_8" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_7" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_6" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_5" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_4" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_3" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_1" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_0" BEL
        "b200_core/extra_rx_buff/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_11" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_10" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_9" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_8" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_7" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_6" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_5" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_4" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_3" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_2" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_1" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_0" BEL
        "b200_core/extra_rx_buff/fifo_bram/read_state_FSM_FFd1" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_11" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_10" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_9" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_8" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_7" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_6" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_5" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_4" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_3" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_2" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_1" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_0" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_64" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_63" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_62" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_61" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_60" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_59" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_58" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_57" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_56" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_55" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_54" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_53" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_52" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_51" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_50" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_49" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_48" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_47" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_46" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_45" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_44" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_43" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_42" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_41" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_40" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_39" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_38" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_37" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_36" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_35" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_34" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_33" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_32" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_31" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_30" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_29" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_28" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_27" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_26" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_25" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_24" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_23" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_22" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_21" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_20" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_19" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_18" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_17" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_16" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_15" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_14" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_13" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_12" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_11" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_10" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_9" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_8" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_7" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_6" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_5" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_4" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_3" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_2" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_1" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_0" BEL
        "b200_core/extra_tx_buff/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/extra_tx_buff/fifo_bram/read_state_FSM_FFd1" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_11" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_10" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_9" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_8" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_7" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_6" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_5" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_4" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_3" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_2" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_1" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_0" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_64" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_63" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_62" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_61" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_60" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_59" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_58" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_57" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_56" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_55" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_54" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_53" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_52" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_51" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_50" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_49" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_48" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_47" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_46" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_45" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_44" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_43" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_42" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_41" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_40" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_39" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_38" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_37" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_36" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_35" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_34" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_33" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_32" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_31" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_30" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_29" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_28" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_27" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_26" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_25" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_24" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_23" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_22" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_21" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_20" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_19" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_18" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_17" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_16" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_15" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_14" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_13" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_12" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_11" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_10" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_9" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_8" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_7" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_6" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_5" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_4" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_3" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_2" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_1" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_0" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd2" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd1" BEL
        "b200_core/radio_ctrl_proc/seqnum_11" BEL
        "b200_core/radio_ctrl_proc/seqnum_10" BEL
        "b200_core/radio_ctrl_proc/seqnum_9" BEL
        "b200_core/radio_ctrl_proc/seqnum_8" BEL
        "b200_core/radio_ctrl_proc/seqnum_7" BEL
        "b200_core/radio_ctrl_proc/seqnum_6" BEL
        "b200_core/radio_ctrl_proc/seqnum_5" BEL
        "b200_core/radio_ctrl_proc/seqnum_4" BEL
        "b200_core/radio_ctrl_proc/seqnum_3" BEL
        "b200_core/radio_ctrl_proc/seqnum_2" BEL
        "b200_core/radio_ctrl_proc/seqnum_1" BEL
        "b200_core/radio_ctrl_proc/seqnum_0" BEL
        "b200_core/radio_ctrl_proc/sid_31" BEL
        "b200_core/radio_ctrl_proc/sid_30" BEL
        "b200_core/radio_ctrl_proc/sid_29" BEL
        "b200_core/radio_ctrl_proc/sid_28" BEL
        "b200_core/radio_ctrl_proc/sid_27" BEL
        "b200_core/radio_ctrl_proc/sid_26" BEL
        "b200_core/radio_ctrl_proc/sid_25" BEL
        "b200_core/radio_ctrl_proc/sid_24" BEL
        "b200_core/radio_ctrl_proc/sid_23" BEL
        "b200_core/radio_ctrl_proc/sid_22" BEL
        "b200_core/radio_ctrl_proc/sid_21" BEL
        "b200_core/radio_ctrl_proc/sid_20" BEL
        "b200_core/radio_ctrl_proc/sid_19" BEL
        "b200_core/radio_ctrl_proc/sid_18" BEL
        "b200_core/radio_ctrl_proc/sid_17" BEL
        "b200_core/radio_ctrl_proc/sid_16" BEL
        "b200_core/radio_ctrl_proc/sid_15" BEL
        "b200_core/radio_ctrl_proc/sid_14" BEL
        "b200_core/radio_ctrl_proc/sid_13" BEL
        "b200_core/radio_ctrl_proc/sid_12" BEL
        "b200_core/radio_ctrl_proc/sid_11" BEL
        "b200_core/radio_ctrl_proc/sid_10" BEL
        "b200_core/radio_ctrl_proc/sid_9" BEL
        "b200_core/radio_ctrl_proc/sid_8" BEL
        "b200_core/radio_ctrl_proc/sid_7" BEL
        "b200_core/radio_ctrl_proc/sid_6" BEL
        "b200_core/radio_ctrl_proc/sid_5" BEL
        "b200_core/radio_ctrl_proc/sid_4" BEL
        "b200_core/radio_ctrl_proc/sid_3" BEL
        "b200_core/radio_ctrl_proc/sid_2" BEL
        "b200_core/radio_ctrl_proc/sid_1" BEL
        "b200_core/radio_ctrl_proc/sid_0" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_0"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_1"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_2"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_3"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_4"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_5"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_6"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_7"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_8"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_9"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_10"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_11"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_12"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_13"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_14"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_15"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_16"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_17"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_18"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_19"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_20"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_21"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_22"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_23"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_24"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_25"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_26"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_27"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_28"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_29"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_30"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_31"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_32"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_33"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_34"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_35"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_36"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_37"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_38"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_39"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_40"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_41"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_42"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_43"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_44"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_45"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_46"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_47"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_48"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_49"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_50"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_51"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_52"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_53"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_54"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_55"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_56"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_57"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_58"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_59"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_60"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_61"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_62"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_63"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_64"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_0"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_1"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_2"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_3"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_4"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_5"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_6"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_7"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_8"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_9"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_10"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_11"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_0"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_1"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_2"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_3"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_4"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_5"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_6"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_7"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_8"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_9"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_10"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_11"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd2"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_0"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_1"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_2"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_3"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_4"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_5"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_6"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_7"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_8"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_9"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_10"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_11"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_12"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_13"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_14"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_15"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_16"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_17"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_18"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_19"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_20"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_21"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_22"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_23"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_24"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_25"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_26"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_27"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_28"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_29"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_30"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_31"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_32"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_33"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_34"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_35"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_36"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_37"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_38"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_39"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_40"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_41"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_42"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_43"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_44"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_45"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_46"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_47"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_48"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_49"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_50"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_51"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_52"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_53"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_54"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_55"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_56"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_57"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_58"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_59"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_60"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_61"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_62"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_63"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_64"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_2" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_0" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_3" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_0"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_1"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_2"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_3"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_4"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_5"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_6"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_7"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_8"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_9"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_10"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_11"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_12"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_13"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_14"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_15"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_16"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_17"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_18"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_19"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_20"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_21"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_22"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_23"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_24"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_25"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_26"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_27"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_28"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_29"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_30"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_31"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_32"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_33"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_34"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_35"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_36"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_37"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_38"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_39"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_40"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_41"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_42"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_43"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_44"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_45"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_46"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_47"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_48"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_49"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_50"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_51"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_52"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_53"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_54"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_55"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_56"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_57"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_58"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_59"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_60"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_61"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_62"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_63"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_64"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_2" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_0" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_3" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_4" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/buffer_whole_pkt/num_packets_7" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_6" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_5" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_4" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_3" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_2" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_1" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_0" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_0" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_1" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_2" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_3" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_4" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_5" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_6" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_7" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_8" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_9" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_10" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_11" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_12" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_13" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_14" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_15" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_16" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_17" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_18" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_19" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_20" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_21" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_22" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_23" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_24" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_25" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_26" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_27" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_28" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_29" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_30" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_31" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_32" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_33" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_34" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_35" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_36" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_37" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_38" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_39" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_40" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_41" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_42" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_43" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_44" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_45" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_46" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_47" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_48" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_49" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_50" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_51" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_52" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_53" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_54" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_55" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_56" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_57" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_58" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_59" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_60" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_61" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_62" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_63" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_64" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_2" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_0" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_1" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_3" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_4" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/mux_for_rx/mx_state_FSM_FFd3" BEL
        "b200_core/mux_for_rx/mx_state_FSM_FFd4" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_0" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_1" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_2" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_3" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_4" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_5" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_6" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_7" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_8" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_9" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_10" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_11" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_12" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_13" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_14" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_15" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_16" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_17" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_18" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_19" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_20" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_21" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_22" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_23" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_24" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_25" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_26" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_27" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_28" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_29" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_30" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_31" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_32" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_33" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_34" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_35" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_36" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_37" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_38" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_39" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_40" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_41" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_42" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_43" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_44" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_45" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_46" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_47" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_48" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_49" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_50" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_51" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_52" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_53" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_54" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_55" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_56" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_57" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_58" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_59" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_60" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_61" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_62" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_63" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_64" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_2" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_0" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_1" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_3" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_4" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd1" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd2" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd3" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd4" BEL
        "b200_core/uart/seqnum_11" BEL "b200_core/uart/seqnum_10" BEL
        "b200_core/uart/seqnum_9" BEL "b200_core/uart/seqnum_8" BEL
        "b200_core/uart/seqnum_7" BEL "b200_core/uart/seqnum_6" BEL
        "b200_core/uart/seqnum_5" BEL "b200_core/uart/seqnum_4" BEL
        "b200_core/uart/seqnum_3" BEL "b200_core/uart/seqnum_2" BEL
        "b200_core/uart/seqnum_1" BEL "b200_core/uart/seqnum_0" BEL
        "b200_core/uart/context_packet_gen/cp_state_FSM_FFd2" BEL
        "b200_core/uart/rxd_state_FSM_FFd1" BEL
        "b200_core/uart/context_packet_gen/cp_state_FSM_FFd1" BEL
        "b200_core/uart/txd_state_1" BEL "b200_core/uart/txd_state_0" BEL
        "b200_core/uart/clkdiv_15" BEL "b200_core/uart/clkdiv_14" BEL
        "b200_core/uart/clkdiv_13" BEL "b200_core/uart/clkdiv_12" BEL
        "b200_core/uart/clkdiv_11" BEL "b200_core/uart/clkdiv_10" BEL
        "b200_core/uart/clkdiv_9" BEL "b200_core/uart/clkdiv_8" BEL
        "b200_core/uart/clkdiv_7" BEL "b200_core/uart/clkdiv_6" BEL
        "b200_core/uart/clkdiv_5" BEL "b200_core/uart/clkdiv_4" BEL
        "b200_core/uart/clkdiv_3" BEL "b200_core/uart/clkdiv_2" BEL
        "b200_core/uart/clkdiv_1" BEL "b200_core/uart/clkdiv_0" BEL
        "b200_core/uart/sid_31" BEL "b200_core/uart/sid_30" BEL
        "b200_core/uart/sid_29" BEL "b200_core/uart/sid_28" BEL
        "b200_core/uart/sid_27" BEL "b200_core/uart/sid_26" BEL
        "b200_core/uart/sid_25" BEL "b200_core/uart/sid_24" BEL
        "b200_core/uart/sid_23" BEL "b200_core/uart/sid_22" BEL
        "b200_core/uart/sid_21" BEL "b200_core/uart/sid_20" BEL
        "b200_core/uart/sid_19" BEL "b200_core/uart/sid_18" BEL
        "b200_core/uart/sid_17" BEL "b200_core/uart/sid_16" BEL
        "b200_core/uart/sid_15" BEL "b200_core/uart/sid_14" BEL
        "b200_core/uart/sid_13" BEL "b200_core/uart/sid_12" BEL
        "b200_core/uart/sid_11" BEL "b200_core/uart/sid_10" BEL
        "b200_core/uart/sid_9" BEL "b200_core/uart/sid_8" BEL
        "b200_core/uart/sid_7" BEL "b200_core/uart/sid_6" BEL
        "b200_core/uart/sid_5" BEL "b200_core/uart/sid_4" BEL
        "b200_core/uart/sid_3" BEL "b200_core/uart/sid_2" BEL
        "b200_core/uart/sid_1" BEL "b200_core/uart/sid_0" BEL
        "b200_core/uart/simple_uart_rx/sr_7" BEL
        "b200_core/uart/simple_uart_rx/sr_6" BEL
        "b200_core/uart/simple_uart_rx/sr_5" BEL
        "b200_core/uart/simple_uart_rx/sr_4" BEL
        "b200_core/uart/simple_uart_rx/sr_3" BEL
        "b200_core/uart/simple_uart_rx/sr_2" BEL
        "b200_core/uart/simple_uart_rx/sr_1" BEL
        "b200_core/uart/simple_uart_rx/sr_0" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_15" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_14" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_13" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_12" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_11" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_10" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_9" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_8" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_7" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_6" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_5" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_4" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_3" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_2" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_1" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_0" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_3" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_2" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_1" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_0" BEL
        "b200_core/uart/simple_uart_rx/rx_d2" BEL
        "b200_core/uart/simple_uart_rx/rx_d1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_6" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_5" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_4" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_3" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_2" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_0" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/read_state_FSM_FFd1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_6" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_5" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_4" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_3" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_2" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_0" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_0" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_1" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_2" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_3" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_4" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_5" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_6" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_0" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_1" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_2" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_3" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_4" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_5" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_6" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_15" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_14" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_13" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_12" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_11" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_10" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_9" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_8" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_7" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_6" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_5" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_4" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_3" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_2" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_1" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_0" BEL
        "b200_core/uart/simple_uart_tx/tx" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_3" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_2" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_1" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_0" BEL
        "b200_core/sr_misc/out_8" BEL "b200_core/sr_misc/out_7" BEL
        "b200_core/sr_misc/out_6" BEL "b200_core/sr_misc/out_5" BEL
        "b200_core/sr_misc/out_4" BEL "b200_core/sr_misc/out_3" BEL
        "b200_core/sr_misc/out_1" BEL "b200_core/sr_misc/out_0" BEL
        "b200_core/sr_gpsdo_st/out_7" BEL "b200_core/sr_gpsdo_st/out_6" BEL
        "b200_core/sr_gpsdo_st/out_5" BEL "b200_core/sr_gpsdo_st/out_4" BEL
        "b200_core/sr_gpsdo_st/out_3" BEL "b200_core/sr_gpsdo_st/out_2" BEL
        "b200_core/sr_gpsdo_st/out_1" BEL "b200_core/sr_gpsdo_st/out_0" BEL
        "b200_core/misc_spi/mosi" BEL "b200_core/misc_spi/state_2" BEL
        "b200_core/misc_spi/state_1" BEL "b200_core/misc_spi/state_0" BEL
        "b200_core/misc_spi/sclk_counter_15" BEL
        "b200_core/misc_spi/sclk_counter_14" BEL
        "b200_core/misc_spi/sclk_counter_13" BEL
        "b200_core/misc_spi/sclk_counter_12" BEL
        "b200_core/misc_spi/sclk_counter_11" BEL
        "b200_core/misc_spi/sclk_counter_10" BEL
        "b200_core/misc_spi/sclk_counter_9" BEL
        "b200_core/misc_spi/sclk_counter_8" BEL
        "b200_core/misc_spi/sclk_counter_7" BEL
        "b200_core/misc_spi/sclk_counter_6" BEL
        "b200_core/misc_spi/sclk_counter_5" BEL
        "b200_core/misc_spi/sclk_counter_4" BEL
        "b200_core/misc_spi/sclk_counter_3" BEL
        "b200_core/misc_spi/sclk_counter_2" BEL
        "b200_core/misc_spi/sclk_counter_1" BEL
        "b200_core/misc_spi/sclk_counter_0" BEL "b200_core/misc_spi/sen_reg_1"
        BEL "b200_core/misc_spi/sen_reg_0" BEL
        "b200_core/misc_spi/datain_reg_31" BEL
        "b200_core/misc_spi/datain_reg_30" BEL
        "b200_core/misc_spi/datain_reg_29" BEL
        "b200_core/misc_spi/datain_reg_28" BEL
        "b200_core/misc_spi/datain_reg_27" BEL
        "b200_core/misc_spi/datain_reg_26" BEL
        "b200_core/misc_spi/datain_reg_25" BEL
        "b200_core/misc_spi/datain_reg_24" BEL
        "b200_core/misc_spi/datain_reg_23" BEL
        "b200_core/misc_spi/datain_reg_22" BEL
        "b200_core/misc_spi/datain_reg_21" BEL
        "b200_core/misc_spi/datain_reg_20" BEL
        "b200_core/misc_spi/datain_reg_19" BEL
        "b200_core/misc_spi/datain_reg_18" BEL
        "b200_core/misc_spi/datain_reg_17" BEL
        "b200_core/misc_spi/datain_reg_16" BEL
        "b200_core/misc_spi/datain_reg_15" BEL
        "b200_core/misc_spi/datain_reg_14" BEL
        "b200_core/misc_spi/datain_reg_13" BEL
        "b200_core/misc_spi/datain_reg_12" BEL
        "b200_core/misc_spi/datain_reg_11" BEL
        "b200_core/misc_spi/datain_reg_10" BEL
        "b200_core/misc_spi/datain_reg_9" BEL
        "b200_core/misc_spi/datain_reg_8" BEL
        "b200_core/misc_spi/datain_reg_7" BEL
        "b200_core/misc_spi/datain_reg_6" BEL
        "b200_core/misc_spi/datain_reg_5" BEL
        "b200_core/misc_spi/datain_reg_4" BEL
        "b200_core/misc_spi/datain_reg_3" BEL
        "b200_core/misc_spi/datain_reg_2" BEL
        "b200_core/misc_spi/datain_reg_1" BEL
        "b200_core/misc_spi/datain_reg_0" BEL
        "b200_core/misc_spi/bit_counter_6" BEL
        "b200_core/misc_spi/bit_counter_5" BEL
        "b200_core/misc_spi/bit_counter_4" BEL
        "b200_core/misc_spi/bit_counter_3" BEL
        "b200_core/misc_spi/bit_counter_2" BEL
        "b200_core/misc_spi/bit_counter_1" BEL
        "b200_core/misc_spi/bit_counter_0" BEL
        "b200_core/misc_spi/divider_sr/out_15" BEL
        "b200_core/misc_spi/divider_sr/out_14" BEL
        "b200_core/misc_spi/divider_sr/out_13" BEL
        "b200_core/misc_spi/divider_sr/out_12" BEL
        "b200_core/misc_spi/divider_sr/out_11" BEL
        "b200_core/misc_spi/divider_sr/out_10" BEL
        "b200_core/misc_spi/divider_sr/out_9" BEL
        "b200_core/misc_spi/divider_sr/out_8" BEL
        "b200_core/misc_spi/divider_sr/out_7" BEL
        "b200_core/misc_spi/divider_sr/out_6" BEL
        "b200_core/misc_spi/divider_sr/out_5" BEL
        "b200_core/misc_spi/divider_sr/out_4" BEL
        "b200_core/misc_spi/divider_sr/out_3" BEL
        "b200_core/misc_spi/divider_sr/out_2" BEL
        "b200_core/misc_spi/divider_sr/out_1" BEL
        "b200_core/misc_spi/divider_sr/out_0" BEL
        "b200_core/misc_spi/ctrl_sr/out_31" BEL
        "b200_core/misc_spi/ctrl_sr/out_30" BEL
        "b200_core/misc_spi/ctrl_sr/out_29" BEL
        "b200_core/misc_spi/ctrl_sr/out_28" BEL
        "b200_core/misc_spi/ctrl_sr/out_27" BEL
        "b200_core/misc_spi/ctrl_sr/out_26" BEL
        "b200_core/misc_spi/ctrl_sr/out_25" BEL
        "b200_core/misc_spi/ctrl_sr/out_24" BEL
        "b200_core/misc_spi/ctrl_sr/out_1" BEL
        "b200_core/misc_spi/ctrl_sr/out_0" BEL
        "b200_core/misc_spi/data_sr/out_31" BEL
        "b200_core/misc_spi/data_sr/out_30" BEL
        "b200_core/misc_spi/data_sr/out_29" BEL
        "b200_core/misc_spi/data_sr/out_28" BEL
        "b200_core/misc_spi/data_sr/out_27" BEL
        "b200_core/misc_spi/data_sr/out_26" BEL
        "b200_core/misc_spi/data_sr/out_25" BEL
        "b200_core/misc_spi/data_sr/out_24" BEL
        "b200_core/misc_spi/data_sr/out_23" BEL
        "b200_core/misc_spi/data_sr/out_22" BEL
        "b200_core/misc_spi/data_sr/out_21" BEL
        "b200_core/misc_spi/data_sr/out_20" BEL
        "b200_core/misc_spi/data_sr/out_19" BEL
        "b200_core/misc_spi/data_sr/out_18" BEL
        "b200_core/misc_spi/data_sr/out_17" BEL
        "b200_core/misc_spi/data_sr/out_16" BEL
        "b200_core/misc_spi/data_sr/out_15" BEL
        "b200_core/misc_spi/data_sr/out_14" BEL
        "b200_core/misc_spi/data_sr/out_13" BEL
        "b200_core/misc_spi/data_sr/out_12" BEL
        "b200_core/misc_spi/data_sr/out_11" BEL
        "b200_core/misc_spi/data_sr/out_10" BEL
        "b200_core/misc_spi/data_sr/out_9" BEL
        "b200_core/misc_spi/data_sr/out_8" BEL
        "b200_core/misc_spi/data_sr/out_7" BEL
        "b200_core/misc_spi/data_sr/out_6" BEL
        "b200_core/misc_spi/data_sr/out_5" BEL
        "b200_core/misc_spi/data_sr/out_4" BEL
        "b200_core/misc_spi/data_sr/out_3" BEL
        "b200_core/misc_spi/data_sr/out_2" BEL
        "b200_core/misc_spi/data_sr/out_1" BEL
        "b200_core/misc_spi/data_sr/out_0" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_0" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_1" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_2" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_3" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_4" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_5" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_6" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_7" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_8" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_9" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_10" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_11" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_12" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_13" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_14" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_15" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_16" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_17" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_18" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_19" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_20" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_21" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_22" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_23" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_24" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_25" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_26" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_27" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_28" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_29" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_30" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_31" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_32" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_33" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_34" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_35" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_36" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_37" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_38" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_39" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_40" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_41" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_42" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_43" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_44" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_45" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_46" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_47" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_48" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_49" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_50" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_51" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_52" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_53" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_54" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_55" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_56" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_57" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_58" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_59" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_60" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_61" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_62" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_63" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_64" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_2" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_0" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_1" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_3" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_4" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/demux_for_tx/dm_state_FSM_FFd1" BEL
        "b200_core/demux_for_tx/dm_state_FSM_FFd2" BEL
        "b200_core/demux_for_tx/dm_state_FSM_FFd3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/full" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/empty" BEL
        "b200_core/uart_timing_fifo/fifo_short/full" BEL
        "b200_core/uart_timing_fifo/fifo_short/empty" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/full" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/empty" BEL
        "b200_core/extra_rx_buff/fifo_bram/full_reg" BEL
        "b200_core/extra_tx_buff/fifo_bram/full_reg" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/full_reg"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/empty" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/full" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/empty" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/full" BEL
        "b200_core/mux_for_rx/axi_fifo_short/empty" BEL
        "b200_core/mux_for_rx/axi_fifo_short/full" BEL
        "b200_core/mux_for_resp/axi_fifo_short/empty" BEL
        "b200_core/mux_for_resp/axi_fifo_short/full" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/full_reg" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/full_reg" BEL
        "b200_core/demux_for_tx/axi_fifo_short/empty" BEL
        "b200_core/demux_for_tx/axi_fifo_short/full" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tvalid" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tvalid" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tvalid" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tvalid" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tvalid" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tvalid"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/empty_reg"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tvalid"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tvalid"
        BEL "b200_core/mux_for_rx/axi_fifo_short/o_tvalid" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tvalid" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/o_tvalid" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/o_tvalid" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/empty_reg" BEL
        "b200_core/misc_spi/sclk_reg" BEL "b200_core/misc_spi/ready_reg" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tvalid" BEL
        "b200_core/uart/rxd_state_FSM_FFd2" BEL
        "b200_core/misc_spi/data_sr/changed" BEL "b200_core/uart/rxd_enable"
        BEL "b200_core/radio_ctrl_proc/time_compare/Mcompar_now_cy<21>_FRB"
        BEL "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr1_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr2_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr3_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr4_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr5_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr6_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr7_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr8_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr9_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr10_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr11_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr1_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr2_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr3_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr4_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr5_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr6_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr7_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr8_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr9_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr10_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr11_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr1_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr2_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr3_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr4_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr5_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr6_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr7_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr8_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr9_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr10_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr11_FRB" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr1_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr2_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr3_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr4_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr5_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr6_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr7_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr8_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr9_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr10_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr11_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr1_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr2_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr3_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr4_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr5_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr6_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr7_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr8_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr9_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr10_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr11_FRB"
        BEL "b200_core/uart/Result<0>_FRB" BEL "b200_core/uart/Result<1>_FRB"
        BEL "b200_core/uart/Result<2>_FRB" BEL "b200_core/uart/Result<3>_FRB"
        BEL "b200_core/uart/Result<4>_FRB" BEL "b200_core/uart/Result<5>_FRB"
        BEL "b200_core/uart/Result<6>_FRB" BEL "b200_core/uart/Result<7>_FRB"
        BEL "b200_core/uart/Result<8>_FRB" BEL "b200_core/uart/Result<9>_FRB"
        BEL "b200_core/uart/Result<10>_FRB" BEL
        "b200_core/uart/Result<11>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<0>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<1>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<2>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<3>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<4>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<5>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<6>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<7>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<8>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<9>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<10>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<11>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<12>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<13>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<14>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<15>_FRB" BEL
        "b200_core/uart/context_packet_gen/o_tvalid1_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi1_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi11_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi21_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi31_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi41_FRB" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_4_BRB0" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB0" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB1" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB2" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB4" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB5" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB0" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB1" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB2" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB3" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB4" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB5" BEL
        "b200_core/misc_spi/dataout_reg_31_BRB0" BEL
        "b200_core/misc_spi/dataout_reg_31_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_31_BRB2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB3" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB4" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB5" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB6" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB7" BEL
        "b200_core/misc_spi/dataout_reg_30_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_30_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_29_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_29_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_28_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_28_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_27_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_27_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_26_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_26_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_25_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_25_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_24_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_24_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_23_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_23_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_22_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_22_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_21_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_21_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_20_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_20_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_19_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_19_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_18_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_18_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_17_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_17_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_16_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_16_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_15_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_15_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_14_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_14_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_13_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_13_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_12_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_12_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_11_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_11_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_10_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_10_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_9_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_9_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_8_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_8_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_7_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_7_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_6_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_6_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_5_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_5_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_4_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_4_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_3_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_3_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_2_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_2_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_1_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_1_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_0_BRB1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_4_BRB1" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_11" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_10" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_9" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_8" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_7" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_6" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_5" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_4" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_3" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_2" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_1" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_0" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr1_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr2_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr3_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr4_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr5_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr6_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr7_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr8_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr9_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr10_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr11_FRB" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17_pins<26>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17_pins<27>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17_pins<26>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17_pins<27>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1_pins<25>" PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<26>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<27>"
        PIN
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram_pins<20>"
        PIN
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram_pins<21>"
        PIN
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram_pins<20>"
        PIN
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram_pins<21>"
        BEL "b200_core/misc_spi/Mshreg_miso_pipe" BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_60"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_59"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_53"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_51"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_49"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_48"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_45"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_43"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_41"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_39"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_38"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_60"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_59"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_53"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_51"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_49"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_48"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_45"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_43"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_41"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_39"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_38"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_7"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_6"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_5"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_4"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_3"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_2"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_1"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_7"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_6"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_5"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_4"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_3"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_2"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_1"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_8" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_9" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_10" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_11" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_12" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_13" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_14" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_15" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_16" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_17" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_18" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_19" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_20" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_21" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_22" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_23" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_24" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_25" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_26" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_27" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_28" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_29" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_30" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_31" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/read_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/read_state_FSM_FFd1"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_15" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_14" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_13" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_12" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_11" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_10" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_9" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_8" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_2"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_3"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_4"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_5"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_6"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_7"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_15" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_14" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_13" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_12" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_11" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_10" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_9" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_8" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/state_FSM_FFd1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/state_FSM_FFd2" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_5"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_1"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_2"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_3"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_0" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_1" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_2" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_3" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_4" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_5" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_6" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_7" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_8" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_9" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_10" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_11" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_12" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_13" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_14" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_15" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_16" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_17" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_18" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_19" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_20" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_21" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_22" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_23" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_24" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_25" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_26" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_27" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_28" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_29" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_30" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_31" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_15" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_14" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_13" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_12" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_11" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_10" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_9" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_8" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_7" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_6" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_5" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_4" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_3" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_2" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_1" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_0" BEL
        "slave_fifo32/fifo64_to_gpif2_resp/fifo64_to_fifo32/state" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/fifo64_to_fifo32/state" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/full_reg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/full"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/state" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/full_reg" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/full_reg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/full"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/empty"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/full"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/state" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/empty"
        BEL "slave_fifo32/pktend" BEL "slave_fifo32/slwr" BEL
        "slave_fifo32/rx_eop" BEL "slave_fifo32/slrd" BEL
        "slave_fifo32/first_read" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/empty_reg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tvalid"
        BEL "slave_fifo32/sloe_1" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/dump" BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/dump" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/dump" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/dump" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_0" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_0"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_7"
        BEL "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<0>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<1>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<2>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<3>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<4>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<5>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<6>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<7>_FRB" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<1>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<2>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<3>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<4>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<5>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<6>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<7>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<8>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<9>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<10>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<11>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<12>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<13>_FRB"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<0>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<1>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<2>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<3>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<4>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<5>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<6>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<7>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<0>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<1>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<2>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<3>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<4>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<5>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<6>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<7>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<1>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<2>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<3>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<4>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<5>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<6>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<7>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<8>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<9>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<10>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<11>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<12>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<13>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB5"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB1"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB2"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB3"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB4"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB5"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB1"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB2"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB3"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB4"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB5"
        BEL "slave_fifo32/next_addr_1_BRB0" BEL
        "slave_fifo32/next_addr_0_BRB0" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB0"
        BEL "slave_fifo32/fifoadr_0_1" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/full_1"
        BEL "slave_fifo32/sloe" BEL "slave_fifo32/gpif_data_out_31_1" BEL
        "slave_fifo32/slwr_1" BEL "slave_fifo32/sloe_34" BEL
        "slave_fifo32/slrd_1" BEL "slave_fifo32/pktend_1" BEL
        "slave_fifo32/fifoadr_1_1" BEL "slave_fifo32/fifoadr_0_2" BEL
        "slave_fifo32/sloe_33" BEL "slave_fifo32/gpif_data_out_31" BEL
        "slave_fifo32/sloe_32" BEL "slave_fifo32/gpif_data_out_30" BEL
        "slave_fifo32/sloe_31" BEL "slave_fifo32/gpif_data_out_29" BEL
        "slave_fifo32/sloe_30" BEL "slave_fifo32/gpif_data_out_28" BEL
        "slave_fifo32/sloe_29" BEL "slave_fifo32/gpif_data_out_27" BEL
        "slave_fifo32/sloe_28" BEL "slave_fifo32/gpif_data_out_26" BEL
        "slave_fifo32/sloe_27" BEL "slave_fifo32/gpif_data_out_25" BEL
        "slave_fifo32/sloe_26" BEL "slave_fifo32/gpif_data_out_24" BEL
        "slave_fifo32/sloe_25" BEL "slave_fifo32/gpif_data_out_23" BEL
        "slave_fifo32/sloe_24" BEL "slave_fifo32/gpif_data_out_22" BEL
        "slave_fifo32/sloe_23" BEL "slave_fifo32/gpif_data_out_21" BEL
        "slave_fifo32/sloe_22" BEL "slave_fifo32/gpif_data_out_20" BEL
        "slave_fifo32/sloe_21" BEL "slave_fifo32/gpif_data_out_19" BEL
        "slave_fifo32/sloe_20" BEL "slave_fifo32/gpif_data_out_18" BEL
        "slave_fifo32/sloe_19" BEL "slave_fifo32/gpif_data_out_17" BEL
        "slave_fifo32/sloe_18" BEL "slave_fifo32/gpif_data_out_16" BEL
        "slave_fifo32/sloe_17" BEL "slave_fifo32/gpif_data_out_15" BEL
        "slave_fifo32/sloe_16" BEL "slave_fifo32/gpif_data_out_14" BEL
        "slave_fifo32/sloe_15" BEL "slave_fifo32/gpif_data_out_13" BEL
        "slave_fifo32/sloe_14" BEL "slave_fifo32/gpif_data_out_12" BEL
        "slave_fifo32/sloe_13" BEL "slave_fifo32/gpif_data_out_11" BEL
        "slave_fifo32/sloe_12" BEL "slave_fifo32/gpif_data_out_10" BEL
        "slave_fifo32/sloe_11" BEL "slave_fifo32/gpif_data_out_9" BEL
        "slave_fifo32/sloe_10" BEL "slave_fifo32/gpif_data_out_8" BEL
        "slave_fifo32/sloe_9" BEL "slave_fifo32/gpif_data_out_7" BEL
        "slave_fifo32/sloe_8" BEL "slave_fifo32/gpif_data_out_6" BEL
        "slave_fifo32/sloe_7" BEL "slave_fifo32/gpif_data_out_5" BEL
        "slave_fifo32/sloe_6" BEL "slave_fifo32/gpif_data_out_4" BEL
        "slave_fifo32/sloe_5" BEL "slave_fifo32/gpif_data_out_3" BEL
        "slave_fifo32/sloe_4" BEL "slave_fifo32/gpif_data_out_2" BEL
        "slave_fifo32/sloe_3" BEL "slave_fifo32/gpif_data_out_1" BEL
        "slave_fifo32/sloe_2" BEL "slave_fifo32/gpif_data_out_0" PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram_pins<18>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram_pins<19>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<29>"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        PIN "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<1>" PIN
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<2>" PIN
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<1>" PIN
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<2>";
TIMEGRP gen_clks_clkfx = BEL "clocks_ready" BEL "misc_outs_r_0" BEL
        "misc_outs_r_1" BEL "misc_outs_r_3" BEL "misc_outs_r_4" BEL
        "misc_outs_r_5" BEL "misc_outs_r_6" BEL "misc_outs_r_7" BEL
        "misc_outs_r_8" BEL "gpif_sync/reset_out_tmp" BEL
        "gpif_sync/reset_int" BEL "clocks_ready_count_0" BEL
        "clocks_ready_count_1" BEL "clocks_ready_count_2" BEL
        "clocks_ready_count_3" BEL "clocks_ready_count_4" BEL
        "clocks_ready_count_5" BEL "clocks_ready_count_6" BEL
        "clocks_ready_count_7" BEL "clocks_ready_count_8" BEL
        "clocks_ready_count_9" BEL "clocks_ready_count_10" BEL
        "clocks_ready_count_11" BEL "clocks_ready_count_12" BEL
        "clocks_ready_count_13" BEL "clocks_ready_count_14" BEL
        "clocks_ready_count_15" BEL "gen_clks/clkout2_buf" BEL
        "slave_fifo32/state_FSM_FFd2" BEL "slave_fifo32/state_FSM_FFd3" BEL
        "slave_fifo32/state_FSM_FFd1" BEL "slave_fifo32/state_FSM_FFd4" BEL
        "slave_fifo32/gpif_data_in_31" BEL "slave_fifo32/gpif_data_in_30" BEL
        "slave_fifo32/gpif_data_in_29" BEL "slave_fifo32/gpif_data_in_28" BEL
        "slave_fifo32/gpif_data_in_27" BEL "slave_fifo32/gpif_data_in_26" BEL
        "slave_fifo32/gpif_data_in_25" BEL "slave_fifo32/gpif_data_in_24" BEL
        "slave_fifo32/gpif_data_in_23" BEL "slave_fifo32/gpif_data_in_22" BEL
        "slave_fifo32/gpif_data_in_21" BEL "slave_fifo32/gpif_data_in_20" BEL
        "slave_fifo32/gpif_data_in_19" BEL "slave_fifo32/gpif_data_in_18" BEL
        "slave_fifo32/gpif_data_in_17" BEL "slave_fifo32/gpif_data_in_16" BEL
        "slave_fifo32/gpif_data_in_15" BEL "slave_fifo32/gpif_data_in_14" BEL
        "slave_fifo32/gpif_data_in_13" BEL "slave_fifo32/gpif_data_in_12" BEL
        "slave_fifo32/gpif_data_in_11" BEL "slave_fifo32/gpif_data_in_10" BEL
        "slave_fifo32/gpif_data_in_9" BEL "slave_fifo32/gpif_data_in_8" BEL
        "slave_fifo32/gpif_data_in_7" BEL "slave_fifo32/gpif_data_in_6" BEL
        "slave_fifo32/gpif_data_in_5" BEL "slave_fifo32/gpif_data_in_4" BEL
        "slave_fifo32/gpif_data_in_3" BEL "slave_fifo32/gpif_data_in_2" BEL
        "slave_fifo32/gpif_data_in_1" BEL "slave_fifo32/gpif_data_in_0" BEL
        "slave_fifo32/idle_cycles_2" BEL "slave_fifo32/idle_cycles_1" BEL
        "slave_fifo32/idle_cycles_0" BEL "slave_fifo32/transfer_size_7" BEL
        "slave_fifo32/transfer_size_6" BEL "slave_fifo32/transfer_size_5" BEL
        "slave_fifo32/transfer_size_4" BEL "slave_fifo32/transfer_size_3" BEL
        "slave_fifo32/transfer_size_2" BEL "slave_fifo32/transfer_size_1" BEL
        "slave_fifo32/transfer_size_0" BEL "slave_fifo32/rx_eop2" BEL
        "slave_fifo32/rx_eop1" BEL "slave_fifo32/slrd5" BEL
        "slave_fifo32/slrd4" BEL "slave_fifo32/slrd3" BEL "slave_fifo32/slrd2"
        BEL "slave_fifo32/slrd1" BEL "slave_fifo32/fx3_ready1" BEL
        "slave_fifo32/fx3_wmark1" BEL "slave_fifo32/fifoadr_1" BEL
        "slave_fifo32/fifoadr_0" BEL "slave_fifo32/fx3_ready" BEL
        "slave_fifo32/write_ready_go" BEL "slave_fifo32/read_ready_go" BEL
        "slave_fifo32/fifo_nearly_full" BEL "slave_fifo32/fx3_wmark" BEL
        "b200_core/lock_state_0" BEL "b200_core/lock_state_1" BEL
        "b200_core/lock_state_r_0" BEL "b200_core/lock_state_r_1" BEL
        "b200_core/sr_rdback/out_1" BEL "b200_core/sr_rdback/out_0" BEL
        "b200_core/sr_sync/out_2" BEL "b200_core/sr_sync/out_1" BEL
        "b200_core/sr_sync/out_0" BEL "b200_core/pps_gen/count_0" BEL
        "b200_core/pps_gen/count_1" BEL "b200_core/pps_gen/count_2" BEL
        "b200_core/pps_gen/count_3" BEL "b200_core/pps_gen/count_4" BEL
        "b200_core/pps_gen/count_5" BEL "b200_core/pps_gen/count_6" BEL
        "b200_core/pps_gen/count_7" BEL "b200_core/pps_gen/count_8" BEL
        "b200_core/pps_gen/count_9" BEL "b200_core/pps_gen/count_10" BEL
        "b200_core/pps_gen/count_11" BEL "b200_core/pps_gen/count_12" BEL
        "b200_core/pps_gen/count_13" BEL "b200_core/pps_gen/count_14" BEL
        "b200_core/pps_gen/count_15" BEL "b200_core/pps_gen/count_16" BEL
        "b200_core/pps_gen/count_17" BEL "b200_core/pps_gen/count_18" BEL
        "b200_core/pps_gen/count_19" BEL "b200_core/pps_gen/count_20" BEL
        "b200_core/pps_gen/count_21" BEL "b200_core/pps_gen/count_22" BEL
        "b200_core/pps_gen/count_23" BEL "b200_core/pps_gen/count_24" BEL
        "b200_core/pps_gen/count_25" BEL "b200_core/pps_gen/count_26" BEL
        "b200_core/demux_for_ctrl/dm_state_FSM_FFd1" BEL
        "b200_core/demux_for_ctrl/dm_state_FSM_FFd2" BEL
        "b200_core/demux_for_ctrl/dm_state_FSM_FFd3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_1" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_0" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_2" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_64" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_63" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_62" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_61" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_60" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_59" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_58" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_57" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_56" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_55" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_54" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_53" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_52" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_51" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_50" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_49" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_48" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_47" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_46" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_45" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_44" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_43" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_42" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_41" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_40" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_39" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_38" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_37" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_36" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_35" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_34" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_33" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_32" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_31" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_30" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_29" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_28" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_27" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_26" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_25" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_24" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_23" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_22" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_21" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_20" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_19" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_18" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_17" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_16" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_15" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_14" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_13" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_12" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_11" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_10" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_9" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_8" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_7" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_6" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_5" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_4" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_2" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_1" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tdata_0" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_4" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_3" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_1" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_0" BEL
        "b200_core/uart_timing_fifo/fifo_short/a_2" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_64" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_61" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_47" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_46" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_45" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_44" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_43" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_42" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_41" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_40" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_39" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_38" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_37" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_36" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_35" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_34" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_33" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_32" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_31" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_30" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_29" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_28" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_27" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_26" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_25" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_24" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_23" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_22" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_21" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_20" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_19" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_18" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_17" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_16" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_15" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_14" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_13" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_12" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_11" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_10" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_9" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_8" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_7" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_6" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_5" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_4" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_3" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_2" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_1" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tdata_0" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[64].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_3" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_1" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_0" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_64" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_63" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_62" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_61" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_60" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_59" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_58" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_57" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_56" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_55" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_54" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_53" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_52" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_51" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_50" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_49" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_48" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_47" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_46" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_45" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_44" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_43" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_42" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_41" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_40" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_39" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_38" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_37" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_36" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_35" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_34" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_33" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_32" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_31" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_30" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_29" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_28" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_27" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_26" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_25" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_24" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_23" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_22" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_21" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_20" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_19" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_18" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_17" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_16" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_15" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_14" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_13" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_12" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_11" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_10" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_9" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_8" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_7" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_6" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_5" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_4" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_3" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_1" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tdata_0" BEL
        "b200_core/extra_rx_buff/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_11" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_10" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_9" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_8" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_7" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_6" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_5" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_4" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_3" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_2" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_1" BEL
        "b200_core/extra_rx_buff/fifo_bram/wr_addr_0" BEL
        "b200_core/extra_rx_buff/fifo_bram/read_state_FSM_FFd1" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_11" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_10" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_9" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_8" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_7" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_6" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_5" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_4" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_3" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_2" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_1" BEL
        "b200_core/extra_rx_buff/fifo_bram/rd_addr_0" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_64" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_63" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_62" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_61" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_60" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_59" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_58" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_57" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_56" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_55" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_54" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_53" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_52" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_51" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_50" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_49" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_48" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_47" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_46" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_45" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_44" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_43" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_42" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_41" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_40" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_39" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_38" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_37" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_36" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_35" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_34" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_33" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_32" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_31" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_30" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_29" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_28" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_27" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_26" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_25" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_24" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_23" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_22" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_21" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_20" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_19" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_18" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_17" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_16" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_15" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_14" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_13" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_12" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_11" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_10" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_9" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_8" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_7" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_6" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_5" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_4" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_3" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_2" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_1" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tdata_0" BEL
        "b200_core/extra_tx_buff/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/extra_tx_buff/fifo_bram/read_state_FSM_FFd1" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_11" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_10" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_9" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_8" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_7" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_6" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_5" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_4" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_3" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_2" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_1" BEL
        "b200_core/extra_tx_buff/fifo_bram/rd_addr_0" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_64" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_63" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_62" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_61" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_60" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_59" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_58" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_57" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_56" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_55" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_54" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_53" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_52" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_51" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_50" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_49" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_48" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_47" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_46" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_45" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_44" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_43" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_42" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_41" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_40" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_39" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_38" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_37" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_36" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_35" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_34" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_33" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_32" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_31" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_30" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_29" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_28" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_27" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_26" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_25" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_24" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_23" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_22" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_21" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_20" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_19" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_18" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_17" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_16" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_15" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_14" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_13" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_12" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_11" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_10" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_9" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_8" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_7" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_6" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_5" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_4" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_3" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_2" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_1" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tdata_0" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd2" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd1" BEL
        "b200_core/radio_ctrl_proc/seqnum_11" BEL
        "b200_core/radio_ctrl_proc/seqnum_10" BEL
        "b200_core/radio_ctrl_proc/seqnum_9" BEL
        "b200_core/radio_ctrl_proc/seqnum_8" BEL
        "b200_core/radio_ctrl_proc/seqnum_7" BEL
        "b200_core/radio_ctrl_proc/seqnum_6" BEL
        "b200_core/radio_ctrl_proc/seqnum_5" BEL
        "b200_core/radio_ctrl_proc/seqnum_4" BEL
        "b200_core/radio_ctrl_proc/seqnum_3" BEL
        "b200_core/radio_ctrl_proc/seqnum_2" BEL
        "b200_core/radio_ctrl_proc/seqnum_1" BEL
        "b200_core/radio_ctrl_proc/seqnum_0" BEL
        "b200_core/radio_ctrl_proc/sid_31" BEL
        "b200_core/radio_ctrl_proc/sid_30" BEL
        "b200_core/radio_ctrl_proc/sid_29" BEL
        "b200_core/radio_ctrl_proc/sid_28" BEL
        "b200_core/radio_ctrl_proc/sid_27" BEL
        "b200_core/radio_ctrl_proc/sid_26" BEL
        "b200_core/radio_ctrl_proc/sid_25" BEL
        "b200_core/radio_ctrl_proc/sid_24" BEL
        "b200_core/radio_ctrl_proc/sid_23" BEL
        "b200_core/radio_ctrl_proc/sid_22" BEL
        "b200_core/radio_ctrl_proc/sid_21" BEL
        "b200_core/radio_ctrl_proc/sid_20" BEL
        "b200_core/radio_ctrl_proc/sid_19" BEL
        "b200_core/radio_ctrl_proc/sid_18" BEL
        "b200_core/radio_ctrl_proc/sid_17" BEL
        "b200_core/radio_ctrl_proc/sid_16" BEL
        "b200_core/radio_ctrl_proc/sid_15" BEL
        "b200_core/radio_ctrl_proc/sid_14" BEL
        "b200_core/radio_ctrl_proc/sid_13" BEL
        "b200_core/radio_ctrl_proc/sid_12" BEL
        "b200_core/radio_ctrl_proc/sid_11" BEL
        "b200_core/radio_ctrl_proc/sid_10" BEL
        "b200_core/radio_ctrl_proc/sid_9" BEL
        "b200_core/radio_ctrl_proc/sid_8" BEL
        "b200_core/radio_ctrl_proc/sid_7" BEL
        "b200_core/radio_ctrl_proc/sid_6" BEL
        "b200_core/radio_ctrl_proc/sid_5" BEL
        "b200_core/radio_ctrl_proc/sid_4" BEL
        "b200_core/radio_ctrl_proc/sid_3" BEL
        "b200_core/radio_ctrl_proc/sid_2" BEL
        "b200_core/radio_ctrl_proc/sid_1" BEL
        "b200_core/radio_ctrl_proc/sid_0" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_0"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_1"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_2"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_3"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_4"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_5"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_6"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_7"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_8"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_9"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_10"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_11"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_12"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_13"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_14"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_15"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_16"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_17"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_18"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_19"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_20"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_21"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_22"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_23"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_24"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_25"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_26"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_27"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_28"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_29"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_30"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_31"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_32"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_33"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_34"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_35"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_36"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_37"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_38"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_39"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_40"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_41"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_42"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_43"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_44"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_45"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_46"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_47"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_48"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_49"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_50"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_51"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_52"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_53"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_54"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_55"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_56"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_57"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_58"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_59"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_60"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_61"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_62"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_63"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_64"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_0"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_1"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_2"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_3"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_4"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_5"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_6"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_7"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_8"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_9"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_10"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_11"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_0"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_1"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_2"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_3"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_4"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_5"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_6"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_7"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_8"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_9"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_10"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_11"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd2"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_0"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_1"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_2"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_3"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_4"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_5"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_6"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_7"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_8"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_9"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_10"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_11"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_12"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_13"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_14"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_15"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_16"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_17"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_18"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_19"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_20"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_21"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_22"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_23"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_24"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_25"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_26"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_27"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_28"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_29"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_30"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_31"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_32"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_33"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_34"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_35"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_36"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_37"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_38"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_39"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_40"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_41"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_42"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_43"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_44"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_45"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_46"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_47"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_48"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_49"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_50"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_51"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_52"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_53"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_54"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_55"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_56"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_57"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_58"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_59"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_60"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_61"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_62"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_63"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_64"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_2" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_0" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_3" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_0"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_1"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_2"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_3"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_4"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_5"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_6"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_7"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_8"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_9"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_10"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_11"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_12"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_13"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_14"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_15"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_16"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_17"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_18"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_19"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_20"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_21"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_22"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_23"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_24"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_25"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_26"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_27"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_28"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_29"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_30"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_31"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_32"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_33"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_34"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_35"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_36"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_37"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_38"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_39"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_40"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_41"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_42"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_43"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_44"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_45"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_46"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_47"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_48"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_49"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_50"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_51"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_52"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_53"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_54"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_55"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_56"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_57"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_58"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_59"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_60"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_61"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_62"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_63"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_64"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_2" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_0" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_3" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/a_4" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/buffer_whole_pkt/num_packets_7" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_6" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_5" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_4" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_3" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_2" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_1" BEL
        "b200_core/radio_0/buffer_whole_pkt/num_packets_0" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_0" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_1" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_2" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_3" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_4" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_5" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_6" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_7" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_8" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_9" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_10" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_11" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_12" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_13" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_14" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_15" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_16" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_17" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_18" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_19" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_20" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_21" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_22" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_23" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_24" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_25" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_26" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_27" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_28" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_29" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_30" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_31" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_32" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_33" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_34" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_35" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_36" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_37" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_38" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_39" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_40" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_41" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_42" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_43" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_44" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_45" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_46" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_47" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_48" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_49" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_50" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_51" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_52" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_53" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_54" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_55" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_56" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_57" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_58" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_59" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_60" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_61" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_62" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_63" BEL
        "b200_core/mux_for_rx/axi_fifo_short/o_tdata_64" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_2" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_0" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_1" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_3" BEL
        "b200_core/mux_for_rx/axi_fifo_short/a_4" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/mux_for_rx/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/mux_for_rx/mx_state_FSM_FFd3" BEL
        "b200_core/mux_for_rx/mx_state_FSM_FFd4" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_0" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_1" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_2" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_3" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_4" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_5" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_6" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_7" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_8" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_9" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_10" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_11" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_12" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_13" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_14" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_15" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_16" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_17" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_18" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_19" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_20" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_21" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_22" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_23" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_24" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_25" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_26" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_27" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_28" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_29" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_30" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_31" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_32" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_33" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_34" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_35" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_36" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_37" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_38" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_39" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_40" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_41" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_42" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_43" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_44" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_45" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_46" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_47" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_48" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_49" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_50" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_51" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_52" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_53" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_54" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_55" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_56" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_57" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_58" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_59" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_60" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_61" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_62" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_63" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tdata_64" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_2" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_0" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_1" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_3" BEL
        "b200_core/mux_for_resp/axi_fifo_short/a_4" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/mux_for_resp/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd1" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd2" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd3" BEL
        "b200_core/mux_for_resp/mx_state_FSM_FFd4" BEL
        "b200_core/uart/seqnum_11" BEL "b200_core/uart/seqnum_10" BEL
        "b200_core/uart/seqnum_9" BEL "b200_core/uart/seqnum_8" BEL
        "b200_core/uart/seqnum_7" BEL "b200_core/uart/seqnum_6" BEL
        "b200_core/uart/seqnum_5" BEL "b200_core/uart/seqnum_4" BEL
        "b200_core/uart/seqnum_3" BEL "b200_core/uart/seqnum_2" BEL
        "b200_core/uart/seqnum_1" BEL "b200_core/uart/seqnum_0" BEL
        "b200_core/uart/context_packet_gen/cp_state_FSM_FFd2" BEL
        "b200_core/uart/rxd_state_FSM_FFd1" BEL
        "b200_core/uart/context_packet_gen/cp_state_FSM_FFd1" BEL
        "b200_core/uart/txd_state_1" BEL "b200_core/uart/txd_state_0" BEL
        "b200_core/uart/clkdiv_15" BEL "b200_core/uart/clkdiv_14" BEL
        "b200_core/uart/clkdiv_13" BEL "b200_core/uart/clkdiv_12" BEL
        "b200_core/uart/clkdiv_11" BEL "b200_core/uart/clkdiv_10" BEL
        "b200_core/uart/clkdiv_9" BEL "b200_core/uart/clkdiv_8" BEL
        "b200_core/uart/clkdiv_7" BEL "b200_core/uart/clkdiv_6" BEL
        "b200_core/uart/clkdiv_5" BEL "b200_core/uart/clkdiv_4" BEL
        "b200_core/uart/clkdiv_3" BEL "b200_core/uart/clkdiv_2" BEL
        "b200_core/uart/clkdiv_1" BEL "b200_core/uart/clkdiv_0" BEL
        "b200_core/uart/sid_31" BEL "b200_core/uart/sid_30" BEL
        "b200_core/uart/sid_29" BEL "b200_core/uart/sid_28" BEL
        "b200_core/uart/sid_27" BEL "b200_core/uart/sid_26" BEL
        "b200_core/uart/sid_25" BEL "b200_core/uart/sid_24" BEL
        "b200_core/uart/sid_23" BEL "b200_core/uart/sid_22" BEL
        "b200_core/uart/sid_21" BEL "b200_core/uart/sid_20" BEL
        "b200_core/uart/sid_19" BEL "b200_core/uart/sid_18" BEL
        "b200_core/uart/sid_17" BEL "b200_core/uart/sid_16" BEL
        "b200_core/uart/sid_15" BEL "b200_core/uart/sid_14" BEL
        "b200_core/uart/sid_13" BEL "b200_core/uart/sid_12" BEL
        "b200_core/uart/sid_11" BEL "b200_core/uart/sid_10" BEL
        "b200_core/uart/sid_9" BEL "b200_core/uart/sid_8" BEL
        "b200_core/uart/sid_7" BEL "b200_core/uart/sid_6" BEL
        "b200_core/uart/sid_5" BEL "b200_core/uart/sid_4" BEL
        "b200_core/uart/sid_3" BEL "b200_core/uart/sid_2" BEL
        "b200_core/uart/sid_1" BEL "b200_core/uart/sid_0" BEL
        "b200_core/uart/simple_uart_rx/sr_7" BEL
        "b200_core/uart/simple_uart_rx/sr_6" BEL
        "b200_core/uart/simple_uart_rx/sr_5" BEL
        "b200_core/uart/simple_uart_rx/sr_4" BEL
        "b200_core/uart/simple_uart_rx/sr_3" BEL
        "b200_core/uart/simple_uart_rx/sr_2" BEL
        "b200_core/uart/simple_uart_rx/sr_1" BEL
        "b200_core/uart/simple_uart_rx/sr_0" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_15" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_14" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_13" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_12" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_11" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_10" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_9" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_8" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_7" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_6" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_5" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_4" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_3" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_2" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_1" BEL
        "b200_core/uart/simple_uart_rx/baud_ctr_0" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_3" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_2" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_1" BEL
        "b200_core/uart/simple_uart_rx/bit_ctr_0" BEL
        "b200_core/uart/simple_uart_rx/rx_d2" BEL
        "b200_core/uart/simple_uart_rx/rx_d1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_6" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_5" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_4" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_3" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_2" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/wr_addr_0" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/read_state_FSM_FFd1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_6" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_5" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_4" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_3" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_2" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_1" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/rd_addr_0" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_0" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_1" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_2" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_3" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_4" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_5" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/rd_addr_6" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_0" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_1" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_2" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_3" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_4" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_5" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/wr_addr_6" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/read_state_FSM_FFd2" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_15" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_14" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_13" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_12" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_11" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_10" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_9" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_8" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_7" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_6" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_5" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_4" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_3" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_2" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_1" BEL
        "b200_core/uart/simple_uart_tx/baud_ctr_0" BEL
        "b200_core/uart/simple_uart_tx/tx" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_3" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_2" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_1" BEL
        "b200_core/uart/simple_uart_tx/bit_ctr_0" BEL
        "b200_core/sr_misc/out_8" BEL "b200_core/sr_misc/out_7" BEL
        "b200_core/sr_misc/out_6" BEL "b200_core/sr_misc/out_5" BEL
        "b200_core/sr_misc/out_4" BEL "b200_core/sr_misc/out_3" BEL
        "b200_core/sr_misc/out_1" BEL "b200_core/sr_misc/out_0" BEL
        "b200_core/sr_gpsdo_st/out_7" BEL "b200_core/sr_gpsdo_st/out_6" BEL
        "b200_core/sr_gpsdo_st/out_5" BEL "b200_core/sr_gpsdo_st/out_4" BEL
        "b200_core/sr_gpsdo_st/out_3" BEL "b200_core/sr_gpsdo_st/out_2" BEL
        "b200_core/sr_gpsdo_st/out_1" BEL "b200_core/sr_gpsdo_st/out_0" BEL
        "b200_core/misc_spi/mosi" BEL "b200_core/misc_spi/state_2" BEL
        "b200_core/misc_spi/state_1" BEL "b200_core/misc_spi/state_0" BEL
        "b200_core/misc_spi/sclk_counter_15" BEL
        "b200_core/misc_spi/sclk_counter_14" BEL
        "b200_core/misc_spi/sclk_counter_13" BEL
        "b200_core/misc_spi/sclk_counter_12" BEL
        "b200_core/misc_spi/sclk_counter_11" BEL
        "b200_core/misc_spi/sclk_counter_10" BEL
        "b200_core/misc_spi/sclk_counter_9" BEL
        "b200_core/misc_spi/sclk_counter_8" BEL
        "b200_core/misc_spi/sclk_counter_7" BEL
        "b200_core/misc_spi/sclk_counter_6" BEL
        "b200_core/misc_spi/sclk_counter_5" BEL
        "b200_core/misc_spi/sclk_counter_4" BEL
        "b200_core/misc_spi/sclk_counter_3" BEL
        "b200_core/misc_spi/sclk_counter_2" BEL
        "b200_core/misc_spi/sclk_counter_1" BEL
        "b200_core/misc_spi/sclk_counter_0" BEL "b200_core/misc_spi/sen_reg_1"
        BEL "b200_core/misc_spi/sen_reg_0" BEL
        "b200_core/misc_spi/datain_reg_31" BEL
        "b200_core/misc_spi/datain_reg_30" BEL
        "b200_core/misc_spi/datain_reg_29" BEL
        "b200_core/misc_spi/datain_reg_28" BEL
        "b200_core/misc_spi/datain_reg_27" BEL
        "b200_core/misc_spi/datain_reg_26" BEL
        "b200_core/misc_spi/datain_reg_25" BEL
        "b200_core/misc_spi/datain_reg_24" BEL
        "b200_core/misc_spi/datain_reg_23" BEL
        "b200_core/misc_spi/datain_reg_22" BEL
        "b200_core/misc_spi/datain_reg_21" BEL
        "b200_core/misc_spi/datain_reg_20" BEL
        "b200_core/misc_spi/datain_reg_19" BEL
        "b200_core/misc_spi/datain_reg_18" BEL
        "b200_core/misc_spi/datain_reg_17" BEL
        "b200_core/misc_spi/datain_reg_16" BEL
        "b200_core/misc_spi/datain_reg_15" BEL
        "b200_core/misc_spi/datain_reg_14" BEL
        "b200_core/misc_spi/datain_reg_13" BEL
        "b200_core/misc_spi/datain_reg_12" BEL
        "b200_core/misc_spi/datain_reg_11" BEL
        "b200_core/misc_spi/datain_reg_10" BEL
        "b200_core/misc_spi/datain_reg_9" BEL
        "b200_core/misc_spi/datain_reg_8" BEL
        "b200_core/misc_spi/datain_reg_7" BEL
        "b200_core/misc_spi/datain_reg_6" BEL
        "b200_core/misc_spi/datain_reg_5" BEL
        "b200_core/misc_spi/datain_reg_4" BEL
        "b200_core/misc_spi/datain_reg_3" BEL
        "b200_core/misc_spi/datain_reg_2" BEL
        "b200_core/misc_spi/datain_reg_1" BEL
        "b200_core/misc_spi/datain_reg_0" BEL
        "b200_core/misc_spi/bit_counter_6" BEL
        "b200_core/misc_spi/bit_counter_5" BEL
        "b200_core/misc_spi/bit_counter_4" BEL
        "b200_core/misc_spi/bit_counter_3" BEL
        "b200_core/misc_spi/bit_counter_2" BEL
        "b200_core/misc_spi/bit_counter_1" BEL
        "b200_core/misc_spi/bit_counter_0" BEL
        "b200_core/misc_spi/divider_sr/out_15" BEL
        "b200_core/misc_spi/divider_sr/out_14" BEL
        "b200_core/misc_spi/divider_sr/out_13" BEL
        "b200_core/misc_spi/divider_sr/out_12" BEL
        "b200_core/misc_spi/divider_sr/out_11" BEL
        "b200_core/misc_spi/divider_sr/out_10" BEL
        "b200_core/misc_spi/divider_sr/out_9" BEL
        "b200_core/misc_spi/divider_sr/out_8" BEL
        "b200_core/misc_spi/divider_sr/out_7" BEL
        "b200_core/misc_spi/divider_sr/out_6" BEL
        "b200_core/misc_spi/divider_sr/out_5" BEL
        "b200_core/misc_spi/divider_sr/out_4" BEL
        "b200_core/misc_spi/divider_sr/out_3" BEL
        "b200_core/misc_spi/divider_sr/out_2" BEL
        "b200_core/misc_spi/divider_sr/out_1" BEL
        "b200_core/misc_spi/divider_sr/out_0" BEL
        "b200_core/misc_spi/ctrl_sr/out_31" BEL
        "b200_core/misc_spi/ctrl_sr/out_30" BEL
        "b200_core/misc_spi/ctrl_sr/out_29" BEL
        "b200_core/misc_spi/ctrl_sr/out_28" BEL
        "b200_core/misc_spi/ctrl_sr/out_27" BEL
        "b200_core/misc_spi/ctrl_sr/out_26" BEL
        "b200_core/misc_spi/ctrl_sr/out_25" BEL
        "b200_core/misc_spi/ctrl_sr/out_24" BEL
        "b200_core/misc_spi/ctrl_sr/out_1" BEL
        "b200_core/misc_spi/ctrl_sr/out_0" BEL
        "b200_core/misc_spi/data_sr/out_31" BEL
        "b200_core/misc_spi/data_sr/out_30" BEL
        "b200_core/misc_spi/data_sr/out_29" BEL
        "b200_core/misc_spi/data_sr/out_28" BEL
        "b200_core/misc_spi/data_sr/out_27" BEL
        "b200_core/misc_spi/data_sr/out_26" BEL
        "b200_core/misc_spi/data_sr/out_25" BEL
        "b200_core/misc_spi/data_sr/out_24" BEL
        "b200_core/misc_spi/data_sr/out_23" BEL
        "b200_core/misc_spi/data_sr/out_22" BEL
        "b200_core/misc_spi/data_sr/out_21" BEL
        "b200_core/misc_spi/data_sr/out_20" BEL
        "b200_core/misc_spi/data_sr/out_19" BEL
        "b200_core/misc_spi/data_sr/out_18" BEL
        "b200_core/misc_spi/data_sr/out_17" BEL
        "b200_core/misc_spi/data_sr/out_16" BEL
        "b200_core/misc_spi/data_sr/out_15" BEL
        "b200_core/misc_spi/data_sr/out_14" BEL
        "b200_core/misc_spi/data_sr/out_13" BEL
        "b200_core/misc_spi/data_sr/out_12" BEL
        "b200_core/misc_spi/data_sr/out_11" BEL
        "b200_core/misc_spi/data_sr/out_10" BEL
        "b200_core/misc_spi/data_sr/out_9" BEL
        "b200_core/misc_spi/data_sr/out_8" BEL
        "b200_core/misc_spi/data_sr/out_7" BEL
        "b200_core/misc_spi/data_sr/out_6" BEL
        "b200_core/misc_spi/data_sr/out_5" BEL
        "b200_core/misc_spi/data_sr/out_4" BEL
        "b200_core/misc_spi/data_sr/out_3" BEL
        "b200_core/misc_spi/data_sr/out_2" BEL
        "b200_core/misc_spi/data_sr/out_1" BEL
        "b200_core/misc_spi/data_sr/out_0" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_0" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_1" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_2" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_3" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_4" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_5" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_6" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_7" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_8" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_9" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_10" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_11" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_12" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_13" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_14" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_15" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_16" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_17" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_18" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_19" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_20" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_21" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_22" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_23" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_24" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_25" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_26" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_27" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_28" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_29" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_30" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_31" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_32" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_33" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_34" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_35" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_36" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_37" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_38" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_39" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_40" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_41" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_42" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_43" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_44" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_45" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_46" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_47" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_48" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_49" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_50" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_51" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_52" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_53" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_54" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_55" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_56" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_57" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_58" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_59" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_60" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_61" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_62" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_63" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tdata_64" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_2" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_0" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_1" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_3" BEL
        "b200_core/demux_for_tx/axi_fifo_short/a_4" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/demux_for_tx/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/demux_for_tx/dm_state_FSM_FFd1" BEL
        "b200_core/demux_for_tx/dm_state_FSM_FFd2" BEL
        "b200_core/demux_for_tx/dm_state_FSM_FFd3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/full" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/empty" BEL
        "b200_core/uart_timing_fifo/fifo_short/full" BEL
        "b200_core/uart_timing_fifo/fifo_short/empty" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/full" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/empty" BEL
        "b200_core/extra_rx_buff/fifo_bram/full_reg" BEL
        "b200_core/extra_tx_buff/fifo_bram/full_reg" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/full_reg"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/empty" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/full" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/empty" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/full" BEL
        "b200_core/mux_for_rx/axi_fifo_short/empty" BEL
        "b200_core/mux_for_rx/axi_fifo_short/full" BEL
        "b200_core/mux_for_resp/axi_fifo_short/empty" BEL
        "b200_core/mux_for_resp/axi_fifo_short/full" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/full_reg" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/full_reg" BEL
        "b200_core/demux_for_tx/axi_fifo_short/empty" BEL
        "b200_core/demux_for_tx/axi_fifo_short/full" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/o_tvalid" BEL
        "b200_core/uart_timing_fifo/fifo_short/o_tvalid" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/o_tvalid" BEL
        "b200_core/extra_rx_buff/fifo_bram/o_tvalid" BEL
        "b200_core/extra_tx_buff/fifo_bram/o_tvalid" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tvalid"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/empty_reg"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/o_tvalid"
        BEL "b200_core/radio_0/buffer_whole_pkt/axi_fifo/pre_fifo/o_tvalid"
        BEL "b200_core/mux_for_rx/axi_fifo_short/o_tvalid" BEL
        "b200_core/mux_for_resp/axi_fifo_short/o_tvalid" BEL
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/o_tvalid" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/o_tvalid" BEL
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/empty_reg" BEL
        "b200_core/misc_spi/sclk_reg" BEL "b200_core/misc_spi/ready_reg" BEL
        "b200_core/demux_for_tx/axi_fifo_short/o_tvalid" BEL
        "b200_core/uart/rxd_state_FSM_FFd2" BEL
        "b200_core/misc_spi/data_sr/changed" BEL "b200_core/uart/rxd_enable"
        BEL "b200_core/radio_ctrl_proc/time_compare/Mcompar_now_cy<21>_FRB"
        BEL "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr1_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr2_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr3_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr4_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr5_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr6_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr7_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr8_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr9_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr10_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_wr_addr11_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr1_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr2_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr3_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr4_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr5_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr6_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr7_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr8_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr9_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr10_FRB" BEL
        "b200_core/extra_rx_buff/fifo_bram/Mcount_rd_addr11_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr1_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr2_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr3_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr4_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr5_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr6_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr7_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr8_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr9_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr10_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_rd_addr11_FRB" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr1_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr2_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr3_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr4_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr5_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr6_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr7_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr8_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr9_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr10_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_rd_addr11_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr1_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr2_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr3_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr4_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr5_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr6_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr7_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr8_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr9_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr10_FRB"
        BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/Mcount_wr_addr11_FRB"
        BEL "b200_core/uart/Result<0>_FRB" BEL "b200_core/uart/Result<1>_FRB"
        BEL "b200_core/uart/Result<2>_FRB" BEL "b200_core/uart/Result<3>_FRB"
        BEL "b200_core/uart/Result<4>_FRB" BEL "b200_core/uart/Result<5>_FRB"
        BEL "b200_core/uart/Result<6>_FRB" BEL "b200_core/uart/Result<7>_FRB"
        BEL "b200_core/uart/Result<8>_FRB" BEL "b200_core/uart/Result<9>_FRB"
        BEL "b200_core/uart/Result<10>_FRB" BEL
        "b200_core/uart/Result<11>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<0>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<1>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<2>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<3>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<4>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<5>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<6>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<7>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<8>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<9>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<10>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<11>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<12>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<13>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<14>_FRB" BEL
        "b200_core/misc_spi/n0140[16:0]<15>_FRB" BEL
        "b200_core/uart/context_packet_gen/o_tvalid1_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi1_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi11_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi21_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi31_FRB" BEL
        "b200_core/radio_ctrl_proc/time_compare/Mcompar_late_lutdi41_FRB" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_4_BRB0" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB0" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB1" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB2" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB3" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB4" BEL
        "b200_core/demux_for_ctrl/axi_fifo_short/a_4_BRB5" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB0" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB1" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB2" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB3" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB4" BEL
        "b200_core/radio_ctrl_proc/rc_state_FSM_FFd3_BRB5" BEL
        "b200_core/misc_spi/dataout_reg_31_BRB0" BEL
        "b200_core/misc_spi/dataout_reg_31_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_31_BRB2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB2" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB3" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB4" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB5" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB6" BEL
        "b200_core/radio_ctrl_proc_timing_fifo/fifo_short/a_4_BRB7" BEL
        "b200_core/misc_spi/dataout_reg_30_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_30_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_29_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_29_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_28_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_28_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_27_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_27_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_26_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_26_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_25_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_25_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_24_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_24_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_23_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_23_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_22_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_22_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_21_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_21_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_20_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_20_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_19_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_19_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_18_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_18_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_17_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_17_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_16_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_16_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_15_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_15_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_14_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_14_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_13_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_13_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_12_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_12_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_11_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_11_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_10_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_10_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_9_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_9_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_8_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_8_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_7_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_7_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_6_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_6_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_5_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_5_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_4_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_4_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_3_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_3_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_2_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_2_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_1_BRB1" BEL
        "b200_core/misc_spi/dataout_reg_1_BRB2" BEL
        "b200_core/misc_spi/dataout_reg_0_BRB1" BEL
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/post_fifo/a_4_BRB1" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_11" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_10" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_9" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_8" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_7" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_6" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_5" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_4" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_3" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_2" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_1" BEL
        "b200_core/extra_tx_buff/fifo_bram/wr_addr_0" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr1_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr2_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr3_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr4_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr5_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr6_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr7_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr8_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr9_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr10_FRB" BEL
        "b200_core/extra_tx_buff/fifo_bram/Mcount_wr_addr11_FRB" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17_pins<26>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram17_pins<27>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram16_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram15_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram14_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram13_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram11_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram10_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram12_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram9_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram8_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram7_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram6_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram4_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram3_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram5_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram2_pins<25>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1_pins<24>" PIN
        "b200_core/extra_rx_buff/fifo_bram/ram/Mram_ram1_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17_pins<26>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram17_pins<27>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram16_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram15_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram14_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram13_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram11_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram10_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram12_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram9_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram8_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram7_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram6_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram4_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram3_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram5_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram2_pins<25>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1_pins<24>" PIN
        "b200_core/extra_tx_buff/fifo_bram/ram/Mram_ram1_pins<25>" PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<24>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<25>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<26>"
        PIN
        "b200_core/radio_0/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<27>"
        PIN
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram_pins<20>"
        PIN
        "b200_core/uart/simple_uart_rx/fifo/fifo_bram/ram/Mram_ram_pins<21>"
        PIN
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram_pins<20>"
        PIN
        "b200_core/uart/simple_uart_tx/fifo/fifo_bram/ram/Mram_ram_pins<21>"
        BEL "b200_core/misc_spi/Mshreg_miso_pipe" BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_60"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_59"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_53"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_51"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_49"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_48"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_45"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_43"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_41"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_39"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_38"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_60"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_59"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_53"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_51"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_49"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_48"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_45"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_43"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_41"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_39"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_38"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_7"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_6"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_5"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_4"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_3"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_2"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_1"
        BEL "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/num_packets_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/wr_addr_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/rd_addr_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/a_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_7"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_6"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_5"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_4"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_3"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_2"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_1"
        BEL "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/num_packets_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_8" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_9" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_10" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_11" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_12" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_13" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_14" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_15" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_16" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_17" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_18" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_19" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_20" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_21" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_22" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_23" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_24" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_25" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_26" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_27" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_28" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_29" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_30" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/holding_31" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/wr_addr_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/rd_addr_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/read_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/read_state_FSM_FFd1"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_15" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_14" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_13" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_12" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_11" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_10" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_9" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_8" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/space_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/rd_addr_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/wr_addr_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/read_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_2"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_3"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_4"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_5"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_6"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_7"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_15" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_14" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_13" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_12" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_11" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_10" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_9" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_8" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_7" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_6" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_5" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_4" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_3" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_2" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/lines32_0" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/state_FSM_FFd1" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/state_FSM_FFd2" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/space_5"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_1"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_2"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_3"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/gen_srlc32e[32].srlc32e"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_0" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_1" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_2" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_3" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_4" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_5" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_6" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_7" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_8" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_9" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_10" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_11" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_12" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_13" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_14" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_15" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_16" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_17" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_18" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_19" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_20" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_21" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_22" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_23" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_24" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_25" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_26" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_27" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_28" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_29" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_30" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/holding_31" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tdata_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[32].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[31].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[30].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[29].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[28].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[27].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[26].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[25].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[24].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[23].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[22].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[21].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[20].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[19].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[18].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[17].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[16].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[15].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[14].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[13].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[12].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[11].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[10].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[9].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[8].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[7].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[6].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[5].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[4].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[3].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[2].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[1].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/gen_srlc32e[0].srlc32e"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/a_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tdata_0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_15" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_14" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_13" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_12" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_11" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_10" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_9" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_8" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_7" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_6" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_5" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_4" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_3" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_2" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_1" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/lines32_0" BEL
        "slave_fifo32/fifo64_to_gpif2_resp/fifo64_to_fifo32/state" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/fifo64_to_fifo32/state" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/full_reg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/empty"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/full"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/fifo32_to_fifo64/state" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/full_reg" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/full_reg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/full"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/empty"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/full"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/fifo32_to_fifo64/state" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/empty"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/full"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/empty"
        BEL "slave_fifo32/pktend" BEL "slave_fifo32/slwr" BEL
        "slave_fifo32/rx_eop" BEL "slave_fifo32/slrd" BEL
        "slave_fifo32/first_read" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/outgress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/outgress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/main_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/ingress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/empty_reg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/ingress_timing_fifo/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/min_read_buff/fifo_short/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/o_tvalid"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/main_fifo/fifo_short/o_tvalid"
        BEL "slave_fifo32/sloe_1" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/dump" BEL
        "slave_fifo32/fifo64_to_gpif2_resp/buffer_whole_pkt/dump" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/dump" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/dump" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_0" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_0"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/num_packets_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/num_packets_7"
        BEL "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<0>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<1>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<2>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<3>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<4>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<5>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<6>_FRB" BEL
        "slave_fifo32/transfer_size[15]_GND_225_o_add_50_OUT<7>_FRB" BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<1>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<2>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<3>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<4>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<5>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<6>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<7>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<8>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<9>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<10>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<11>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<12>_FRB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<13>_FRB"
        BEL "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<0>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<1>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<2>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<3>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<4>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<5>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<6>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<7>2_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<0>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<1>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<2>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<3>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<4>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<5>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<6>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/Result<7>_FRB" BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<1>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<2>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<3>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<4>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<5>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<6>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<7>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<8>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<9>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<10>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<11>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<12>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/dont_write_past_me<13>_FRB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/post_fifo/a_4_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/empty_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB5"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB1"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB2"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB3"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB4"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd1_BRB5"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB0"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB1"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB2"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB3"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB4"
        BEL "slave_fifo32/gpif2_to_fifo64_ctrl/checker/state_FSM_FFd2_BRB5"
        BEL "slave_fifo32/next_addr_1_BRB0" BEL
        "slave_fifo32/next_addr_0_BRB0" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_4_BRB4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_3_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_2_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/a_0_BRB2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/pre_fifo/a_1_BRB0"
        BEL "slave_fifo32/fifoadr_0_1" BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/checker/gate_xfer/axi_fifo/pre_fifo/full_1"
        BEL "slave_fifo32/sloe" BEL "slave_fifo32/gpif_data_out_31_1" BEL
        "slave_fifo32/slwr_1" BEL "slave_fifo32/sloe_34" BEL
        "slave_fifo32/slrd_1" BEL "slave_fifo32/pktend_1" BEL
        "slave_fifo32/fifoadr_1_1" BEL "slave_fifo32/fifoadr_0_2" BEL
        "slave_fifo32/sloe_33" BEL "slave_fifo32/gpif_data_out_31" BEL
        "slave_fifo32/sloe_32" BEL "slave_fifo32/gpif_data_out_30" BEL
        "slave_fifo32/sloe_31" BEL "slave_fifo32/gpif_data_out_29" BEL
        "slave_fifo32/sloe_30" BEL "slave_fifo32/gpif_data_out_28" BEL
        "slave_fifo32/sloe_29" BEL "slave_fifo32/gpif_data_out_27" BEL
        "slave_fifo32/sloe_28" BEL "slave_fifo32/gpif_data_out_26" BEL
        "slave_fifo32/sloe_27" BEL "slave_fifo32/gpif_data_out_25" BEL
        "slave_fifo32/sloe_26" BEL "slave_fifo32/gpif_data_out_24" BEL
        "slave_fifo32/sloe_25" BEL "slave_fifo32/gpif_data_out_23" BEL
        "slave_fifo32/sloe_24" BEL "slave_fifo32/gpif_data_out_22" BEL
        "slave_fifo32/sloe_23" BEL "slave_fifo32/gpif_data_out_21" BEL
        "slave_fifo32/sloe_22" BEL "slave_fifo32/gpif_data_out_20" BEL
        "slave_fifo32/sloe_21" BEL "slave_fifo32/gpif_data_out_19" BEL
        "slave_fifo32/sloe_20" BEL "slave_fifo32/gpif_data_out_18" BEL
        "slave_fifo32/sloe_19" BEL "slave_fifo32/gpif_data_out_17" BEL
        "slave_fifo32/sloe_18" BEL "slave_fifo32/gpif_data_out_16" BEL
        "slave_fifo32/sloe_17" BEL "slave_fifo32/gpif_data_out_15" BEL
        "slave_fifo32/sloe_16" BEL "slave_fifo32/gpif_data_out_14" BEL
        "slave_fifo32/sloe_15" BEL "slave_fifo32/gpif_data_out_13" BEL
        "slave_fifo32/sloe_14" BEL "slave_fifo32/gpif_data_out_12" BEL
        "slave_fifo32/sloe_13" BEL "slave_fifo32/gpif_data_out_11" BEL
        "slave_fifo32/sloe_12" BEL "slave_fifo32/gpif_data_out_10" BEL
        "slave_fifo32/sloe_11" BEL "slave_fifo32/gpif_data_out_9" BEL
        "slave_fifo32/sloe_10" BEL "slave_fifo32/gpif_data_out_8" BEL
        "slave_fifo32/sloe_9" BEL "slave_fifo32/gpif_data_out_7" BEL
        "slave_fifo32/sloe_8" BEL "slave_fifo32/gpif_data_out_6" BEL
        "slave_fifo32/sloe_7" BEL "slave_fifo32/gpif_data_out_5" BEL
        "slave_fifo32/sloe_6" BEL "slave_fifo32/gpif_data_out_4" BEL
        "slave_fifo32/sloe_5" BEL "slave_fifo32/gpif_data_out_3" BEL
        "slave_fifo32/sloe_4" BEL "slave_fifo32/gpif_data_out_2" BEL
        "slave_fifo32/sloe_3" BEL "slave_fifo32/gpif_data_out_1" BEL
        "slave_fifo32/sloe_2" BEL "slave_fifo32/gpif_data_out_0" PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<29>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<28>"
        PIN
        "slave_fifo32/fifo64_to_gpif2_rx/buffer_whole_pkt/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram_pins<18>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/min_read_buff/ram/Mram_ram_pins<19>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram2_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram1_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram5_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram3_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram4_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram8_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram6_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram7_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram11_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram9_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram10_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram12_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram13_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram16_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram14_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram15_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram19_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram17_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram18_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram22_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram20_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram21_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram23_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram24_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram27_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram25_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram26_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram30_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram28_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram29_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram33_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram31_pins<29>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<28>"
        PIN
        "slave_fifo32/gpif2_to_fifo64_tx/checker/gate_xfer/axi_fifo/main_fifo/fifo_bram/ram/Mram_ram32_pins<29>"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        PIN "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<1>" PIN
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<2>" PIN
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<1>" PIN
        "S6CLK2PIN_gpif/ODDR2_S6CLK2PIN_pins<2>";
PIN b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7_pins<22>
        = BEL
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKA;
PIN b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7_pins<23>
        = BEL
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7"
        PINNAME CLKB;
PIN b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8_pins<24>
        = BEL
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKAWRCLK;
PIN b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8_pins<25>
        = BEL
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8"
        PINNAME CLKBRDCLK;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17_pins<26> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17"
        PINNAME CLKAWRCLK;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17_pins<27> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17"
        PINNAME CLKBRDCLK;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12_pins<24> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12"
        PINNAME CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12_pins<25> =
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12"
        PINNAME CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2" PINNAME
        CLKB;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1_pins<24> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1" PINNAME
        CLKA;
PIN b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1_pins<25> = BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1" PINNAME
        CLKB;
PIN
        b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP b200_io_i0_siso_clk2_unbuf = BEL "fe1_gpio_0" BEL "fe1_gpio_1" BEL
        "fe1_gpio_2" BEL "fe1_gpio_3" BEL "fe1_gpio_4" BEL "fe1_gpio_5" BEL
        "fe1_gpio_6" BEL "fe1_gpio_7" BEL "fe0_gpio_0" BEL "fe0_gpio_1" BEL
        "fe0_gpio_2" BEL "fe0_gpio_3" BEL "fe0_gpio_4" BEL "fe0_gpio_5" BEL
        "fe0_gpio_6" BEL "fe0_gpio_7" BEL "base_signal/sig_out" BEL
        "radio_sync/reset_out_tmp" BEL "radio_sync/reset_int" BEL
        "base_signal/counter_0" BEL "gpio_atr_io_inst/gpio_in_iob_0" BEL
        "gpio_atr_io_inst/gpio_out_iob_1" BEL
        "gpio_atr_io_inst/gpio_out_iob_0" BEL
        "gpio_atr_io_inst/gpio_ddr_reg_1" BEL
        "gpio_atr_io_inst/gpio_ddr_reg_0" BEL "b200_io_i0/radio_clk_bufg" BEL
        "b200_io_i0/find_radio_clk_phase_del" BEL
        "b200_io_i0/find_radio_clk_phase" BEL
        "b200_core/time_sync_synchronizer/synchronizer_false_path/value<1>_0"
        BEL
        "b200_core/time_sync_synchronizer/synchronizer_false_path/value<0>_0"
        BEL "b200_core/radio_0/fe_gpio_atr/gpio_out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_7" BEL
        "b200_core/radio_0/sr_rdback/out_0" BEL
        "b200_core/radio_0/sr_rdback/out_1" BEL
        "b200_core/radio_0/sr_rdback/out_2" BEL "b200_core/radio_0/tx_31" BEL
        "b200_core/radio_0/tx_30" BEL "b200_core/radio_0/tx_29" BEL
        "b200_core/radio_0/tx_28" BEL "b200_core/radio_0/tx_27" BEL
        "b200_core/radio_0/tx_26" BEL "b200_core/radio_0/tx_25" BEL
        "b200_core/radio_0/tx_24" BEL "b200_core/radio_0/tx_23" BEL
        "b200_core/radio_0/tx_22" BEL "b200_core/radio_0/tx_21" BEL
        "b200_core/radio_0/tx_20" BEL "b200_core/radio_0/tx_19" BEL
        "b200_core/radio_0/tx_18" BEL "b200_core/radio_0/tx_17" BEL
        "b200_core/radio_0/tx_16" BEL "b200_core/radio_0/tx_15" BEL
        "b200_core/radio_0/tx_14" BEL "b200_core/radio_0/tx_13" BEL
        "b200_core/radio_0/tx_12" BEL "b200_core/radio_0/tx_11" BEL
        "b200_core/radio_0/tx_10" BEL "b200_core/radio_0/tx_9" BEL
        "b200_core/radio_0/tx_8" BEL "b200_core/radio_0/tx_7" BEL
        "b200_core/radio_0/tx_6" BEL "b200_core/radio_0/tx_5" BEL
        "b200_core/radio_0/tx_4" BEL "b200_core/radio_0/tx_3" BEL
        "b200_core/radio_0/tx_2" BEL "b200_core/radio_0/tx_1" BEL
        "b200_core/radio_0/tx_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/igpio_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/igpio_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_0" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/read_state_FSM_FFd2"
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_10" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_9" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_8" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_7" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_6" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_5" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_4" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_3" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_2" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_0" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/read_state_FSM_FFd1"
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_10" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_9" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_8" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_7" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_6" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_5" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_4" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_3" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_2" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_0" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_64" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_63" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_62" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_61" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_60" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_59" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_58" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_57" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_56" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_55" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_54" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_53" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_52" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_51" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_50" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_49" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_48" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_47" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_46" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_45" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_44" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_43" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_42" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_41" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_40" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_39" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_38" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_37" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_36" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_35" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_34" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_33" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_32" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_31" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_30" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_29" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_28" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_27" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_26" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_25" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_24" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_23" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_22" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_21" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_20" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_19" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_18" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_17" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_16" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_15" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_14" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_13" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_12" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_10" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_9" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_8" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_7" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_6" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_5" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_4" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_3" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_2" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_0" BEL
        "b200_core/radio_0/timekeeper/vita_time_63" BEL
        "b200_core/radio_0/timekeeper/vita_time_62" BEL
        "b200_core/radio_0/timekeeper/vita_time_61" BEL
        "b200_core/radio_0/timekeeper/vita_time_60" BEL
        "b200_core/radio_0/timekeeper/vita_time_59" BEL
        "b200_core/radio_0/timekeeper/vita_time_58" BEL
        "b200_core/radio_0/timekeeper/vita_time_57" BEL
        "b200_core/radio_0/timekeeper/vita_time_56" BEL
        "b200_core/radio_0/timekeeper/vita_time_55" BEL
        "b200_core/radio_0/timekeeper/vita_time_54" BEL
        "b200_core/radio_0/timekeeper/vita_time_53" BEL
        "b200_core/radio_0/timekeeper/vita_time_52" BEL
        "b200_core/radio_0/timekeeper/vita_time_51" BEL
        "b200_core/radio_0/timekeeper/vita_time_50" BEL
        "b200_core/radio_0/timekeeper/vita_time_49" BEL
        "b200_core/radio_0/timekeeper/vita_time_48" BEL
        "b200_core/radio_0/timekeeper/vita_time_47" BEL
        "b200_core/radio_0/timekeeper/vita_time_46" BEL
        "b200_core/radio_0/timekeeper/vita_time_45" BEL
        "b200_core/radio_0/timekeeper/vita_time_44" BEL
        "b200_core/radio_0/timekeeper/vita_time_43" BEL
        "b200_core/radio_0/timekeeper/vita_time_42" BEL
        "b200_core/radio_0/timekeeper/vita_time_41" BEL
        "b200_core/radio_0/timekeeper/vita_time_40" BEL
        "b200_core/radio_0/timekeeper/vita_time_39" BEL
        "b200_core/radio_0/timekeeper/vita_time_38" BEL
        "b200_core/radio_0/timekeeper/vita_time_37" BEL
        "b200_core/radio_0/timekeeper/vita_time_36" BEL
        "b200_core/radio_0/timekeeper/vita_time_35" BEL
        "b200_core/radio_0/timekeeper/vita_time_34" BEL
        "b200_core/radio_0/timekeeper/vita_time_33" BEL
        "b200_core/radio_0/timekeeper/vita_time_32" BEL
        "b200_core/radio_0/timekeeper/vita_time_31" BEL
        "b200_core/radio_0/timekeeper/vita_time_30" BEL
        "b200_core/radio_0/timekeeper/vita_time_29" BEL
        "b200_core/radio_0/timekeeper/vita_time_28" BEL
        "b200_core/radio_0/timekeeper/vita_time_27" BEL
        "b200_core/radio_0/timekeeper/vita_time_26" BEL
        "b200_core/radio_0/timekeeper/vita_time_25" BEL
        "b200_core/radio_0/timekeeper/vita_time_24" BEL
        "b200_core/radio_0/timekeeper/vita_time_23" BEL
        "b200_core/radio_0/timekeeper/vita_time_22" BEL
        "b200_core/radio_0/timekeeper/vita_time_21" BEL
        "b200_core/radio_0/timekeeper/vita_time_20" BEL
        "b200_core/radio_0/timekeeper/vita_time_19" BEL
        "b200_core/radio_0/timekeeper/vita_time_18" BEL
        "b200_core/radio_0/timekeeper/vita_time_17" BEL
        "b200_core/radio_0/timekeeper/vita_time_16" BEL
        "b200_core/radio_0/timekeeper/vita_time_15" BEL
        "b200_core/radio_0/timekeeper/vita_time_14" BEL
        "b200_core/radio_0/timekeeper/vita_time_13" BEL
        "b200_core/radio_0/timekeeper/vita_time_12" BEL
        "b200_core/radio_0/timekeeper/vita_time_11" BEL
        "b200_core/radio_0/timekeeper/vita_time_10" BEL
        "b200_core/radio_0/timekeeper/vita_time_9" BEL
        "b200_core/radio_0/timekeeper/vita_time_8" BEL
        "b200_core/radio_0/timekeeper/vita_time_7" BEL
        "b200_core/radio_0/timekeeper/vita_time_6" BEL
        "b200_core/radio_0/timekeeper/vita_time_5" BEL
        "b200_core/radio_0/timekeeper/vita_time_4" BEL
        "b200_core/radio_0/timekeeper/vita_time_3" BEL
        "b200_core/radio_0/timekeeper/vita_time_2" BEL
        "b200_core/radio_0/timekeeper/vita_time_1" BEL
        "b200_core/radio_0/timekeeper/vita_time_0" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/changed" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/out_0" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/out_1" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/out_2" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_63" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_62" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_61" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_60" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_59" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_58" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_57" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_56" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_55" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_54" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_53" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_52" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_51" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_50" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_49" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_48" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_47" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_46" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_45" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_44" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_43" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_42" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_41" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_40" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_39" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_38" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_37" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_36" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_35" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_34" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_33" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_32" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_31" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_30" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_29" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_28" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_27" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_26" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_25" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_24" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_23" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_22" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_21" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_20" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_19" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_18" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_17" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_16" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_15" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_14" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_13" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_12" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_11" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_10" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_9" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_8" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_7" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_6" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_5" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_4" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_3" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_2" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_1" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_0" BEL
        "b200_core/radio_0/timekeeper/pps_del2" BEL
        "b200_core/radio_0/timekeeper/pps_del" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_31" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_30" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_29" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_28" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_27" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_26" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_25" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_24" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_23" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_22" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_21" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_20" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_19" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_18" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_17" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_16" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_15" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_14" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_13" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_12" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_11" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_10" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_9" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_8" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_7" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_6" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_5" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_4" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_3" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_2" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_1" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_0" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_31" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_30" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_29" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_28" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_27" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_26" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_25" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_24" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_23" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_22" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_21" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_20" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_19" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_18" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_17" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_16" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_15" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_14" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_13" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_12" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_11" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_10" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_9" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_8" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_7" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_6" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_5" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_4" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_3" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_2" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_1" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_0" BEL
        "b200_core/radio_0/radio_ctrl_proc/rc_state_FSM_FFd2" BEL
        "b200_core/radio_0/radio_ctrl_proc/rc_state_FSM_FFd3" BEL
        "b200_core/radio_0/radio_ctrl_proc/rc_state_FSM_FFd1" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_11" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_10" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_9" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_8" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_7" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_6" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_5" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_4" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_3" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_2" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_1" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_0" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_31" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_30" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_29" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_28" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_27" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_26" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_25" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_24" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_23" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_22" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_21" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_20" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_19" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_18" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_17" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_16" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_15" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_14" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_13" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_12" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_11" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_10" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_9" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_8" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_7" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_6" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_5" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_4" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_3" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_2" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_1" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_0" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_63" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_62" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_61" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_60" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_59" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_58" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_57" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_56" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_55" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_54" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_53" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_52" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_51" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_50" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_49" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_48" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_47" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_46" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_45" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_44" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_43" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_42" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_41" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_40" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_39" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_38" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_37" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_36" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_35" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_34" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_33" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_32" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_31" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_30" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_29" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_28" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_27" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_26" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_25" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_24" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_23" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_22" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_21" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_20" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_19" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_18" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_17" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_16" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_15" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_14" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_13" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_12" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_11" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_10" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_9" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_8" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_7" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_6" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_5" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_4" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_3" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_2" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_1" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_0" BEL
        "b200_core/radio_0/sr_test/out_31" BEL
        "b200_core/radio_0/sr_test/out_30" BEL
        "b200_core/radio_0/sr_test/out_29" BEL
        "b200_core/radio_0/sr_test/out_28" BEL
        "b200_core/radio_0/sr_test/out_27" BEL
        "b200_core/radio_0/sr_test/out_26" BEL
        "b200_core/radio_0/sr_test/out_25" BEL
        "b200_core/radio_0/sr_test/out_24" BEL
        "b200_core/radio_0/sr_test/out_23" BEL
        "b200_core/radio_0/sr_test/out_22" BEL
        "b200_core/radio_0/sr_test/out_21" BEL
        "b200_core/radio_0/sr_test/out_20" BEL
        "b200_core/radio_0/sr_test/out_19" BEL
        "b200_core/radio_0/sr_test/out_18" BEL
        "b200_core/radio_0/sr_test/out_17" BEL
        "b200_core/radio_0/sr_test/out_16" BEL
        "b200_core/radio_0/sr_test/out_15" BEL
        "b200_core/radio_0/sr_test/out_14" BEL
        "b200_core/radio_0/sr_test/out_13" BEL
        "b200_core/radio_0/sr_test/out_12" BEL
        "b200_core/radio_0/sr_test/out_11" BEL
        "b200_core/radio_0/sr_test/out_10" BEL
        "b200_core/radio_0/sr_test/out_9" BEL
        "b200_core/radio_0/sr_test/out_8" BEL
        "b200_core/radio_0/sr_test/out_7" BEL
        "b200_core/radio_0/sr_test/out_6" BEL
        "b200_core/radio_0/sr_test/out_5" BEL
        "b200_core/radio_0/sr_test/out_4" BEL
        "b200_core/radio_0/sr_test/out_3" BEL
        "b200_core/radio_0/sr_test/out_2" BEL
        "b200_core/radio_0/sr_test/out_1" BEL
        "b200_core/radio_0/sr_test/out_0" BEL
        "b200_core/radio_0/sr_codec_idle/out_31" BEL
        "b200_core/radio_0/sr_codec_idle/out_30" BEL
        "b200_core/radio_0/sr_codec_idle/out_29" BEL
        "b200_core/radio_0/sr_codec_idle/out_28" BEL
        "b200_core/radio_0/sr_codec_idle/out_27" BEL
        "b200_core/radio_0/sr_codec_idle/out_26" BEL
        "b200_core/radio_0/sr_codec_idle/out_25" BEL
        "b200_core/radio_0/sr_codec_idle/out_24" BEL
        "b200_core/radio_0/sr_codec_idle/out_23" BEL
        "b200_core/radio_0/sr_codec_idle/out_22" BEL
        "b200_core/radio_0/sr_codec_idle/out_21" BEL
        "b200_core/radio_0/sr_codec_idle/out_20" BEL
        "b200_core/radio_0/sr_codec_idle/out_19" BEL
        "b200_core/radio_0/sr_codec_idle/out_18" BEL
        "b200_core/radio_0/sr_codec_idle/out_17" BEL
        "b200_core/radio_0/sr_codec_idle/out_16" BEL
        "b200_core/radio_0/sr_codec_idle/out_15" BEL
        "b200_core/radio_0/sr_codec_idle/out_14" BEL
        "b200_core/radio_0/sr_codec_idle/out_13" BEL
        "b200_core/radio_0/sr_codec_idle/out_12" BEL
        "b200_core/radio_0/sr_codec_idle/out_11" BEL
        "b200_core/radio_0/sr_codec_idle/out_10" BEL
        "b200_core/radio_0/sr_codec_idle/out_9" BEL
        "b200_core/radio_0/sr_codec_idle/out_8" BEL
        "b200_core/radio_0/sr_codec_idle/out_7" BEL
        "b200_core/radio_0/sr_codec_idle/out_6" BEL
        "b200_core/radio_0/sr_codec_idle/out_5" BEL
        "b200_core/radio_0/sr_codec_idle/out_4" BEL
        "b200_core/radio_0/sr_codec_idle/out_3" BEL
        "b200_core/radio_0/sr_codec_idle/out_2" BEL
        "b200_core/radio_0/sr_codec_idle/out_1" BEL
        "b200_core/radio_0/sr_codec_idle/out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_7" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_7" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_7" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_0" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_31" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_30" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_29" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_28" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_27" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_26" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_25" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_24" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_23" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_22" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_21" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_20" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_19" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_18" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_17" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_16" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_15" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_14" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_13" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_12" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_11" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_10" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_9" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_8" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_7" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_6" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_5" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_4" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_3" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_2" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_1" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_0" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_31" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_30" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_29" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_28" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_27" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_26" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_25" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_24" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_23" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_22" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_21" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_20" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_19" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_18" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_17" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_16" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_15" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_14" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_13" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_12" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_11" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_10" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_9" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_8" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_7" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_6" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_5" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_4" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_3" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_2" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_1" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_0" BEL
        "b200_core/radio_0/inp_sig/tx_out_10" BEL
        "b200_core/radio_0/inp_sig/tx_out_9" BEL
        "b200_core/radio_0/inp_sig/tx_out_8" BEL
        "b200_core/radio_0/inp_sig/tx_out_7" BEL
        "b200_core/radio_0/inp_sig/tx_out_6" BEL
        "b200_core/radio_0/inp_sig/tx_out_5" BEL
        "b200_core/radio_0/inp_sig/tx_out_4" BEL
        "b200_core/radio_0/inp_sig/tx_out_3" BEL
        "b200_core/radio_0/inp_sig/tx_out_2" BEL
        "b200_core/radio_0/inp_sig/tx_out_1" BEL
        "b200_core/radio_0/inp_sig/tx_out_0" BEL
        "b200_core/radio_0/tx_deframer/td_state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_deframer/td_state_FSM_FFd2" BEL
        "b200_core/radio_0/tx_deframer/sid_31" BEL
        "b200_core/radio_0/tx_deframer/sid_30" BEL
        "b200_core/radio_0/tx_deframer/sid_29" BEL
        "b200_core/radio_0/tx_deframer/sid_28" BEL
        "b200_core/radio_0/tx_deframer/sid_27" BEL
        "b200_core/radio_0/tx_deframer/sid_26" BEL
        "b200_core/radio_0/tx_deframer/sid_25" BEL
        "b200_core/radio_0/tx_deframer/sid_24" BEL
        "b200_core/radio_0/tx_deframer/sid_23" BEL
        "b200_core/radio_0/tx_deframer/sid_22" BEL
        "b200_core/radio_0/tx_deframer/sid_21" BEL
        "b200_core/radio_0/tx_deframer/sid_20" BEL
        "b200_core/radio_0/tx_deframer/sid_19" BEL
        "b200_core/radio_0/tx_deframer/sid_18" BEL
        "b200_core/radio_0/tx_deframer/sid_17" BEL
        "b200_core/radio_0/tx_deframer/sid_16" BEL
        "b200_core/radio_0/tx_deframer/sid_15" BEL
        "b200_core/radio_0/tx_deframer/sid_14" BEL
        "b200_core/radio_0/tx_deframer/sid_13" BEL
        "b200_core/radio_0/tx_deframer/sid_12" BEL
        "b200_core/radio_0/tx_deframer/sid_11" BEL
        "b200_core/radio_0/tx_deframer/sid_10" BEL
        "b200_core/radio_0/tx_deframer/sid_9" BEL
        "b200_core/radio_0/tx_deframer/sid_8" BEL
        "b200_core/radio_0/tx_deframer/sid_7" BEL
        "b200_core/radio_0/tx_deframer/sid_6" BEL
        "b200_core/radio_0/tx_deframer/sid_5" BEL
        "b200_core/radio_0/tx_deframer/sid_4" BEL
        "b200_core/radio_0/tx_deframer/sid_3" BEL
        "b200_core/radio_0/tx_deframer/sid_2" BEL
        "b200_core/radio_0/tx_deframer/sid_1" BEL
        "b200_core/radio_0/tx_deframer/sid_0" BEL
        "b200_core/radio_0/tx_deframer/seqnum_11" BEL
        "b200_core/radio_0/tx_deframer/seqnum_10" BEL
        "b200_core/radio_0/tx_deframer/seqnum_9" BEL
        "b200_core/radio_0/tx_deframer/seqnum_8" BEL
        "b200_core/radio_0/tx_deframer/seqnum_7" BEL
        "b200_core/radio_0/tx_deframer/seqnum_6" BEL
        "b200_core/radio_0/tx_deframer/seqnum_5" BEL
        "b200_core/radio_0/tx_deframer/seqnum_4" BEL
        "b200_core/radio_0/tx_deframer/seqnum_3" BEL
        "b200_core/radio_0/tx_deframer/seqnum_2" BEL
        "b200_core/radio_0/tx_deframer/seqnum_1" BEL
        "b200_core/radio_0/tx_deframer/seqnum_0" BEL
        "b200_core/radio_0/tx_deframer/eob" BEL
        "b200_core/radio_0/tx_deframer/send_at" BEL
        "b200_core/radio_0/tx_deframer/send_time_63" BEL
        "b200_core/radio_0/tx_deframer/send_time_62" BEL
        "b200_core/radio_0/tx_deframer/send_time_61" BEL
        "b200_core/radio_0/tx_deframer/send_time_60" BEL
        "b200_core/radio_0/tx_deframer/send_time_59" BEL
        "b200_core/radio_0/tx_deframer/send_time_58" BEL
        "b200_core/radio_0/tx_deframer/send_time_57" BEL
        "b200_core/radio_0/tx_deframer/send_time_56" BEL
        "b200_core/radio_0/tx_deframer/send_time_55" BEL
        "b200_core/radio_0/tx_deframer/send_time_54" BEL
        "b200_core/radio_0/tx_deframer/send_time_53" BEL
        "b200_core/radio_0/tx_deframer/send_time_52" BEL
        "b200_core/radio_0/tx_deframer/send_time_51" BEL
        "b200_core/radio_0/tx_deframer/send_time_50" BEL
        "b200_core/radio_0/tx_deframer/send_time_49" BEL
        "b200_core/radio_0/tx_deframer/send_time_48" BEL
        "b200_core/radio_0/tx_deframer/send_time_47" BEL
        "b200_core/radio_0/tx_deframer/send_time_46" BEL
        "b200_core/radio_0/tx_deframer/send_time_45" BEL
        "b200_core/radio_0/tx_deframer/send_time_44" BEL
        "b200_core/radio_0/tx_deframer/send_time_43" BEL
        "b200_core/radio_0/tx_deframer/send_time_42" BEL
        "b200_core/radio_0/tx_deframer/send_time_41" BEL
        "b200_core/radio_0/tx_deframer/send_time_40" BEL
        "b200_core/radio_0/tx_deframer/send_time_39" BEL
        "b200_core/radio_0/tx_deframer/send_time_38" BEL
        "b200_core/radio_0/tx_deframer/send_time_37" BEL
        "b200_core/radio_0/tx_deframer/send_time_36" BEL
        "b200_core/radio_0/tx_deframer/send_time_35" BEL
        "b200_core/radio_0/tx_deframer/send_time_34" BEL
        "b200_core/radio_0/tx_deframer/send_time_33" BEL
        "b200_core/radio_0/tx_deframer/send_time_32" BEL
        "b200_core/radio_0/tx_deframer/send_time_31" BEL
        "b200_core/radio_0/tx_deframer/send_time_30" BEL
        "b200_core/radio_0/tx_deframer/send_time_29" BEL
        "b200_core/radio_0/tx_deframer/send_time_28" BEL
        "b200_core/radio_0/tx_deframer/send_time_27" BEL
        "b200_core/radio_0/tx_deframer/send_time_26" BEL
        "b200_core/radio_0/tx_deframer/send_time_25" BEL
        "b200_core/radio_0/tx_deframer/send_time_24" BEL
        "b200_core/radio_0/tx_deframer/send_time_23" BEL
        "b200_core/radio_0/tx_deframer/send_time_22" BEL
        "b200_core/radio_0/tx_deframer/send_time_21" BEL
        "b200_core/radio_0/tx_deframer/send_time_20" BEL
        "b200_core/radio_0/tx_deframer/send_time_19" BEL
        "b200_core/radio_0/tx_deframer/send_time_18" BEL
        "b200_core/radio_0/tx_deframer/send_time_17" BEL
        "b200_core/radio_0/tx_deframer/send_time_16" BEL
        "b200_core/radio_0/tx_deframer/send_time_15" BEL
        "b200_core/radio_0/tx_deframer/send_time_14" BEL
        "b200_core/radio_0/tx_deframer/send_time_13" BEL
        "b200_core/radio_0/tx_deframer/send_time_12" BEL
        "b200_core/radio_0/tx_deframer/send_time_11" BEL
        "b200_core/radio_0/tx_deframer/send_time_10" BEL
        "b200_core/radio_0/tx_deframer/send_time_9" BEL
        "b200_core/radio_0/tx_deframer/send_time_8" BEL
        "b200_core/radio_0/tx_deframer/send_time_7" BEL
        "b200_core/radio_0/tx_deframer/send_time_6" BEL
        "b200_core/radio_0/tx_deframer/send_time_5" BEL
        "b200_core/radio_0/tx_deframer/send_time_4" BEL
        "b200_core/radio_0/tx_deframer/send_time_3" BEL
        "b200_core/radio_0/tx_deframer/send_time_2" BEL
        "b200_core/radio_0/tx_deframer/send_time_1" BEL
        "b200_core/radio_0/tx_deframer/send_time_0" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[174].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[173].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[172].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[171].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[170].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[169].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[168].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[167].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[166].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[165].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[164].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[163].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[162].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[161].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[160].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[159].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[158].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[157].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[156].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[155].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[154].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[153].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[152].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[151].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[150].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[149].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[148].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[147].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[146].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[145].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[144].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[143].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[142].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[141].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[140].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[139].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[138].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[137].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[136].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[135].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[134].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[133].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[132].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[131].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[130].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[129].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[128].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[127].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[126].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[125].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[124].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[123].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[122].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[121].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[120].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[119].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[118].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[117].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[116].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[115].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[114].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[113].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[112].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[111].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[110].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[109].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[108].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[107].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[106].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[105].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[104].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[103].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[102].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[101].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[100].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[99].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[98].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[97].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[96].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[95].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[94].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[93].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[92].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[91].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[90].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[89].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[88].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[87].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[86].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[85].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[84].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[83].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[82].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[81].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[80].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[79].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[78].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[77].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[76].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[75].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[74].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[73].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[72].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[71].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[70].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[69].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[68].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[67].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[66].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[65].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[64].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_4" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_3" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_2" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_1" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_0" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_174" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_173" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_172" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_171" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_170" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_169" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_168" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_167" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_166" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_165" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_164" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_163" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_162" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_161" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_160" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_159" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_158" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_157" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_156" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_155" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_154" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_153" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_152" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_151" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_150" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_149" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_148" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_147" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_146" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_145" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_144" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_143" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_142" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_141" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_140" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_139" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_138" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_137" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_136" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_135" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_134" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_133" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_132" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_131" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_130" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_129" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_128" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_127" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_126" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_125" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_124" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_123" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_122" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_121" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_120" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_119" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_118" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_117" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_116" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_115" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_114" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_113" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_112" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_111" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_110" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_109" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_108" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_107" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_106" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_105" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_104" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_103" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_102" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_101" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_100" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_99" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_98" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_97" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_96" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_95" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_94" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_93" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_92" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_91" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_90" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_89" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_88" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_87" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_86" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_85" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_84" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_83" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_82" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_81" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_80" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_79" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_78" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_77" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_76" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_75" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_74" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_73" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_72" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_71" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_70" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_69" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_68" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_67" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_66" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_65" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_64" BEL
        "b200_core/radio_0/tx_control/state_FSM_FFd2" BEL
        "b200_core/radio_0/tx_control/state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_control/sr_error_policy/changed" BEL
        "b200_core/radio_0/tx_control/sr_error_policy/out_1" BEL
        "b200_core/radio_0/tx_control/sr_error_policy/out_2" BEL
        "b200_core/radio_0/tx_control/error_code_35" BEL
        "b200_core/radio_0/tx_control/error_code_34" BEL
        "b200_core/radio_0/tx_control/error_code_27" BEL
        "b200_core/radio_0/tx_control/error_code_26" BEL
        "b200_core/radio_0/tx_control/error_code_25" BEL
        "b200_core/radio_0/tx_control/error_code_24" BEL
        "b200_core/radio_0/tx_control/error_code_23" BEL
        "b200_core/radio_0/tx_control/error_code_22" BEL
        "b200_core/radio_0/tx_control/error_code_21" BEL
        "b200_core/radio_0/tx_control/error_code_20" BEL
        "b200_core/radio_0/tx_control/error_code_19" BEL
        "b200_core/radio_0/tx_control/error_code_18" BEL
        "b200_core/radio_0/tx_control/error_code_17" BEL
        "b200_core/radio_0/tx_control/error_code_16" BEL
        "b200_core/radio_0/tx_control/error_code_11" BEL
        "b200_core/radio_0/tx_control/error_code_10" BEL
        "b200_core/radio_0/tx_control/error_code_9" BEL
        "b200_core/radio_0/tx_control/error_code_8" BEL
        "b200_core/radio_0/tx_control/error_code_7" BEL
        "b200_core/radio_0/tx_control/error_code_6" BEL
        "b200_core/radio_0/tx_control/error_code_5" BEL
        "b200_core/radio_0/tx_control/error_code_4" BEL
        "b200_core/radio_0/tx_control/error_code_3" BEL
        "b200_core/radio_0/tx_control/error_code_2" BEL
        "b200_core/radio_0/tx_control/error_code_1" BEL
        "b200_core/radio_0/tx_control/error_code_0" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_11" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_10" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_9" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_8" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_7" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_6" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_5" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_4" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_3" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_2" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_1" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_0" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_11" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_10" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_9" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_8" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_7" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_6" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_5" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_4" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_3" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_2" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_1" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_0" BEL
        "b200_core/radio_0/tx_responder/ack_err_gen/cp_state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_responder/ack_err_gen/cp_state_FSM_FFd2" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_11" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_10" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_9" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_8" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_7" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_6" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_5" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_4" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_3" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_2" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_1" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_0" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_30" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_29" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_28" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_27" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_26" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_25" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_24" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_23" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_22" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_21" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_20" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_19" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_18" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_17" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_16" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_15" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_14" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_13" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_12" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_11" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_10" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_9" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_8" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_7" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_6" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_5" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_4" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_3" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_2" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_1" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_0" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_15" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_14" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_13" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_12" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_11" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_10" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_9" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_8" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_7" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_6" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_5" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_4" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_3" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_2" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_1" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_0" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_31" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_23" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_22" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_21" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_20" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_19" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_18" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_17" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_16" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_15" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_14" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_13" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_12" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_11" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_10" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_9" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_8" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_7" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_6" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_5" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_4" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_3" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_2" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_1" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_0" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_31" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_15" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_14" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_13" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_12" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_11" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_10" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_9" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_8" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_7" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_6" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_5" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_4" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_3" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_2" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_1" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_0" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[95].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[94].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[93].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[92].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[91].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[90].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[89].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[88].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[87].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[86].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[85].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[84].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[83].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[82].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[81].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[80].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[79].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[78].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[77].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[76].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[75].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[74].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[73].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[72].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[71].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[70].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[69].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[68].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[67].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[66].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[65].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[64].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[63].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[62].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[61].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[60].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[59].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[58].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[57].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[56].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[55].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[54].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[53].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[52].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[51].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[50].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[49].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[48].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[47].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[46].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[45].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[44].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[43].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[42].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[41].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[40].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[39].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[38].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[37].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[36].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[35].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[34].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[33].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[32].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[31].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[30].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[29].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[28].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[27].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[26].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[25].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[24].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[23].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[22].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[21].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[20].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[19].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[18].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[17].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[16].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[15].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[14].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[13].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[12].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[11].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[10].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[9].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[8].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[7].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[6].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[5].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[4].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[3].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[2].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[1].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[0].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_4" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_3" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_2" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_1" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_0" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_95" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_94" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_93" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_92" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_91" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_90" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_89" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_88" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_87" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_86" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_85" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_84" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_83" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_82" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_81" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_80" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_79" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_78" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_77" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_76" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_75" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_74" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_73" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_72" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_71" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_70" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_69" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_68" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_67" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_66" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_65" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_64" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_63" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_62" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_61" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_60" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_59" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_58" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_57" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_56" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_55" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_54" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_53" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_52" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_51" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_50" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_49" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_48" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_47" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_46" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_45" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_44" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_43" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_42" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_41" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_40" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_39" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_38" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_37" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_36" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_35" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_34" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_33" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_32" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_31" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_30" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_29" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_28" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_27" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_26" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_25" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_24" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_23" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_22" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_21" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_20" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_19" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_18" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_17" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_16" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_15" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_14" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_13" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_12" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_11" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_10" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_9" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_8" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_7" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_6" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_5" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_4" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_3" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_2" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_1" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_0" BEL
        "b200_core/radio_0/sr_llr_reg0/out_31" BEL
        "b200_core/radio_0/sr_llr_reg0/out_30" BEL
        "b200_core/radio_0/sr_llr_reg0/out_29" BEL
        "b200_core/radio_0/sr_llr_reg0/out_28" BEL
        "b200_core/radio_0/sr_llr_reg0/out_27" BEL
        "b200_core/radio_0/sr_llr_reg0/out_26" BEL
        "b200_core/radio_0/sr_llr_reg0/out_25" BEL
        "b200_core/radio_0/sr_llr_reg0/out_24" BEL
        "b200_core/radio_0/sr_llr_reg0/out_23" BEL
        "b200_core/radio_0/sr_llr_reg0/out_22" BEL
        "b200_core/radio_0/sr_llr_reg0/out_21" BEL
        "b200_core/radio_0/sr_llr_reg0/out_20" BEL
        "b200_core/radio_0/sr_llr_reg0/out_19" BEL
        "b200_core/radio_0/sr_llr_reg0/out_18" BEL
        "b200_core/radio_0/sr_llr_reg0/out_17" BEL
        "b200_core/radio_0/sr_llr_reg0/out_16" BEL
        "b200_core/radio_0/sr_llr_reg0/out_15" BEL
        "b200_core/radio_0/sr_llr_reg0/out_14" BEL
        "b200_core/radio_0/sr_llr_reg0/out_13" BEL
        "b200_core/radio_0/sr_llr_reg0/out_12" BEL
        "b200_core/radio_0/sr_llr_reg0/out_11" BEL
        "b200_core/radio_0/sr_llr_reg0/out_10" BEL
        "b200_core/radio_0/sr_llr_reg0/out_9" BEL
        "b200_core/radio_0/sr_llr_reg0/out_8" BEL
        "b200_core/radio_0/sr_llr_reg0/out_7" BEL
        "b200_core/radio_0/sr_llr_reg0/out_6" BEL
        "b200_core/radio_0/sr_llr_reg0/out_5" BEL
        "b200_core/radio_0/sr_llr_reg0/out_4" BEL
        "b200_core/radio_0/sr_llr_reg0/out_3" BEL
        "b200_core/radio_0/sr_llr_reg0/out_2" BEL
        "b200_core/radio_0/sr_llr_reg0/out_1" BEL
        "b200_core/radio_0/sr_llr_reg0/out_0" BEL
        "b200_core/radio_0/sr_llr_reg1/out_31" BEL
        "b200_core/radio_0/sr_llr_reg1/out_30" BEL
        "b200_core/radio_0/sr_llr_reg1/out_29" BEL
        "b200_core/radio_0/sr_llr_reg1/out_28" BEL
        "b200_core/radio_0/sr_llr_reg1/out_27" BEL
        "b200_core/radio_0/sr_llr_reg1/out_26" BEL
        "b200_core/radio_0/sr_llr_reg1/out_25" BEL
        "b200_core/radio_0/sr_llr_reg1/out_24" BEL
        "b200_core/radio_0/sr_llr_reg1/out_23" BEL
        "b200_core/radio_0/sr_llr_reg1/out_22" BEL
        "b200_core/radio_0/sr_llr_reg1/out_21" BEL
        "b200_core/radio_0/sr_llr_reg1/out_20" BEL
        "b200_core/radio_0/sr_llr_reg1/out_19" BEL
        "b200_core/radio_0/sr_llr_reg1/out_18" BEL
        "b200_core/radio_0/sr_llr_reg1/out_17" BEL
        "b200_core/radio_0/sr_llr_reg1/out_16" BEL
        "b200_core/radio_0/sr_llr_reg1/out_15" BEL
        "b200_core/radio_0/sr_llr_reg1/out_14" BEL
        "b200_core/radio_0/sr_llr_reg1/out_13" BEL
        "b200_core/radio_0/sr_llr_reg1/out_12" BEL
        "b200_core/radio_0/sr_llr_reg1/out_11" BEL
        "b200_core/radio_0/sr_llr_reg1/out_10" BEL
        "b200_core/radio_0/sr_llr_reg1/out_9" BEL
        "b200_core/radio_0/sr_llr_reg1/out_8" BEL
        "b200_core/radio_0/sr_llr_reg1/out_7" BEL
        "b200_core/radio_0/sr_llr_reg1/out_6" BEL
        "b200_core/radio_0/sr_llr_reg1/out_5" BEL
        "b200_core/radio_0/sr_llr_reg1/out_4" BEL
        "b200_core/radio_0/sr_llr_reg1/out_3" BEL
        "b200_core/radio_0/sr_llr_reg1/out_2" BEL
        "b200_core/radio_0/sr_llr_reg1/out_1" BEL
        "b200_core/radio_0/sr_llr_reg1/out_0" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_0" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_1" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_2" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_3" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_4" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_5" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_6" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_7" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_8" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_9" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_10" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_11" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_12" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_13" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_14" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_15" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_16" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_17" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_18" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_19" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_20" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_21" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_22" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_23" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_24" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_25" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_26" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_27" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_28" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_29" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_30" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_31" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_32" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_33" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_34" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_35" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_36" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_37" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_38" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_39" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_40" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_41" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_42" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_43" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_44" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_45" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_46" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_47" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_48" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_49" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_50" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_51" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_52" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_53" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_54" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_55" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_56" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_57" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_58" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_59" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_60" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_61" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_62" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_63" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_64" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/new_rx_framer/sr_sid/out_31" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_30" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_29" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_28" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_27" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_26" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_25" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_24" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_23" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_22" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_21" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_20" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_19" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_18" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_17" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_16" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_15" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_14" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_13" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_12" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_11" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_10" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_9" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_8" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_7" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_6" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_5" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_4" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_3" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_2" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_1" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_0" PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7_pins<22>"
        PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7_pins<23>"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_63"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_62"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_61"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_60"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_59"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_58"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_57"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_56"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_55"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_54"
        BEL "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_0" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_1" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_2" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_3" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_4" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_5" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_6" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_7" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_8" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_9" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_10" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_11" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_12" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_13" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_14" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_15" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_16" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_17" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_18" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_19" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_20" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_21" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_22" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_23" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_24" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_25" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_26" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_27" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_28" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_29" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_30" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_31" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_32" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_33" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_34" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_35" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_36" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_37" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_38" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_39" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_40" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_41" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_42" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_43" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_44" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_45" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_46" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_47" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_48" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_49" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_50" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_51" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_52" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_53" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_54" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_55" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_56" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_57" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_58" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_59" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_60" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_61" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_62" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_63" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_92" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_95" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_0" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_1" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_2" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_3" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_4" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[92].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[95].srlc32e"
        BEL "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_0" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_1" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_2" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_3" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_4" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_5" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_6" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_7" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_8" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_9" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_10" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_11" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_12" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_13" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_14" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_15" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_16" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_17" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_18" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_19" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_20" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_21" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_22" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_23" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_24" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_25" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_26" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_27" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_28" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_29" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_30" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_31" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_32" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_33" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_34" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_35" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_36" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_37" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_38" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_39" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_40" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_41" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_42" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_43" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_44" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_45" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_46" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_47" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_48" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_49" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_50" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_51" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_52" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_53" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_54" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_55" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_56" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_57" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_58" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_59" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_60" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_61" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_62" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_63" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_64" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_2" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_0" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_1" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_3" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_4" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/new_rx_control/ibs_state_FSM_FFd1" BEL
        "b200_core/radio_0/new_rx_control/ibs_state_FSM_FFd2" BEL
        "b200_core/radio_0/new_rx_control/ibs_state_FSM_FFd3" BEL
        "b200_core/radio_0/new_rx_control/sr_cmd/out_31" BEL
        "b200_core/radio_0/new_rx_control/sr_cmd/out_28" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_31" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_30" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_29" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_28" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_27" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_26" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_25" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_24" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_23" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_22" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_21" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_20" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_19" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_18" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_17" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_16" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_15" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_14" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_13" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_12" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_11" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_10" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_9" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_8" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_7" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_6" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_5" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_4" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_3" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_2" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_1" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_0" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/changed" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_31" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_30" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_29" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_28" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_27" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_26" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_25" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_24" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_23" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_22" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_21" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_20" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_19" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_18" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_17" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_16" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_15" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_14" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_13" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_12" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_11" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_10" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_9" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_8" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_7" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_6" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_5" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_4" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_3" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_2" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_1" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_0" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_0" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_1" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_2" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_3" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_4" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_5" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_6" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_7" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_8" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_9" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_10" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_11" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_12" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_13" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_14" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_15" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_16" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_17" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_18" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_19" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_20" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_21" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_22" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_23" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_24" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_25" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_26" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_27" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_28" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_29" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_30" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_31" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_32" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_33" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_34" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_35" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_36" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_37" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_38" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_39" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_40" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_41" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_42" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_43" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_44" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_45" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_46" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_47" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_48" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_49" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_50" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_51" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_52" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_53" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_54" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_55" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_56" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_57" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_58" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_59" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_60" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_61" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_62" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_63" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_64" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_2" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_0" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_1" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_3" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_4" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/radio_0/rx_mux/mx_state_FSM_FFd1" BEL
        "b200_core/radio_0/response_mux/mx_state_FSM_FFd2" BEL
        "b200_core/radio_0/response_mux/mx_state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/full_reg" BEL
        "b200_core/radio_0/timekeeper/armed" BEL
        "b200_core/radio_0/tx_deframer/ofifo/full" BEL
        "b200_core/radio_0/tx_deframer/ofifo/empty" BEL
        "b200_core/radio_0/tx_control/clear_seqnum_latch" BEL
        "b200_core/radio_0/tx_responder/ack_queue/full" BEL
        "b200_core/radio_0/tx_responder/ack_queue/empty" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/empty" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/full" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/empty" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/full" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/empty" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/full" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tvalid" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tvalid" BEL
        "b200_core/radio_0/tx_control/ack_or_error" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tvalid" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tvalid" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tvalid" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tvalid" BEL
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/space_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr_FRB" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr1_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr2_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr3_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr4_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr5_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr6_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr7_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr8_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr9_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr10_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr11_FRB"
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr1_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr2_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr3_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr4_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr5_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr6_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr7_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr8_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr9_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr10_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr11_FRB"
        BEL "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_1_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_1_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_1_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_2_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_2_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_2_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_3_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_3_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_3_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_4_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_4_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_4_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_5_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_5_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_5_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_6_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_6_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_6_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_7_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_7_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_7_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_9_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_9_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_9_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_8_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_8_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_8_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_7_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_7_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_7_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_6_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_6_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_6_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_5_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_5_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_5_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_4_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_4_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_4_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_3_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_3_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_3_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_2_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_2_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_2_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_1_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_1_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_1_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_0_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_0_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_0_BRB3" PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8_pins<24>"
        PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17_pins<26>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17_pins<27>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1_pins<25>"
        BEL "b200_core/Mshreg_int_pps_del_1" BEL "b200_core/int_pps_del_1" BEL
        "b200_core/Mshreg_ext_pps_del_1" BEL "b200_core/ext_pps_del_1" BEL
        "b200_core/Mshreg_gpsdo_pps_del_1" BEL "b200_core/gpsdo_pps_del_1" BEL
        "b200_core/radio_0/fe_gpio_atr/Mshreg_ogpio_0_BRB1" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB1" BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_60"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_59"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_53"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_51"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_49"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_48"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_45"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_43"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_41"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_39"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_38"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL "gpio_atr_io_inst/gpio_in_iob_1";
TIMEGRP b200_io_i0_mimo_clk_unbuf = BEL "fe1_gpio_0" BEL "fe1_gpio_1" BEL
        "fe1_gpio_2" BEL "fe1_gpio_3" BEL "fe1_gpio_4" BEL "fe1_gpio_5" BEL
        "fe1_gpio_6" BEL "fe1_gpio_7" BEL "fe0_gpio_0" BEL "fe0_gpio_1" BEL
        "fe0_gpio_2" BEL "fe0_gpio_3" BEL "fe0_gpio_4" BEL "fe0_gpio_5" BEL
        "fe0_gpio_6" BEL "fe0_gpio_7" BEL "base_signal/sig_out" BEL
        "radio_sync/reset_out_tmp" BEL "radio_sync/reset_int" BEL
        "base_signal/counter_0" BEL "gpio_atr_io_inst/gpio_in_iob_0" BEL
        "gpio_atr_io_inst/gpio_out_iob_1" BEL
        "gpio_atr_io_inst/gpio_out_iob_0" BEL
        "gpio_atr_io_inst/gpio_ddr_reg_1" BEL
        "gpio_atr_io_inst/gpio_ddr_reg_0" BEL "b200_io_i0/radio_clk_bufg" BEL
        "b200_io_i0/find_radio_clk_phase_del" BEL
        "b200_io_i0/find_radio_clk_phase" BEL
        "b200_core/time_sync_synchronizer/synchronizer_false_path/value<1>_0"
        BEL
        "b200_core/time_sync_synchronizer/synchronizer_false_path/value<0>_0"
        BEL "b200_core/radio_0/fe_gpio_atr/gpio_out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/gpio_out_7" BEL
        "b200_core/radio_0/sr_rdback/out_0" BEL
        "b200_core/radio_0/sr_rdback/out_1" BEL
        "b200_core/radio_0/sr_rdback/out_2" BEL "b200_core/radio_0/tx_31" BEL
        "b200_core/radio_0/tx_30" BEL "b200_core/radio_0/tx_29" BEL
        "b200_core/radio_0/tx_28" BEL "b200_core/radio_0/tx_27" BEL
        "b200_core/radio_0/tx_26" BEL "b200_core/radio_0/tx_25" BEL
        "b200_core/radio_0/tx_24" BEL "b200_core/radio_0/tx_23" BEL
        "b200_core/radio_0/tx_22" BEL "b200_core/radio_0/tx_21" BEL
        "b200_core/radio_0/tx_20" BEL "b200_core/radio_0/tx_19" BEL
        "b200_core/radio_0/tx_18" BEL "b200_core/radio_0/tx_17" BEL
        "b200_core/radio_0/tx_16" BEL "b200_core/radio_0/tx_15" BEL
        "b200_core/radio_0/tx_14" BEL "b200_core/radio_0/tx_13" BEL
        "b200_core/radio_0/tx_12" BEL "b200_core/radio_0/tx_11" BEL
        "b200_core/radio_0/tx_10" BEL "b200_core/radio_0/tx_9" BEL
        "b200_core/radio_0/tx_8" BEL "b200_core/radio_0/tx_7" BEL
        "b200_core/radio_0/tx_6" BEL "b200_core/radio_0/tx_5" BEL
        "b200_core/radio_0/tx_4" BEL "b200_core/radio_0/tx_3" BEL
        "b200_core/radio_0/tx_2" BEL "b200_core/radio_0/tx_1" BEL
        "b200_core/radio_0/tx_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_ddr_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/gpio_sw_rb_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/igpio_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/igpio_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_idle/out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_rx/out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_ddr/out_0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_9" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_8" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_7" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_6" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_5" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_4" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_1" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/reg_atr_disable/out_0" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/read_state_FSM_FFd2"
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_10" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_9" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_8" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_7" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_6" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_5" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_4" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_3" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_2" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/wr_addr_0" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/read_state_FSM_FFd1"
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_10" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_9" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_8" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_7" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_6" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_5" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_4" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_3" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_2" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/rd_addr_0" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_64" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_63" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_62" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_61" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_60" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_59" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_58" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_57" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_56" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_55" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_54" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_53" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_52" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_51" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_50" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_49" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_48" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_47" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_46" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_45" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_44" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_43" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_42" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_41" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_40" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_39" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_38" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_37" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_36" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_35" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_34" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_33" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_32" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_31" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_30" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_29" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_28" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_27" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_26" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_25" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_24" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_23" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_22" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_21" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_20" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_19" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_18" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_17" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_16" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_15" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_14" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_13" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_12" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_10" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_9" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_8" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_7" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_6" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_5" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_4" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_3" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_2" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tdata_0" BEL
        "b200_core/radio_0/timekeeper/vita_time_63" BEL
        "b200_core/radio_0/timekeeper/vita_time_62" BEL
        "b200_core/radio_0/timekeeper/vita_time_61" BEL
        "b200_core/radio_0/timekeeper/vita_time_60" BEL
        "b200_core/radio_0/timekeeper/vita_time_59" BEL
        "b200_core/radio_0/timekeeper/vita_time_58" BEL
        "b200_core/radio_0/timekeeper/vita_time_57" BEL
        "b200_core/radio_0/timekeeper/vita_time_56" BEL
        "b200_core/radio_0/timekeeper/vita_time_55" BEL
        "b200_core/radio_0/timekeeper/vita_time_54" BEL
        "b200_core/radio_0/timekeeper/vita_time_53" BEL
        "b200_core/radio_0/timekeeper/vita_time_52" BEL
        "b200_core/radio_0/timekeeper/vita_time_51" BEL
        "b200_core/radio_0/timekeeper/vita_time_50" BEL
        "b200_core/radio_0/timekeeper/vita_time_49" BEL
        "b200_core/radio_0/timekeeper/vita_time_48" BEL
        "b200_core/radio_0/timekeeper/vita_time_47" BEL
        "b200_core/radio_0/timekeeper/vita_time_46" BEL
        "b200_core/radio_0/timekeeper/vita_time_45" BEL
        "b200_core/radio_0/timekeeper/vita_time_44" BEL
        "b200_core/radio_0/timekeeper/vita_time_43" BEL
        "b200_core/radio_0/timekeeper/vita_time_42" BEL
        "b200_core/radio_0/timekeeper/vita_time_41" BEL
        "b200_core/radio_0/timekeeper/vita_time_40" BEL
        "b200_core/radio_0/timekeeper/vita_time_39" BEL
        "b200_core/radio_0/timekeeper/vita_time_38" BEL
        "b200_core/radio_0/timekeeper/vita_time_37" BEL
        "b200_core/radio_0/timekeeper/vita_time_36" BEL
        "b200_core/radio_0/timekeeper/vita_time_35" BEL
        "b200_core/radio_0/timekeeper/vita_time_34" BEL
        "b200_core/radio_0/timekeeper/vita_time_33" BEL
        "b200_core/radio_0/timekeeper/vita_time_32" BEL
        "b200_core/radio_0/timekeeper/vita_time_31" BEL
        "b200_core/radio_0/timekeeper/vita_time_30" BEL
        "b200_core/radio_0/timekeeper/vita_time_29" BEL
        "b200_core/radio_0/timekeeper/vita_time_28" BEL
        "b200_core/radio_0/timekeeper/vita_time_27" BEL
        "b200_core/radio_0/timekeeper/vita_time_26" BEL
        "b200_core/radio_0/timekeeper/vita_time_25" BEL
        "b200_core/radio_0/timekeeper/vita_time_24" BEL
        "b200_core/radio_0/timekeeper/vita_time_23" BEL
        "b200_core/radio_0/timekeeper/vita_time_22" BEL
        "b200_core/radio_0/timekeeper/vita_time_21" BEL
        "b200_core/radio_0/timekeeper/vita_time_20" BEL
        "b200_core/radio_0/timekeeper/vita_time_19" BEL
        "b200_core/radio_0/timekeeper/vita_time_18" BEL
        "b200_core/radio_0/timekeeper/vita_time_17" BEL
        "b200_core/radio_0/timekeeper/vita_time_16" BEL
        "b200_core/radio_0/timekeeper/vita_time_15" BEL
        "b200_core/radio_0/timekeeper/vita_time_14" BEL
        "b200_core/radio_0/timekeeper/vita_time_13" BEL
        "b200_core/radio_0/timekeeper/vita_time_12" BEL
        "b200_core/radio_0/timekeeper/vita_time_11" BEL
        "b200_core/radio_0/timekeeper/vita_time_10" BEL
        "b200_core/radio_0/timekeeper/vita_time_9" BEL
        "b200_core/radio_0/timekeeper/vita_time_8" BEL
        "b200_core/radio_0/timekeeper/vita_time_7" BEL
        "b200_core/radio_0/timekeeper/vita_time_6" BEL
        "b200_core/radio_0/timekeeper/vita_time_5" BEL
        "b200_core/radio_0/timekeeper/vita_time_4" BEL
        "b200_core/radio_0/timekeeper/vita_time_3" BEL
        "b200_core/radio_0/timekeeper/vita_time_2" BEL
        "b200_core/radio_0/timekeeper/vita_time_1" BEL
        "b200_core/radio_0/timekeeper/vita_time_0" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/changed" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/out_0" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/out_1" BEL
        "b200_core/radio_0/timekeeper/sr_ctrl/out_2" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_63" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_62" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_61" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_60" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_59" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_58" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_57" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_56" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_55" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_54" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_53" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_52" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_51" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_50" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_49" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_48" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_47" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_46" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_45" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_44" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_43" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_42" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_41" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_40" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_39" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_38" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_37" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_36" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_35" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_34" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_33" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_32" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_31" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_30" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_29" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_28" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_27" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_26" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_25" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_24" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_23" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_22" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_21" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_20" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_19" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_18" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_17" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_16" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_15" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_14" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_13" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_12" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_11" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_10" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_9" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_8" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_7" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_6" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_5" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_4" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_3" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_2" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_1" BEL
        "b200_core/radio_0/timekeeper/vita_time_lastpps_0" BEL
        "b200_core/radio_0/timekeeper/pps_del2" BEL
        "b200_core/radio_0/timekeeper/pps_del" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_31" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_30" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_29" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_28" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_27" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_26" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_25" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_24" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_23" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_22" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_21" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_20" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_19" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_18" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_17" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_16" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_15" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_14" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_13" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_12" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_11" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_10" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_9" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_8" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_7" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_6" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_5" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_4" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_3" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_2" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_1" BEL
        "b200_core/radio_0/timekeeper/sr_time_hi/out_0" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_31" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_30" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_29" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_28" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_27" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_26" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_25" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_24" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_23" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_22" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_21" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_20" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_19" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_18" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_17" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_16" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_15" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_14" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_13" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_12" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_11" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_10" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_9" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_8" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_7" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_6" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_5" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_4" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_3" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_2" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_1" BEL
        "b200_core/radio_0/timekeeper/sr_time_lo/out_0" BEL
        "b200_core/radio_0/radio_ctrl_proc/rc_state_FSM_FFd2" BEL
        "b200_core/radio_0/radio_ctrl_proc/rc_state_FSM_FFd3" BEL
        "b200_core/radio_0/radio_ctrl_proc/rc_state_FSM_FFd1" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_11" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_10" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_9" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_8" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_7" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_6" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_5" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_4" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_3" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_2" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_1" BEL
        "b200_core/radio_0/radio_ctrl_proc/seqnum_0" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_31" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_30" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_29" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_28" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_27" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_26" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_25" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_24" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_23" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_22" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_21" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_20" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_19" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_18" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_17" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_16" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_15" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_14" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_13" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_12" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_11" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_10" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_9" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_8" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_7" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_6" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_5" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_4" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_3" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_2" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_1" BEL
        "b200_core/radio_0/radio_ctrl_proc/sid_0" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_63" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_62" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_61" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_60" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_59" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_58" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_57" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_56" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_55" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_54" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_53" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_52" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_51" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_50" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_49" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_48" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_47" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_46" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_45" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_44" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_43" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_42" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_41" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_40" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_39" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_38" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_37" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_36" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_35" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_34" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_33" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_32" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_31" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_30" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_29" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_28" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_27" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_26" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_25" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_24" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_23" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_22" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_21" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_20" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_19" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_18" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_17" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_16" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_15" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_14" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_13" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_12" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_11" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_10" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_9" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_8" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_7" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_6" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_5" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_4" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_3" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_2" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_1" BEL
        "b200_core/radio_0/radio_ctrl_proc/cmd_time_0" BEL
        "b200_core/radio_0/sr_test/out_31" BEL
        "b200_core/radio_0/sr_test/out_30" BEL
        "b200_core/radio_0/sr_test/out_29" BEL
        "b200_core/radio_0/sr_test/out_28" BEL
        "b200_core/radio_0/sr_test/out_27" BEL
        "b200_core/radio_0/sr_test/out_26" BEL
        "b200_core/radio_0/sr_test/out_25" BEL
        "b200_core/radio_0/sr_test/out_24" BEL
        "b200_core/radio_0/sr_test/out_23" BEL
        "b200_core/radio_0/sr_test/out_22" BEL
        "b200_core/radio_0/sr_test/out_21" BEL
        "b200_core/radio_0/sr_test/out_20" BEL
        "b200_core/radio_0/sr_test/out_19" BEL
        "b200_core/radio_0/sr_test/out_18" BEL
        "b200_core/radio_0/sr_test/out_17" BEL
        "b200_core/radio_0/sr_test/out_16" BEL
        "b200_core/radio_0/sr_test/out_15" BEL
        "b200_core/radio_0/sr_test/out_14" BEL
        "b200_core/radio_0/sr_test/out_13" BEL
        "b200_core/radio_0/sr_test/out_12" BEL
        "b200_core/radio_0/sr_test/out_11" BEL
        "b200_core/radio_0/sr_test/out_10" BEL
        "b200_core/radio_0/sr_test/out_9" BEL
        "b200_core/radio_0/sr_test/out_8" BEL
        "b200_core/radio_0/sr_test/out_7" BEL
        "b200_core/radio_0/sr_test/out_6" BEL
        "b200_core/radio_0/sr_test/out_5" BEL
        "b200_core/radio_0/sr_test/out_4" BEL
        "b200_core/radio_0/sr_test/out_3" BEL
        "b200_core/radio_0/sr_test/out_2" BEL
        "b200_core/radio_0/sr_test/out_1" BEL
        "b200_core/radio_0/sr_test/out_0" BEL
        "b200_core/radio_0/sr_codec_idle/out_31" BEL
        "b200_core/radio_0/sr_codec_idle/out_30" BEL
        "b200_core/radio_0/sr_codec_idle/out_29" BEL
        "b200_core/radio_0/sr_codec_idle/out_28" BEL
        "b200_core/radio_0/sr_codec_idle/out_27" BEL
        "b200_core/radio_0/sr_codec_idle/out_26" BEL
        "b200_core/radio_0/sr_codec_idle/out_25" BEL
        "b200_core/radio_0/sr_codec_idle/out_24" BEL
        "b200_core/radio_0/sr_codec_idle/out_23" BEL
        "b200_core/radio_0/sr_codec_idle/out_22" BEL
        "b200_core/radio_0/sr_codec_idle/out_21" BEL
        "b200_core/radio_0/sr_codec_idle/out_20" BEL
        "b200_core/radio_0/sr_codec_idle/out_19" BEL
        "b200_core/radio_0/sr_codec_idle/out_18" BEL
        "b200_core/radio_0/sr_codec_idle/out_17" BEL
        "b200_core/radio_0/sr_codec_idle/out_16" BEL
        "b200_core/radio_0/sr_codec_idle/out_15" BEL
        "b200_core/radio_0/sr_codec_idle/out_14" BEL
        "b200_core/radio_0/sr_codec_idle/out_13" BEL
        "b200_core/radio_0/sr_codec_idle/out_12" BEL
        "b200_core/radio_0/sr_codec_idle/out_11" BEL
        "b200_core/radio_0/sr_codec_idle/out_10" BEL
        "b200_core/radio_0/sr_codec_idle/out_9" BEL
        "b200_core/radio_0/sr_codec_idle/out_8" BEL
        "b200_core/radio_0/sr_codec_idle/out_7" BEL
        "b200_core/radio_0/sr_codec_idle/out_6" BEL
        "b200_core/radio_0/sr_codec_idle/out_5" BEL
        "b200_core/radio_0/sr_codec_idle/out_4" BEL
        "b200_core/radio_0/sr_codec_idle/out_3" BEL
        "b200_core/radio_0/sr_codec_idle/out_2" BEL
        "b200_core/radio_0/sr_codec_idle/out_1" BEL
        "b200_core/radio_0/sr_codec_idle/out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_7" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_idle/out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_7" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_rx/out_0" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_7" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_6" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_5" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_4" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_3" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_2" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_1" BEL
        "b200_core/radio_0/fe_gpio_atr/reg_atr_disable/out_0" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_31" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_30" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_29" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_28" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_27" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_26" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_25" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_24" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_23" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_22" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_21" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_20" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_19" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_18" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_17" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_16" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_15" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_14" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_13" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_12" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_11" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_10" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_9" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_8" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_7" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_6" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_5" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_4" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_3" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_2" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_1" BEL
        "b200_core/radio_0/inp_sig/phase_acc2_0" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_31" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_30" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_29" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_28" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_27" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_26" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_25" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_24" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_23" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_22" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_21" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_20" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_19" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_18" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_17" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_16" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_15" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_14" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_13" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_12" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_11" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_10" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_9" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_8" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_7" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_6" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_5" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_4" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_3" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_2" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_1" BEL
        "b200_core/radio_0/inp_sig/phase_acc1_0" BEL
        "b200_core/radio_0/inp_sig/tx_out_10" BEL
        "b200_core/radio_0/inp_sig/tx_out_9" BEL
        "b200_core/radio_0/inp_sig/tx_out_8" BEL
        "b200_core/radio_0/inp_sig/tx_out_7" BEL
        "b200_core/radio_0/inp_sig/tx_out_6" BEL
        "b200_core/radio_0/inp_sig/tx_out_5" BEL
        "b200_core/radio_0/inp_sig/tx_out_4" BEL
        "b200_core/radio_0/inp_sig/tx_out_3" BEL
        "b200_core/radio_0/inp_sig/tx_out_2" BEL
        "b200_core/radio_0/inp_sig/tx_out_1" BEL
        "b200_core/radio_0/inp_sig/tx_out_0" BEL
        "b200_core/radio_0/tx_deframer/td_state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_deframer/td_state_FSM_FFd2" BEL
        "b200_core/radio_0/tx_deframer/sid_31" BEL
        "b200_core/radio_0/tx_deframer/sid_30" BEL
        "b200_core/radio_0/tx_deframer/sid_29" BEL
        "b200_core/radio_0/tx_deframer/sid_28" BEL
        "b200_core/radio_0/tx_deframer/sid_27" BEL
        "b200_core/radio_0/tx_deframer/sid_26" BEL
        "b200_core/radio_0/tx_deframer/sid_25" BEL
        "b200_core/radio_0/tx_deframer/sid_24" BEL
        "b200_core/radio_0/tx_deframer/sid_23" BEL
        "b200_core/radio_0/tx_deframer/sid_22" BEL
        "b200_core/radio_0/tx_deframer/sid_21" BEL
        "b200_core/radio_0/tx_deframer/sid_20" BEL
        "b200_core/radio_0/tx_deframer/sid_19" BEL
        "b200_core/radio_0/tx_deframer/sid_18" BEL
        "b200_core/radio_0/tx_deframer/sid_17" BEL
        "b200_core/radio_0/tx_deframer/sid_16" BEL
        "b200_core/radio_0/tx_deframer/sid_15" BEL
        "b200_core/radio_0/tx_deframer/sid_14" BEL
        "b200_core/radio_0/tx_deframer/sid_13" BEL
        "b200_core/radio_0/tx_deframer/sid_12" BEL
        "b200_core/radio_0/tx_deframer/sid_11" BEL
        "b200_core/radio_0/tx_deframer/sid_10" BEL
        "b200_core/radio_0/tx_deframer/sid_9" BEL
        "b200_core/radio_0/tx_deframer/sid_8" BEL
        "b200_core/radio_0/tx_deframer/sid_7" BEL
        "b200_core/radio_0/tx_deframer/sid_6" BEL
        "b200_core/radio_0/tx_deframer/sid_5" BEL
        "b200_core/radio_0/tx_deframer/sid_4" BEL
        "b200_core/radio_0/tx_deframer/sid_3" BEL
        "b200_core/radio_0/tx_deframer/sid_2" BEL
        "b200_core/radio_0/tx_deframer/sid_1" BEL
        "b200_core/radio_0/tx_deframer/sid_0" BEL
        "b200_core/radio_0/tx_deframer/seqnum_11" BEL
        "b200_core/radio_0/tx_deframer/seqnum_10" BEL
        "b200_core/radio_0/tx_deframer/seqnum_9" BEL
        "b200_core/radio_0/tx_deframer/seqnum_8" BEL
        "b200_core/radio_0/tx_deframer/seqnum_7" BEL
        "b200_core/radio_0/tx_deframer/seqnum_6" BEL
        "b200_core/radio_0/tx_deframer/seqnum_5" BEL
        "b200_core/radio_0/tx_deframer/seqnum_4" BEL
        "b200_core/radio_0/tx_deframer/seqnum_3" BEL
        "b200_core/radio_0/tx_deframer/seqnum_2" BEL
        "b200_core/radio_0/tx_deframer/seqnum_1" BEL
        "b200_core/radio_0/tx_deframer/seqnum_0" BEL
        "b200_core/radio_0/tx_deframer/eob" BEL
        "b200_core/radio_0/tx_deframer/send_at" BEL
        "b200_core/radio_0/tx_deframer/send_time_63" BEL
        "b200_core/radio_0/tx_deframer/send_time_62" BEL
        "b200_core/radio_0/tx_deframer/send_time_61" BEL
        "b200_core/radio_0/tx_deframer/send_time_60" BEL
        "b200_core/radio_0/tx_deframer/send_time_59" BEL
        "b200_core/radio_0/tx_deframer/send_time_58" BEL
        "b200_core/radio_0/tx_deframer/send_time_57" BEL
        "b200_core/radio_0/tx_deframer/send_time_56" BEL
        "b200_core/radio_0/tx_deframer/send_time_55" BEL
        "b200_core/radio_0/tx_deframer/send_time_54" BEL
        "b200_core/radio_0/tx_deframer/send_time_53" BEL
        "b200_core/radio_0/tx_deframer/send_time_52" BEL
        "b200_core/radio_0/tx_deframer/send_time_51" BEL
        "b200_core/radio_0/tx_deframer/send_time_50" BEL
        "b200_core/radio_0/tx_deframer/send_time_49" BEL
        "b200_core/radio_0/tx_deframer/send_time_48" BEL
        "b200_core/radio_0/tx_deframer/send_time_47" BEL
        "b200_core/radio_0/tx_deframer/send_time_46" BEL
        "b200_core/radio_0/tx_deframer/send_time_45" BEL
        "b200_core/radio_0/tx_deframer/send_time_44" BEL
        "b200_core/radio_0/tx_deframer/send_time_43" BEL
        "b200_core/radio_0/tx_deframer/send_time_42" BEL
        "b200_core/radio_0/tx_deframer/send_time_41" BEL
        "b200_core/radio_0/tx_deframer/send_time_40" BEL
        "b200_core/radio_0/tx_deframer/send_time_39" BEL
        "b200_core/radio_0/tx_deframer/send_time_38" BEL
        "b200_core/radio_0/tx_deframer/send_time_37" BEL
        "b200_core/radio_0/tx_deframer/send_time_36" BEL
        "b200_core/radio_0/tx_deframer/send_time_35" BEL
        "b200_core/radio_0/tx_deframer/send_time_34" BEL
        "b200_core/radio_0/tx_deframer/send_time_33" BEL
        "b200_core/radio_0/tx_deframer/send_time_32" BEL
        "b200_core/radio_0/tx_deframer/send_time_31" BEL
        "b200_core/radio_0/tx_deframer/send_time_30" BEL
        "b200_core/radio_0/tx_deframer/send_time_29" BEL
        "b200_core/radio_0/tx_deframer/send_time_28" BEL
        "b200_core/radio_0/tx_deframer/send_time_27" BEL
        "b200_core/radio_0/tx_deframer/send_time_26" BEL
        "b200_core/radio_0/tx_deframer/send_time_25" BEL
        "b200_core/radio_0/tx_deframer/send_time_24" BEL
        "b200_core/radio_0/tx_deframer/send_time_23" BEL
        "b200_core/radio_0/tx_deframer/send_time_22" BEL
        "b200_core/radio_0/tx_deframer/send_time_21" BEL
        "b200_core/radio_0/tx_deframer/send_time_20" BEL
        "b200_core/radio_0/tx_deframer/send_time_19" BEL
        "b200_core/radio_0/tx_deframer/send_time_18" BEL
        "b200_core/radio_0/tx_deframer/send_time_17" BEL
        "b200_core/radio_0/tx_deframer/send_time_16" BEL
        "b200_core/radio_0/tx_deframer/send_time_15" BEL
        "b200_core/radio_0/tx_deframer/send_time_14" BEL
        "b200_core/radio_0/tx_deframer/send_time_13" BEL
        "b200_core/radio_0/tx_deframer/send_time_12" BEL
        "b200_core/radio_0/tx_deframer/send_time_11" BEL
        "b200_core/radio_0/tx_deframer/send_time_10" BEL
        "b200_core/radio_0/tx_deframer/send_time_9" BEL
        "b200_core/radio_0/tx_deframer/send_time_8" BEL
        "b200_core/radio_0/tx_deframer/send_time_7" BEL
        "b200_core/radio_0/tx_deframer/send_time_6" BEL
        "b200_core/radio_0/tx_deframer/send_time_5" BEL
        "b200_core/radio_0/tx_deframer/send_time_4" BEL
        "b200_core/radio_0/tx_deframer/send_time_3" BEL
        "b200_core/radio_0/tx_deframer/send_time_2" BEL
        "b200_core/radio_0/tx_deframer/send_time_1" BEL
        "b200_core/radio_0/tx_deframer/send_time_0" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[174].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[173].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[172].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[171].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[170].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[169].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[168].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[167].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[166].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[165].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[164].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[163].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[162].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[161].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[160].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[159].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[158].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[157].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[156].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[155].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[154].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[153].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[152].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[151].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[150].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[149].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[148].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[147].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[146].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[145].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[144].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[143].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[142].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[141].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[140].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[139].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[138].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[137].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[136].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[135].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[134].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[133].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[132].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[131].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[130].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[129].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[128].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[127].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[126].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[125].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[124].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[123].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[122].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[121].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[120].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[119].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[118].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[117].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[116].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[115].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[114].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[113].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[112].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[111].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[110].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[109].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[108].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[107].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[106].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[105].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[104].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[103].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[102].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[101].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[100].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[99].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[98].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[97].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[96].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[95].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[94].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[93].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[92].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[91].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[90].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[89].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[88].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[87].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[86].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[85].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[84].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[83].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[82].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[81].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[80].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[79].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[78].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[77].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[76].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[75].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[74].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[73].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[72].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[71].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[70].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[69].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[68].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[67].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[66].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[65].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/gen_srlc32e[64].srlc32e" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_4" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_3" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_2" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_1" BEL
        "b200_core/radio_0/tx_deframer/ofifo/a_0" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_174" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_173" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_172" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_171" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_170" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_169" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_168" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_167" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_166" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_165" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_164" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_163" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_162" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_161" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_160" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_159" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_158" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_157" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_156" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_155" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_154" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_153" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_152" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_151" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_150" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_149" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_148" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_147" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_146" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_145" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_144" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_143" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_142" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_141" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_140" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_139" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_138" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_137" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_136" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_135" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_134" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_133" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_132" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_131" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_130" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_129" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_128" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_127" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_126" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_125" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_124" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_123" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_122" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_121" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_120" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_119" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_118" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_117" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_116" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_115" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_114" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_113" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_112" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_111" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_110" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_109" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_108" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_107" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_106" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_105" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_104" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_103" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_102" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_101" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_100" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_99" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_98" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_97" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_96" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_95" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_94" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_93" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_92" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_91" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_90" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_89" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_88" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_87" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_86" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_85" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_84" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_83" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_82" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_81" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_80" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_79" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_78" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_77" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_76" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_75" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_74" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_73" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_72" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_71" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_70" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_69" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_68" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_67" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_66" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_65" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tdata_64" BEL
        "b200_core/radio_0/tx_control/state_FSM_FFd2" BEL
        "b200_core/radio_0/tx_control/state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_control/sr_error_policy/changed" BEL
        "b200_core/radio_0/tx_control/sr_error_policy/out_1" BEL
        "b200_core/radio_0/tx_control/sr_error_policy/out_2" BEL
        "b200_core/radio_0/tx_control/error_code_35" BEL
        "b200_core/radio_0/tx_control/error_code_34" BEL
        "b200_core/radio_0/tx_control/error_code_27" BEL
        "b200_core/radio_0/tx_control/error_code_26" BEL
        "b200_core/radio_0/tx_control/error_code_25" BEL
        "b200_core/radio_0/tx_control/error_code_24" BEL
        "b200_core/radio_0/tx_control/error_code_23" BEL
        "b200_core/radio_0/tx_control/error_code_22" BEL
        "b200_core/radio_0/tx_control/error_code_21" BEL
        "b200_core/radio_0/tx_control/error_code_20" BEL
        "b200_core/radio_0/tx_control/error_code_19" BEL
        "b200_core/radio_0/tx_control/error_code_18" BEL
        "b200_core/radio_0/tx_control/error_code_17" BEL
        "b200_core/radio_0/tx_control/error_code_16" BEL
        "b200_core/radio_0/tx_control/error_code_11" BEL
        "b200_core/radio_0/tx_control/error_code_10" BEL
        "b200_core/radio_0/tx_control/error_code_9" BEL
        "b200_core/radio_0/tx_control/error_code_8" BEL
        "b200_core/radio_0/tx_control/error_code_7" BEL
        "b200_core/radio_0/tx_control/error_code_6" BEL
        "b200_core/radio_0/tx_control/error_code_5" BEL
        "b200_core/radio_0/tx_control/error_code_4" BEL
        "b200_core/radio_0/tx_control/error_code_3" BEL
        "b200_core/radio_0/tx_control/error_code_2" BEL
        "b200_core/radio_0/tx_control/error_code_1" BEL
        "b200_core/radio_0/tx_control/error_code_0" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_11" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_10" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_9" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_8" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_7" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_6" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_5" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_4" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_3" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_2" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_1" BEL
        "b200_core/radio_0/tx_control/expected_seqnum_0" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_11" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_10" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_9" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_8" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_7" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_6" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_5" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_4" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_3" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_2" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_1" BEL
        "b200_core/radio_0/tx_responder/reply_seqnum_0" BEL
        "b200_core/radio_0/tx_responder/ack_err_gen/cp_state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_responder/ack_err_gen/cp_state_FSM_FFd2" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_11" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_10" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_9" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_8" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_7" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_6" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_5" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_4" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_3" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_2" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_1" BEL
        "b200_core/radio_0/tx_responder/seqnum_int_0" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_30" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_29" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_28" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_27" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_26" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_25" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_24" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_23" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_22" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_21" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_20" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_19" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_18" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_17" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_16" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_15" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_14" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_13" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_12" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_11" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_10" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_9" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_8" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_7" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_6" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_5" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_4" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_3" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_2" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_1" BEL
        "b200_core/radio_0/tx_responder/trig/cycle_count_0" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_15" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_14" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_13" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_12" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_11" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_10" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_9" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_8" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_7" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_6" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_5" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_4" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_3" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_2" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_1" BEL
        "b200_core/radio_0/tx_responder/trig/packet_count_0" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_31" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_23" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_22" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_21" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_20" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_19" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_18" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_17" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_16" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_15" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_14" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_13" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_12" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_11" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_10" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_9" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_8" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_7" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_6" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_5" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_4" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_3" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_2" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_1" BEL
        "b200_core/radio_0/tx_responder/trig/sr_cycles/out_0" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_31" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_15" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_14" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_13" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_12" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_11" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_10" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_9" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_8" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_7" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_6" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_5" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_4" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_3" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_2" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_1" BEL
        "b200_core/radio_0/tx_responder/trig/sr_packets/out_0" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[95].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[94].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[93].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[92].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[91].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[90].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[89].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[88].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[87].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[86].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[85].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[84].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[83].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[82].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[81].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[80].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[79].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[78].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[77].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[76].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[75].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[74].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[73].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[72].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[71].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[70].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[69].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[68].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[67].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[66].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[65].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[64].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[63].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[62].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[61].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[60].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[59].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[58].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[57].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[56].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[55].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[54].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[53].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[52].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[51].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[50].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[49].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[48].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[47].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[46].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[45].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[44].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[43].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[42].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[41].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[40].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[39].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[38].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[37].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[36].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[35].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[34].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[33].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[32].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[31].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[30].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[29].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[28].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[27].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[26].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[25].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[24].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[23].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[22].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[21].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[20].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[19].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[18].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[17].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[16].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[15].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[14].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[13].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[12].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[11].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[10].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[9].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[8].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[7].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[6].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[5].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[4].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[3].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[2].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[1].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/gen_srlc32e[0].srlc32e" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_4" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_3" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_2" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_1" BEL
        "b200_core/radio_0/tx_responder/ack_queue/a_0" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_95" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_94" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_93" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_92" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_91" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_90" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_89" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_88" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_87" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_86" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_85" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_84" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_83" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_82" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_81" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_80" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_79" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_78" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_77" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_76" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_75" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_74" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_73" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_72" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_71" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_70" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_69" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_68" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_67" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_66" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_65" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_64" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_63" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_62" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_61" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_60" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_59" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_58" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_57" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_56" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_55" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_54" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_53" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_52" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_51" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_50" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_49" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_48" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_47" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_46" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_45" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_44" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_43" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_42" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_41" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_40" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_39" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_38" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_37" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_36" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_35" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_34" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_33" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_32" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_31" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_30" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_29" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_28" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_27" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_26" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_25" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_24" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_23" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_22" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_21" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_20" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_19" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_18" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_17" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_16" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_15" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_14" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_13" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_12" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_11" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_10" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_9" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_8" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_7" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_6" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_5" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_4" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_3" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_2" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_1" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tdata_0" BEL
        "b200_core/radio_0/sr_llr_reg0/out_31" BEL
        "b200_core/radio_0/sr_llr_reg0/out_30" BEL
        "b200_core/radio_0/sr_llr_reg0/out_29" BEL
        "b200_core/radio_0/sr_llr_reg0/out_28" BEL
        "b200_core/radio_0/sr_llr_reg0/out_27" BEL
        "b200_core/radio_0/sr_llr_reg0/out_26" BEL
        "b200_core/radio_0/sr_llr_reg0/out_25" BEL
        "b200_core/radio_0/sr_llr_reg0/out_24" BEL
        "b200_core/radio_0/sr_llr_reg0/out_23" BEL
        "b200_core/radio_0/sr_llr_reg0/out_22" BEL
        "b200_core/radio_0/sr_llr_reg0/out_21" BEL
        "b200_core/radio_0/sr_llr_reg0/out_20" BEL
        "b200_core/radio_0/sr_llr_reg0/out_19" BEL
        "b200_core/radio_0/sr_llr_reg0/out_18" BEL
        "b200_core/radio_0/sr_llr_reg0/out_17" BEL
        "b200_core/radio_0/sr_llr_reg0/out_16" BEL
        "b200_core/radio_0/sr_llr_reg0/out_15" BEL
        "b200_core/radio_0/sr_llr_reg0/out_14" BEL
        "b200_core/radio_0/sr_llr_reg0/out_13" BEL
        "b200_core/radio_0/sr_llr_reg0/out_12" BEL
        "b200_core/radio_0/sr_llr_reg0/out_11" BEL
        "b200_core/radio_0/sr_llr_reg0/out_10" BEL
        "b200_core/radio_0/sr_llr_reg0/out_9" BEL
        "b200_core/radio_0/sr_llr_reg0/out_8" BEL
        "b200_core/radio_0/sr_llr_reg0/out_7" BEL
        "b200_core/radio_0/sr_llr_reg0/out_6" BEL
        "b200_core/radio_0/sr_llr_reg0/out_5" BEL
        "b200_core/radio_0/sr_llr_reg0/out_4" BEL
        "b200_core/radio_0/sr_llr_reg0/out_3" BEL
        "b200_core/radio_0/sr_llr_reg0/out_2" BEL
        "b200_core/radio_0/sr_llr_reg0/out_1" BEL
        "b200_core/radio_0/sr_llr_reg0/out_0" BEL
        "b200_core/radio_0/sr_llr_reg1/out_31" BEL
        "b200_core/radio_0/sr_llr_reg1/out_30" BEL
        "b200_core/radio_0/sr_llr_reg1/out_29" BEL
        "b200_core/radio_0/sr_llr_reg1/out_28" BEL
        "b200_core/radio_0/sr_llr_reg1/out_27" BEL
        "b200_core/radio_0/sr_llr_reg1/out_26" BEL
        "b200_core/radio_0/sr_llr_reg1/out_25" BEL
        "b200_core/radio_0/sr_llr_reg1/out_24" BEL
        "b200_core/radio_0/sr_llr_reg1/out_23" BEL
        "b200_core/radio_0/sr_llr_reg1/out_22" BEL
        "b200_core/radio_0/sr_llr_reg1/out_21" BEL
        "b200_core/radio_0/sr_llr_reg1/out_20" BEL
        "b200_core/radio_0/sr_llr_reg1/out_19" BEL
        "b200_core/radio_0/sr_llr_reg1/out_18" BEL
        "b200_core/radio_0/sr_llr_reg1/out_17" BEL
        "b200_core/radio_0/sr_llr_reg1/out_16" BEL
        "b200_core/radio_0/sr_llr_reg1/out_15" BEL
        "b200_core/radio_0/sr_llr_reg1/out_14" BEL
        "b200_core/radio_0/sr_llr_reg1/out_13" BEL
        "b200_core/radio_0/sr_llr_reg1/out_12" BEL
        "b200_core/radio_0/sr_llr_reg1/out_11" BEL
        "b200_core/radio_0/sr_llr_reg1/out_10" BEL
        "b200_core/radio_0/sr_llr_reg1/out_9" BEL
        "b200_core/radio_0/sr_llr_reg1/out_8" BEL
        "b200_core/radio_0/sr_llr_reg1/out_7" BEL
        "b200_core/radio_0/sr_llr_reg1/out_6" BEL
        "b200_core/radio_0/sr_llr_reg1/out_5" BEL
        "b200_core/radio_0/sr_llr_reg1/out_4" BEL
        "b200_core/radio_0/sr_llr_reg1/out_3" BEL
        "b200_core/radio_0/sr_llr_reg1/out_2" BEL
        "b200_core/radio_0/sr_llr_reg1/out_1" BEL
        "b200_core/radio_0/sr_llr_reg1/out_0" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_0" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_1" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_2" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_3" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_4" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_5" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_6" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_7" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_8" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_9" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_10" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_11" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_12" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_13" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_14" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_15" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_16" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_17" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_18" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_19" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_20" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_21" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_22" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_23" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_24" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_25" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_26" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_27" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_28" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_29" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_30" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_31" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_32" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_33" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_34" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_35" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_36" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_37" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_38" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_39" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_40" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_41" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_42" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_43" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_44" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_45" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_46" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_47" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_48" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_49" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_50" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_51" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_52" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_53" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_54" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_55" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_56" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_57" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_58" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_59" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_60" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_61" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_62" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_63" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/o_tdata_64" BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_framer/output_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/new_rx_framer/sr_sid/out_31" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_30" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_29" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_28" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_27" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_26" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_25" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_24" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_23" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_22" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_21" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_20" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_19" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_18" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_17" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_16" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_15" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_14" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_13" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_12" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_11" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_10" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_9" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_8" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_7" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_6" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_5" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_4" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_3" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_2" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_1" BEL
        "b200_core/radio_0/new_rx_framer/sr_sid/out_0" PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7_pins<22>"
        PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram7_pins<23>"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_63"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_62"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_61"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_60"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_59"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_58"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_57"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_56"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_55"
        BEL "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/o_tdata_54"
        BEL "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_0" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_1" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_2" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_3" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_4" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_5" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_6" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_7" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_8" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_9" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_10" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_11" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_12" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_13" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_14" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_15" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_16" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_17" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_18" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_19" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_20" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_21" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_22" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_23" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_24" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_25" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_26" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_27" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_28" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_29" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_30" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_31" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_32" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_33" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_34" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_35" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_36" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_37" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_38" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_39" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_40" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_41" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_42" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_43" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_44" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_45" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_46" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_47" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_48" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_49" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_50" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_51" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_52" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_53" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_54" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_55" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_56" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_57" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_58" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_59" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_60" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_61" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_62" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_63" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_92" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tdata_95" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_0" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_1" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_2" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_3" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/a_4" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[92].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/commandfifo/gen_srlc32e[95].srlc32e"
        BEL "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_0" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_1" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_2" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_3" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_4" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_5" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_6" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_7" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_8" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_9" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_10" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_11" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_12" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_13" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_14" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_15" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_16" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_17" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_18" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_19" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_20" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_21" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_22" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_23" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_24" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_25" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_26" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_27" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_28" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_29" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_30" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_31" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_32" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_33" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_34" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_35" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_36" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_37" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_38" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_39" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_40" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_41" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_42" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_43" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_44" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_45" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_46" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_47" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_48" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_49" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_50" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_51" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_52" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_53" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_54" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_55" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_56" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_57" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_58" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_59" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_60" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_61" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_62" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_63" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tdata_64" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_2" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_0" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_1" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_3" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/a_4" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[0].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[1].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[2].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[3].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[4].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[5].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[6].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[7].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[8].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[9].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[10].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[11].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[12].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[13].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[14].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[15].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[16].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[17].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[18].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[19].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[20].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[21].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[22].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[23].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[24].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[25].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[26].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[27].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[28].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[29].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[30].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[31].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[32].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[33].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[34].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[35].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[36].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[37].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[38].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[39].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[40].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[41].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[42].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[43].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[44].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[45].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[46].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[47].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[48].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[49].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[50].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[51].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[52].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[53].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[54].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[55].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[56].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[57].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[58].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[59].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[60].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[61].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[62].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[63].srlc32e"
        BEL
        "b200_core/radio_0/new_rx_control/output_fifo/gen_srlc32e[64].srlc32e"
        BEL "b200_core/radio_0/new_rx_control/ibs_state_FSM_FFd1" BEL
        "b200_core/radio_0/new_rx_control/ibs_state_FSM_FFd2" BEL
        "b200_core/radio_0/new_rx_control/ibs_state_FSM_FFd3" BEL
        "b200_core/radio_0/new_rx_control/sr_cmd/out_31" BEL
        "b200_core/radio_0/new_rx_control/sr_cmd/out_28" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_31" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_30" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_29" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_28" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_27" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_26" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_25" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_24" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_23" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_22" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_21" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_20" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_19" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_18" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_17" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_16" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_15" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_14" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_13" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_12" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_11" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_10" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_9" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_8" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_7" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_6" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_5" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_4" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_3" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_2" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_1" BEL
        "b200_core/radio_0/new_rx_control/sr_time_h/out_0" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/changed" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_31" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_30" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_29" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_28" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_27" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_26" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_25" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_24" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_23" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_22" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_21" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_20" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_19" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_18" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_17" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_16" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_15" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_14" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_13" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_12" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_11" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_10" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_9" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_8" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_7" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_6" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_5" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_4" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_3" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_2" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_1" BEL
        "b200_core/radio_0/new_rx_control/sr_time_l/out_0" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_0" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_1" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_2" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_3" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_4" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_5" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_6" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_7" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_8" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_9" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_10" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_11" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_12" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_13" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_14" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_15" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_16" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_17" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_18" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_19" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_20" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_21" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_22" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_23" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_24" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_25" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_26" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_27" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_28" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_29" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_30" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_31" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_32" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_33" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_34" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_35" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_36" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_37" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_38" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_39" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_40" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_41" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_42" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_43" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_44" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_45" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_46" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_47" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_48" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_49" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_50" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_51" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_52" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_53" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_54" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_55" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_56" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_57" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_58" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_59" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_60" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_61" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_62" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_63" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tdata_64" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_2" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_0" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_1" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_3" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/a_4" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[0].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[1].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[2].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[3].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[4].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[5].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[6].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[7].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[8].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[9].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[10].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[11].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[12].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[13].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[14].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[15].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[16].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[17].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[18].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[19].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[20].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[21].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[22].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[23].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[24].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[25].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[26].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[27].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[28].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[29].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[30].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[31].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[32].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[33].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[34].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[35].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[36].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[37].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[38].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[39].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[40].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[41].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[42].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[43].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[44].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[45].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[46].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[47].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[48].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[49].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[50].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[51].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[52].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[53].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[54].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[55].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[56].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[57].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[58].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[59].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[60].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[61].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[62].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[63].srlc32e" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/gen_srlc32e[64].srlc32e" BEL
        "b200_core/radio_0/rx_mux/mx_state_FSM_FFd1" BEL
        "b200_core/radio_0/response_mux/mx_state_FSM_FFd2" BEL
        "b200_core/radio_0/response_mux/mx_state_FSM_FFd1" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/full_reg" BEL
        "b200_core/radio_0/timekeeper/armed" BEL
        "b200_core/radio_0/tx_deframer/ofifo/full" BEL
        "b200_core/radio_0/tx_deframer/ofifo/empty" BEL
        "b200_core/radio_0/tx_control/clear_seqnum_latch" BEL
        "b200_core/radio_0/tx_responder/ack_queue/full" BEL
        "b200_core/radio_0/tx_responder/ack_queue/empty" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/empty" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/full" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/empty" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/full" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/empty" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/full" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/o_tvalid" BEL
        "b200_core/radio_0/tx_deframer/ofifo/o_tvalid" BEL
        "b200_core/radio_0/tx_control/ack_or_error" BEL
        "b200_core/radio_0/tx_responder/ack_queue/o_tvalid" BEL
        "b200_core/radio_0/new_rx_control/commandfifo/o_tvalid" BEL
        "b200_core/radio_0/new_rx_control/output_fifo/o_tvalid" BEL
        "b200_core/radio_0/rx_mux/axi_fifo_short/o_tvalid" BEL
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/space_11" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr_FRB" BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr1_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr2_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr3_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr4_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr5_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr6_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr7_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr8_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr9_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr10_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_wr_addr11_FRB"
        BEL "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr1_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr2_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr3_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr4_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr5_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr6_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr7_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr8_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr9_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr10_FRB"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/Mcount_rd_addr11_FRB"
        BEL "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_1_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_1_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_1_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_2_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_2_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_2_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_3_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_3_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_3_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_4_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_4_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_4_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_5_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_5_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_5_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_6_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_6_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_6_BRB3" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_7_BRB0" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_7_BRB2" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_7_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_9_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_9_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_9_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_8_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_8_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_8_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_7_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_7_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_7_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_6_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_6_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_6_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_5_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_5_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_5_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_4_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_4_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_4_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_3_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_3_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_3_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_2_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_2_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_2_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_1_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_1_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_1_BRB3" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_0_BRB0" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_0_BRB2" BEL
        "b200_core/radio_0/add_fp_gpio.fp_gpio_atr/ogpio_0_BRB3" PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8_pins<24>"
        PIN
        "b200_core/radio_0/new_rx_framer/datafifo/fifo_bram/ram/Mram_ram8_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17_pins<26>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram17_pins<27>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram16_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram15_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram14_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram13_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram11_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram10_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram12_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram9_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram8_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram7_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram6_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram4_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram3_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram5_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram2_pins<25>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1_pins<24>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_1clk/fifo_bram/ram/Mram_ram1_pins<25>"
        BEL "b200_core/Mshreg_int_pps_del_1" BEL "b200_core/int_pps_del_1" BEL
        "b200_core/Mshreg_ext_pps_del_1" BEL "b200_core/ext_pps_del_1" BEL
        "b200_core/Mshreg_gpsdo_pps_del_1" BEL "b200_core/gpsdo_pps_del_1" BEL
        "b200_core/radio_0/fe_gpio_atr/Mshreg_ogpio_0_BRB1" BEL
        "b200_core/radio_0/fe_gpio_atr/ogpio_0_BRB1" BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_60"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_59"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_53"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_51"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_49"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_48"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_45"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_43"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_41"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_39"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_38"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "b200_core/radio_0/tx_fifo/fifo_4k_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1"
        BEL
        "b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1"
        BEL
        "b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL "gpio_atr_io_inst/gpio_in_iob_1";
TIMEGRP b200_io_i0_siso_clk_unbuf = BEL "b200_io_i0/siso_clk_bufg" BEL
        "b200_io_i0/tx_q_11" BEL "b200_io_i0/tx_q_10" BEL "b200_io_i0/tx_q_9"
        BEL "b200_io_i0/tx_q_8" BEL "b200_io_i0/tx_q_7" BEL
        "b200_io_i0/tx_q_6" BEL "b200_io_i0/tx_q_5" BEL "b200_io_i0/tx_q_4"
        BEL "b200_io_i0/tx_q_3" BEL "b200_io_i0/tx_q_2" BEL
        "b200_io_i0/tx_q_1" BEL "b200_io_i0/tx_q_0" BEL "b200_io_i0/tx_i_11"
        BEL "b200_io_i0/tx_i_10" BEL "b200_io_i0/tx_i_9" BEL
        "b200_io_i0/tx_i_8" BEL "b200_io_i0/tx_i_7" BEL "b200_io_i0/tx_i_6"
        BEL "b200_io_i0/tx_i_5" BEL "b200_io_i0/tx_i_4" BEL
        "b200_io_i0/tx_i_3" BEL "b200_io_i0/tx_i_2" BEL "b200_io_i0/tx_i_1"
        BEL "b200_io_i0/tx_i_0" BEL "b200_io_i0/rx_q0_siso_neg_11" BEL
        "b200_io_i0/rx_q0_siso_neg_10" BEL "b200_io_i0/rx_q0_siso_neg_9" BEL
        "b200_io_i0/rx_q0_siso_neg_8" BEL "b200_io_i0/rx_q0_siso_neg_7" BEL
        "b200_io_i0/rx_q0_siso_neg_6" BEL "b200_io_i0/rx_q0_siso_neg_5" BEL
        "b200_io_i0/rx_q0_siso_neg_4" BEL "b200_io_i0/rx_q0_siso_neg_3" BEL
        "b200_io_i0/rx_q0_siso_neg_2" BEL "b200_io_i0/rx_q0_siso_neg_1" BEL
        "b200_io_i0/rx_q0_siso_neg_0" BEL "b200_io_i0/rx_i0_siso_neg_11" BEL
        "b200_io_i0/rx_i0_siso_neg_10" BEL "b200_io_i0/rx_i0_siso_neg_9" BEL
        "b200_io_i0/rx_i0_siso_neg_8" BEL "b200_io_i0/rx_i0_siso_neg_7" BEL
        "b200_io_i0/rx_i0_siso_neg_6" BEL "b200_io_i0/rx_i0_siso_neg_5" BEL
        "b200_io_i0/rx_i0_siso_neg_4" BEL "b200_io_i0/rx_i0_siso_neg_3" BEL
        "b200_io_i0/rx_i0_siso_neg_2" BEL "b200_io_i0/rx_i0_siso_neg_1" BEL
        "b200_io_i0/rx_i0_siso_neg_0" BEL "b200_io_i0/tx_strobe_del" BEL
        "b200_io_i0/tx_q_del_11" BEL "b200_io_i0/tx_q_del_10" BEL
        "b200_io_i0/tx_q_del_9" BEL "b200_io_i0/tx_q_del_8" BEL
        "b200_io_i0/tx_q_del_7" BEL "b200_io_i0/tx_q_del_6" BEL
        "b200_io_i0/tx_q_del_5" BEL "b200_io_i0/tx_q_del_4" BEL
        "b200_io_i0/tx_q_del_3" BEL "b200_io_i0/tx_q_del_2" BEL
        "b200_io_i0/tx_q_del_1" BEL "b200_io_i0/tx_q_del_0" BEL
        "b200_io_i0/tx_i_del_11" BEL "b200_io_i0/tx_i_del_10" BEL
        "b200_io_i0/tx_i_del_9" BEL "b200_io_i0/tx_i_del_8" BEL
        "b200_io_i0/tx_i_del_7" BEL "b200_io_i0/tx_i_del_6" BEL
        "b200_io_i0/tx_i_del_5" BEL "b200_io_i0/tx_i_del_4" BEL
        "b200_io_i0/tx_i_del_3" BEL "b200_io_i0/tx_i_del_2" BEL
        "b200_io_i0/tx_i_del_1" BEL "b200_io_i0/tx_i_del_0" BEL
        "b200_io_i0/rx_q0_siso_pos_11" BEL "b200_io_i0/rx_q0_siso_pos_10" BEL
        "b200_io_i0/rx_q0_siso_pos_9" BEL "b200_io_i0/rx_q0_siso_pos_8" BEL
        "b200_io_i0/rx_q0_siso_pos_7" BEL "b200_io_i0/rx_q0_siso_pos_6" BEL
        "b200_io_i0/rx_q0_siso_pos_5" BEL "b200_io_i0/rx_q0_siso_pos_4" BEL
        "b200_io_i0/rx_q0_siso_pos_3" BEL "b200_io_i0/rx_q0_siso_pos_2" BEL
        "b200_io_i0/rx_q0_siso_pos_1" BEL "b200_io_i0/rx_q0_siso_pos_0" BEL
        "b200_io_i0/rx_i0_siso_pos_11" BEL "b200_io_i0/rx_i0_siso_pos_10" BEL
        "b200_io_i0/rx_i0_siso_pos_9" BEL "b200_io_i0/rx_i0_siso_pos_8" BEL
        "b200_io_i0/rx_i0_siso_pos_7" BEL "b200_io_i0/rx_i0_siso_pos_6" BEL
        "b200_io_i0/rx_i0_siso_pos_5" BEL "b200_io_i0/rx_i0_siso_pos_4" BEL
        "b200_io_i0/rx_i0_siso_pos_3" BEL "b200_io_i0/rx_i0_siso_pos_2" BEL
        "b200_io_i0/rx_i0_siso_pos_1" BEL "b200_io_i0/rx_i0_siso_pos_0" BEL
        "b200_io_i0/rx_q0_siso_11" BEL "b200_io_i0/rx_q0_siso_10" BEL
        "b200_io_i0/rx_q0_siso_9" BEL "b200_io_i0/rx_q0_siso_8" BEL
        "b200_io_i0/rx_q0_siso_7" BEL "b200_io_i0/rx_q0_siso_6" BEL
        "b200_io_i0/rx_q0_siso_5" BEL "b200_io_i0/rx_q0_siso_4" BEL
        "b200_io_i0/rx_q0_siso_3" BEL "b200_io_i0/rx_q0_siso_2" BEL
        "b200_io_i0/rx_q0_siso_1" BEL "b200_io_i0/rx_q0_siso_0" BEL
        "b200_io_i0/rx_i0_siso_11" BEL "b200_io_i0/rx_i0_siso_10" BEL
        "b200_io_i0/rx_i0_siso_9" BEL "b200_io_i0/rx_i0_siso_8" BEL
        "b200_io_i0/rx_i0_siso_7" BEL "b200_io_i0/rx_i0_siso_6" BEL
        "b200_io_i0/rx_i0_siso_5" BEL "b200_io_i0/rx_i0_siso_4" BEL
        "b200_io_i0/rx_i0_siso_3" BEL "b200_io_i0/rx_i0_siso_2" BEL
        "b200_io_i0/rx_i0_siso_1" BEL "b200_io_i0/rx_i0_siso_0" BEL
        "b200_io_i0/Mshreg_mimo_sync" BEL "b200_io_i0/mimo_sync";
PIN b200_io_i0/clk_bufio_lb_b_pins<0> = BEL "b200_io_i0/clk_bufio_lb_b"
        PINNAME I;
PIN b200_io_i0/clk_bufio_lb_pins<1> = BEL "b200_io_i0/clk_bufio_lb" PINNAME I;
PIN b200_io_i0/clk_bufio_lt_b_pins<1> = BEL "b200_io_i0/clk_bufio_lt_b"
        PINNAME I;
PIN b200_io_i0/clk_bufio_lt_pins<1> = BEL "b200_io_i0/clk_bufio_lt" PINNAME I;
PIN b200_io_i0/clk_bufio_lt_pins<2> = BEL "b200_io_i0/clk_bufio_lt" PINNAME
        IB;
TIMEGRP codec_data_clk_p = PIN "b200_io_i0/clk_bufio_lb_b_pins<0>" PIN
        "b200_io_i0/clk_bufio_lb_pins<1>" PIN
        "b200_io_i0/clk_bufio_lt_b_pins<1>" PIN
        "b200_io_i0/clk_bufio_lt_pins<1>" PIN
        "b200_io_i0/clk_bufio_lt_pins<2>" PIN
        "b200_io_i0/clk_bufio_lt_pins<1>" PIN
        "b200_io_i0/clk_bufio_lt_pins<2>";
PIN b200_io_i0/iddr2_i11_pins<1> = BEL "b200_io_i0/iddr2_i11" PINNAME CLK0;
PIN b200_io_i0/iddr2_i10_pins<1> = BEL "b200_io_i0/iddr2_i10" PINNAME CLK0;
PIN b200_io_i0/iddr2_i8_pins<1> = BEL "b200_io_i0/iddr2_i8" PINNAME CLK0;
PIN b200_io_i0/iddr2_i6_pins<1> = BEL "b200_io_i0/iddr2_i6" PINNAME CLK0;
PIN b200_io_i0/iddr2_i4_pins<1> = BEL "b200_io_i0/iddr2_i4" PINNAME CLK0;
PIN b200_io_i0/iddr2_i2_pins<1> = BEL "b200_io_i0/iddr2_i2" PINNAME CLK0;
PIN b200_io_i0/iddr2_i1_pins<1> = BEL "b200_io_i0/iddr2_i1" PINNAME CLK0;
PIN b200_io_i0/iddr2_i0_pins<1> = BEL "b200_io_i0/iddr2_i0" PINNAME CLK0;
PIN b200_io_i0/iddr2_frame_pins<1> = BEL "b200_io_i0/iddr2_frame" PINNAME
        CLK0;
PIN b200_io_i0/gen_pins[0].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[0].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[10].oddr2_pins<1> = BEL
        "b200_io_i0/gen_pins[10].oddr2" PINNAME CK0;
PIN b200_io_i0/gen_pins[11].oddr2_pins<1> = BEL
        "b200_io_i0/gen_pins[11].oddr2" PINNAME CK0;
PIN b200_io_i0/gen_pins[1].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[1].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[2].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[2].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[3].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[3].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[4].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[4].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[5].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[5].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[6].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[6].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[7].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[7].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[8].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[8].oddr2"
        PINNAME CK0;
PIN b200_io_i0/gen_pins[9].oddr2_pins<1> = BEL "b200_io_i0/gen_pins[9].oddr2"
        PINNAME CK0;
PIN b200_io_i0/oddr2_clk_pins<1> = BEL "b200_io_i0/oddr2_clk" PINNAME CK0;
PIN b200_io_i0/oddr2_frame_pins<1> = BEL "b200_io_i0/oddr2_frame" PINNAME CK0;
TIMEGRP b200_io_i0_io_clk_lb = PIN "b200_io_i0/iddr2_i11_pins<1>" PIN
        "b200_io_i0/iddr2_i10_pins<1>" PIN "b200_io_i0/iddr2_i8_pins<1>" PIN
        "b200_io_i0/iddr2_i6_pins<1>" PIN "b200_io_i0/iddr2_i4_pins<1>" PIN
        "b200_io_i0/iddr2_i2_pins<1>" PIN "b200_io_i0/iddr2_i1_pins<1>" PIN
        "b200_io_i0/iddr2_i0_pins<1>" PIN "b200_io_i0/iddr2_frame_pins<1>" PIN
        "b200_io_i0/gen_pins[0].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[10].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[11].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[1].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[2].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[3].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[4].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[5].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[6].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[7].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[8].oddr2_pins<1>" PIN
        "b200_io_i0/gen_pins[9].oddr2_pins<1>" PIN
        "b200_io_i0/oddr2_clk_pins<1>" PIN "b200_io_i0/oddr2_frame_pins<1>";
PIN b200_io_i0/iddr2_i11_pins<2> = BEL "b200_io_i0/iddr2_i11" PINNAME CLK1;
PIN b200_io_i0/iddr2_i10_pins<2> = BEL "b200_io_i0/iddr2_i10" PINNAME CLK1;
PIN b200_io_i0/iddr2_i8_pins<2> = BEL "b200_io_i0/iddr2_i8" PINNAME CLK1;
PIN b200_io_i0/iddr2_i6_pins<2> = BEL "b200_io_i0/iddr2_i6" PINNAME CLK1;
PIN b200_io_i0/iddr2_i4_pins<2> = BEL "b200_io_i0/iddr2_i4" PINNAME CLK1;
PIN b200_io_i0/iddr2_i2_pins<2> = BEL "b200_io_i0/iddr2_i2" PINNAME CLK1;
PIN b200_io_i0/iddr2_i1_pins<2> = BEL "b200_io_i0/iddr2_i1" PINNAME CLK1;
PIN b200_io_i0/iddr2_i0_pins<2> = BEL "b200_io_i0/iddr2_i0" PINNAME CLK1;
PIN b200_io_i0/iddr2_frame_pins<2> = BEL "b200_io_i0/iddr2_frame" PINNAME
        CLK1;
PIN b200_io_i0/gen_pins[0].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[0].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[10].oddr2_pins<2> = BEL
        "b200_io_i0/gen_pins[10].oddr2" PINNAME CK1;
PIN b200_io_i0/gen_pins[11].oddr2_pins<2> = BEL
        "b200_io_i0/gen_pins[11].oddr2" PINNAME CK1;
PIN b200_io_i0/gen_pins[1].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[1].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[2].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[2].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[3].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[3].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[4].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[4].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[5].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[5].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[6].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[6].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[7].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[7].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[8].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[8].oddr2"
        PINNAME CK1;
PIN b200_io_i0/gen_pins[9].oddr2_pins<2> = BEL "b200_io_i0/gen_pins[9].oddr2"
        PINNAME CK1;
PIN b200_io_i0/oddr2_clk_pins<2> = BEL "b200_io_i0/oddr2_clk" PINNAME CK1;
PIN b200_io_i0/oddr2_frame_pins<2> = BEL "b200_io_i0/oddr2_frame" PINNAME CK1;
TIMEGRP b200_io_i0_io_clk_lb_b = PIN "b200_io_i0/iddr2_i11_pins<2>" PIN
        "b200_io_i0/iddr2_i10_pins<2>" PIN "b200_io_i0/iddr2_i8_pins<2>" PIN
        "b200_io_i0/iddr2_i6_pins<2>" PIN "b200_io_i0/iddr2_i4_pins<2>" PIN
        "b200_io_i0/iddr2_i2_pins<2>" PIN "b200_io_i0/iddr2_i1_pins<2>" PIN
        "b200_io_i0/iddr2_i0_pins<2>" PIN "b200_io_i0/iddr2_frame_pins<2>" PIN
        "b200_io_i0/gen_pins[0].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[10].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[11].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[1].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[2].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[3].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[4].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[5].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[6].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[7].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[8].oddr2_pins<2>" PIN
        "b200_io_i0/gen_pins[9].oddr2_pins<2>" PIN
        "b200_io_i0/oddr2_clk_pins<2>" PIN "b200_io_i0/oddr2_frame_pins<2>";
PIN b200_io_i0/iddr2_i9_pins<1> = BEL "b200_io_i0/iddr2_i9" PINNAME CLK0;
PIN b200_io_i0/iddr2_i7_pins<1> = BEL "b200_io_i0/iddr2_i7" PINNAME CLK0;
PIN b200_io_i0/iddr2_i5_pins<1> = BEL "b200_io_i0/iddr2_i5" PINNAME CLK0;
PIN b200_io_i0/iddr2_i3_pins<1> = BEL "b200_io_i0/iddr2_i3" PINNAME CLK0;
TIMEGRP b200_io_i0_io_clk_lt = PIN "b200_io_i0/iddr2_i9_pins<1>" PIN
        "b200_io_i0/iddr2_i7_pins<1>" PIN "b200_io_i0/iddr2_i5_pins<1>" PIN
        "b200_io_i0/iddr2_i3_pins<1>";
PIN b200_io_i0/iddr2_i9_pins<2> = BEL "b200_io_i0/iddr2_i9" PINNAME CLK1;
PIN b200_io_i0/iddr2_i7_pins<2> = BEL "b200_io_i0/iddr2_i7" PINNAME CLK1;
PIN b200_io_i0/iddr2_i5_pins<2> = BEL "b200_io_i0/iddr2_i5" PINNAME CLK1;
PIN b200_io_i0/iddr2_i3_pins<2> = BEL "b200_io_i0/iddr2_i3" PINNAME CLK1;
TIMEGRP b200_io_i0_io_clk_lt_b = PIN "b200_io_i0/iddr2_i9_pins<2>" PIN
        "b200_io_i0/iddr2_i7_pins<2>" PIN "b200_io_i0/iddr2_i5_pins<2>" PIN
        "b200_io_i0/iddr2_i3_pins<2>";
TIMEGRP ls_misc_out = BEL "cat_miso" BEL "gps_txd" BEL "cat_ce" BEL "cat_mosi"
        BEL "cat_sclk" BEL "pll_ce" BEL "pll_mosi" BEL "pll_sclk" BEL
        "gps_rxd" BEL "ref_sel" BEL "tx_bandsel_a" BEL "tx_bandsel_b" BEL
        "rx_bandsel_a" BEL "rx_bandsel_b" BEL "rx_bandsel_c" BEL "fx3_sclk"
        BEL "gps_lock" BEL "gps_txd_nmea";
TIMEGRP IFCLK = BEL "IFCLK";
TIMEGRP radio_misc_out = BEL "LED_RX1" BEL "LED_RX2" BEL "LED_TXRX1_RX" BEL
        "LED_TXRX1_TX" BEL "LED_TXRX2_RX" BEL "LED_TXRX2_TX" BEL "SFDX1_RX"
        BEL "SFDX1_TX" BEL "SFDX2_RX" BEL "SFDX2_TX" BEL "SRX1_RX" BEL
        "SRX1_TX" BEL "SRX2_RX" BEL "SRX2_TX" BEL "tx_enable1" BEL
        "tx_enable2";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN gen_clks/dcm_sp_inst_pins<3> = BEL "gen_clks/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP codec_main_clk = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "gen_clks/dcm_sp_inst_pins<3>";
TS_codec_main_clk = PERIOD TIMEGRP "codec_main_clk" 25 ns HIGH 50%;
TS_IFCLK = PERIOD TIMEGRP "IFCLK" 10 ns HIGH 50%;
TS_codec_data_clk_p = PERIOD TIMEGRP "codec_data_clk_p" 16.276 ns HIGH 50%;
TS_gpif_clk = PERIOD TIMEGRP "gpif_clk" 10 ns HIGH 50%;
TS_gen_clks_clkfx = PERIOD TIMEGRP "gen_clks_clkfx" TS_codec_main_clk / 2.5
        HIGH 50%;
TS_b200_io_i0_io_clk_lb_b = PERIOD TIMEGRP "b200_io_i0_io_clk_lb_b"
        TS_codec_data_clk_p PHASE 8.138 ns HIGH 50%;
TS_b200_io_i0_siso_clk_unbuf = PERIOD TIMEGRP "b200_io_i0_siso_clk_unbuf"
        TS_codec_data_clk_p HIGH 50%;
TS_b200_io_i0_io_clk_lb = PERIOD TIMEGRP "b200_io_i0_io_clk_lb"
        TS_codec_data_clk_p HIGH 50%;
TS_b200_io_i0_siso_clk2_unbuf = PERIOD TIMEGRP "b200_io_i0_siso_clk2_unbuf"
        TS_codec_data_clk_p PHASE 8.138 ns HIGH 50%;
TS_b200_io_i0_io_clk_lt_b = PERIOD TIMEGRP "b200_io_i0_io_clk_lt_b"
        TS_codec_data_clk_p PHASE 8.138 ns HIGH 50%;
TS_b200_io_i0_mimo_clk_unbuf = PERIOD TIMEGRP "b200_io_i0_mimo_clk_unbuf"
        TS_codec_data_clk_p * 2 HIGH 50%;
TS_b200_io_i0_io_clk_lt = PERIOD TIMEGRP "b200_io_i0_io_clk_lt"
        TS_codec_data_clk_p HIGH 50%;
SCHEMATIC END;

