5 18 1fd81 3 5 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign2.1.vcd) 2 -o (dly_assign2.1.cdd) 2 -v (dly_assign2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 dly_assign2.1.v 1 32 1 
2 1 6 6 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 b 1 3 3080006 1 0 0 0 1 17 1 1 0 0 0 0
1 a 2 4 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 4 1070007 1 0 0 0 1 17 0 1 0 0 1 0
1 d 4 4 107000a 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 dly_assign2.1.v 6 12 1 
2 3 7 7 7 50008 1 0 21004 0 0 1 16 0 0
2 4 7 7 7 10001 0 1 1410 0 0 1 1 a
2 5 7 7 7 10008 1 37 16 3 4
2 6 8 8 8 c000f 1 0 21004 0 0 1 16 0 0
2 7 8 8 8 80008 0 1 1410 0 0 1 1 d
2 8 8 8 8 8000f 1 37 16 6 7
2 9 9 9 9 20002 1 0 1008 0 0 32 48 1 0
2 10 9 9 9 10002 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 10 10 10 140014 1 1 1018 0 0 1 1 c
2 12 10 10 10 110011 2 1 1008 0 0 1 1 b
2 13 10 10 10 110011 2 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 10 10 10 c000c 1 0 1008 0 0 32 48 2 0
2 15 10 10 10 10001 1 0 1004 0 0 32 48 0 0
2 16 10 10 10 5000d 1 41 100c 14 15 1 18 0 1 1 1 0 0
2 17 10 10 10 50011 3 57 1000 13 16 1 18 0 1 0 0 0 0
2 18 10 10 10 50014 3 56 1020 11 17 1 18 0 1 0 0 0 0
2 19 10 10 10 10001 0 1 1410 0 0 1 1 a
2 20 10 10 10 10014 3 55 12 18 19
2 21 11 11 11 50008 1 0 21008 0 0 1 16 1 0
2 22 11 11 11 10001 0 1 1410 0 0 1 1 d
2 23 11 11 11 10008 1 37 1a 21 22
4 5 11 8 8 5
4 8 0 10 10 5
4 10 0 20 0 5
4 20 0 23 0 5
4 23 0 0 0 5
3 1 main.u$1 "main.u$1" 0 dly_assign2.1.v 14 21 1 
2 24 15 15 15 50008 1 0 21008 0 0 1 16 1 0
2 25 15 15 15 10001 0 1 1410 0 0 1 1 c
2 26 15 15 15 10008 1 37 1a 24 25
2 27 16 16 16 20003 1 0 1008 0 0 32 48 a 0
2 28 16 16 16 10003 2 2c 900a 27 0 32 18 0 ffffffff 0 0 0 0
2 29 17 17 17 10003 1 3c 1012 0 0 1 1 b
2 30 18 18 18 20003 1 0 1008 0 0 32 48 a 0
2 31 18 18 18 10003 2 2c 900a 30 0 32 18 0 ffffffff 0 0 0 0
2 32 19 19 19 50008 1 0 21004 0 0 1 16 0 0
2 33 19 19 19 10001 0 1 1410 0 0 1 1 c
2 34 19 19 19 10008 1 37 16 32 33
2 35 20 20 20 10003 1 3c 1012 0 0 1 1 b
4 26 11 28 28 26
4 28 0 29 0 26
4 29 0 31 31 26
4 31 0 34 0 26
4 34 0 35 35 26
4 35 0 0 0 26
3 1 main.u$2 "main.u$2" 0 dly_assign2.1.v 23 30 1 
