{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719259177459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719259177465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 13:59:37 2024 " "Processing started: Mon Jun 24 13:59:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719259177465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719259177465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719259177465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719259177723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259177771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259177771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM_fpga " "Found entity 1: MemoriaRAM_fpga" {  } { { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259177784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259177784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divfreq " "Found entity 1: Divfreq" {  } { { "Divfreq.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/Divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259177789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259177789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259177795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259177795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoriaRAM_fpga " "Elaborating entity \"MemoriaRAM_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719259177818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divfreq Divfreq:DF " "Elaborating entity \"Divfreq\" for hierarchy \"Divfreq:DF\"" {  } { { "MemoriaRAM_fpga.v" "DF" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719259177818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaRAM MemoriaRAM:memRam " "Elaborating entity \"MemoriaRAM\" for hierarchy \"MemoriaRAM:memRam\"" {  } { { "MemoriaRAM_fpga.v" "memRam" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719259177834 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VALID MemoriaRAM.v(45) " "Verilog HDL Always Construct warning at MemoriaRAM.v(45): inferring latch(es) for variable \"VALID\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[15\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[15\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[14\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[14\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[13\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[13\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[12\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[12\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[11\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[11\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[10\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[10\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[9\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[9\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[8\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[8\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[7\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[7\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[6\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[6\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[5\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[5\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[4\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[4\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[3\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[3\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[2\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[2\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[1\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[1\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[0\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[0\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259177834 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp " "Elaborating entity \"display\" for hierarchy \"display:disp\"" {  } { { "MemoriaRAM_fpga.v" "disp" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719259177834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "daenable_o VCC " "Pin \"daenable_o\" is stuck at VCC" {  } { { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719259178090 "|MemoriaRAM_fpga|daenable_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719259178090 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Divfreq.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/Divfreq.v" 11 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1719259178090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719259178134 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719259178134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719259178134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719259178134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719259178211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 13:59:38 2024 " "Processing ended: Mon Jun 24 13:59:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719259178211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719259178211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719259178211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719259178211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719259179240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719259179240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 13:59:38 2024 " "Processing started: Mon Jun 24 13:59:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719259179240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719259179240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719259179240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719259179319 ""}
{ "Info" "0" "" "Project  = MemoriaRAM" {  } {  } 0 0 "Project  = MemoriaRAM" 0 0 "Fitter" 0 0 1719259179319 ""}
{ "Info" "0" "" "Revision = MemoriaRAM" {  } {  } 0 0 "Revision = MemoriaRAM" 0 0 "Fitter" 0 0 1719259179319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1719259179363 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemoriaRAM 5M240ZT100C5 " "Selected device 5M240ZT100C5 for design \"MemoriaRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719259179367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719259179405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719259179405 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719259179435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719259179446 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C5 " "Device 5M570ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719259179528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719259179528 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 20 " "No exact pin location assignment(s) for 2 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dato_write_i\[2\] " "Pin dato_write_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dato_write_i[2] } } } { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dato_write_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/eduar/dsd/MemoriaRAM/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719259179541 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dato_write_i\[3\] " "Pin dato_write_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dato_write_i[3] } } } { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dato_write_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/eduar/dsd/MemoriaRAM/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719259179541 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1719259179541 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemoriaRAM.sdc " "Synopsys Design Constraints File file not found: 'MemoriaRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1719259179575 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clk_i " "   1.000        clk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divfreq:DF\|clk_o " "   1.000 Divfreq:DF\|clk_o" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719259179575 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719259179575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_i Global clock in PIN 12 " "Automatically promoted signal \"clk_i\" to use Global clock in PIN 12" {  } { { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Divfreq:DF\|clk_o Global clock " "Automatically promoted some destinations of signal \"Divfreq:DF\|clk_o\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divfreq:DF\|clk_o " "Destination \"Divfreq:DF\|clk_o\" may be non-global or may not use global clock" {  } { { "Divfreq.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/Divfreq.v" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""}  } { { "Divfreq.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/Divfreq.v" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst_i Global clock " "Automatically promoted some destinations of signal \"rst_i\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~105 " "Destination \"MemoriaRAM:memRam\|RAM~105\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~107 " "Destination \"MemoriaRAM:memRam\|RAM~107\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~109 " "Destination \"MemoriaRAM:memRam\|RAM~109\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~111 " "Destination \"MemoriaRAM:memRam\|RAM~111\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~113 " "Destination \"MemoriaRAM:memRam\|RAM~113\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~115 " "Destination \"MemoriaRAM:memRam\|RAM~115\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~117 " "Destination \"MemoriaRAM:memRam\|RAM~117\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~119 " "Destination \"MemoriaRAM:memRam\|RAM~119\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~121 " "Destination \"MemoriaRAM:memRam\|RAM~121\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MemoriaRAM:memRam\|RAM~123 " "Destination \"MemoriaRAM:memRam\|RAM~123\" may be non-global or may not use global clock" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1719259179575 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1719259179575 ""}  } { { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_i " "Pin \"rst_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_i } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_i" } } } } { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/eduar/dsd/MemoriaRAM/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1719259179575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1719259179588 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1719259179588 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1719259179588 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1719259179612 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1719259179612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1719259179612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719259179612 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1719259179612 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1719259179612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719259179612 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 10 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719259179612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719259179612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1719259179612 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719259179612 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719259179624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719259179740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719259179868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719259179882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719259180192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719259180192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719259180198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/eduar/dsd/MemoriaRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1719259180323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719259180323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719259180419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1719259180419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719259180419 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1719259180419 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719259180419 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1719259180435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eduar/dsd/MemoriaRAM/output_files/MemoriaRAM.fit.smsg " "Generated suppressed messages file C:/Users/eduar/dsd/MemoriaRAM/output_files/MemoriaRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719259180498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719259180529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 13:59:40 2024 " "Processing ended: Mon Jun 24 13:59:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719259180529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719259180529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719259180529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719259180529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719259181423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719259181423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 13:59:41 2024 " "Processing started: Mon Jun 24 13:59:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719259181423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719259181423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719259181423 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719259181669 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719259181691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719259181841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 13:59:41 2024 " "Processing ended: Mon Jun 24 13:59:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719259181841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719259181841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719259181841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719259181841 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719259182544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719259183001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 13:59:42 2024 " "Processing started: Mon Jun 24 13:59:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719259183001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719259183001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MemoriaRAM -c MemoriaRAM " "Command: quartus_sta MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719259183001 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1719259183094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719259183206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719259183237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719259183237 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1719259183272 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1719259183470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemoriaRAM.sdc " "Synopsys Design Constraints File file not found: 'MemoriaRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1719259183521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1719259183521 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divfreq:DF\|clk_o Divfreq:DF\|clk_o " "create_clock -period 1.000 -name Divfreq:DF\|clk_o Divfreq:DF\|clk_o" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183525 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183525 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183525 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1719259183526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1719259183543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.165 " "Worst-case setup slack is -21.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.165      -516.964 clk_i  " "  -21.165      -516.964 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719259183543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.197 " "Worst-case hold slack is -0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.197 clk_i  " "   -0.197        -0.197 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719259183550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719259183554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1719259183559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk_i  " "   -2.289        -2.289 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 Divfreq:DF\|clk_o  " "    0.161         0.000 Divfreq:DF\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719259183560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719259183560 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1719259183611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719259183633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719259183633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4516 " "Peak virtual memory: 4516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719259183711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 13:59:43 2024 " "Processing ended: Mon Jun 24 13:59:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719259183711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719259183711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719259183711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719259183711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719259184767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719259184767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 13:59:44 2024 " "Processing started: Mon Jun 24 13:59:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719259184767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719259184767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719259184767 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "MemoriaRAM.vo MemoriaRAM_v.sdo C:/Users/eduar/dsd/MemoriaRAM/simulation/modelsim/ simulation " "Generated files \"MemoriaRAM.vo\" and \"MemoriaRAM_v.sdo\" in directory \"C:/Users/eduar/dsd/MemoriaRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1719259185064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4502 " "Peak virtual memory: 4502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719259185112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 13:59:45 2024 " "Processing ended: Mon Jun 24 13:59:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719259185112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719259185112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719259185112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719259185112 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719259185763 ""}
