============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:11:27 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Path Delay Check
     Startpoint: (R) B[0]
       Endpoint: (R) S[14]

                   Capture    Launch  
      Path Delay:+    2100         -  
      Drv Adjust:+       0         0  
         Arrival:=    2100            
                                      
   Required Time:=    2100            
       Data Path:-    2099            
           Slack:=       1            

Exceptions/Constraints:
  max_delay             2100            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  B[0]                          -       -     R     (arrival)                      1  3.5  1000     0       0    (-,-) 
  g80/X                         -       A->X  R     sky130_fd_sc_hd__clkbuf_1      3 11.8   152   227     227    (-,-) 
  addinc_add_7_30_g1380__1617/Y -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    67    90     317    (-,-) 
  addinc_add_7_30_g1278__4319/Y -       C->Y  R     sky130_fd_sc_hd__nand3_2       2  8.9    74    94     411    (-,-) 
  addinc_add_7_30_g1270__1666/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    39    53     464    (-,-) 
  addinc_add_7_30_g1267__9945/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       3 13.9    91    84     549    (-,-) 
  g1443/Y                       -       A->Y  F     sky130_fd_sc_hd__nand3_2       1  5.6    61    73     622    (-,-) 
  addinc_add_7_30_g1255__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       3 14.1    92    95     716    (-,-) 
  addinc_add_7_30_g1250__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    42    57     774    (-,-) 
  addinc_add_7_30_g1247__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       4 15.9   101    93     866    (-,-) 
  addinc_add_7_30_g1238__6417/Y -       A1->Y F     sky130_fd_sc_hd__a21oi_1       2  8.3   129   102     969    (-,-) 
  addinc_add_7_30_g1232__9945/Y -       B->Y  R     sky130_fd_sc_hd__nor2_1        2  5.7   134   149    1118    (-,-) 
  addinc_add_7_30_g1219__1705/Y -       A1->Y F     sky130_fd_sc_hd__a21oi_1       2  8.7    87   115    1233    (-,-) 
  g2/Y                          -       B->Y  R     sky130_fd_sc_hd__xnor2_1       1 51.3  1102   866    2099    (-,-) 
  S[14]                         <<<     -     R     (port)                         -    -     -     0    2099    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

