#include "quadrants/codegen/cuda/codegen_cuda.h"

#include <vector>
#include <set>
#include <functional>

#include "llvm/IR/InlineAsm.h"

#include "quadrants/common/core.h"
#include "quadrants/util/io.h"
#include "quadrants/ir/ir.h"
#include "quadrants/ir/statements.h"
#include "quadrants/program/program.h"
#include "quadrants/util/lang_util.h"
#include "quadrants/rhi/cuda/cuda_driver.h"
#include "quadrants/rhi/cuda/cuda_context.h"
#include "quadrants/runtime/program_impls/llvm/llvm_program.h"
#include "quadrants/analysis/offline_cache_util.h"
#include "quadrants/ir/analysis.h"
#include "quadrants/ir/transforms.h"
#include "quadrants/codegen/codegen_utils.h"

namespace quadrants::lang {

using namespace llvm;

// NVVM IR Spec:
// https://docs.nvidia.com/cuda/archive/10.0/pdf/NVVM_IR_Specification.pdf

static bool is_half2(DataType dt) {
  if (dt->is<TensorType>()) {
    auto tensor_type = dt->as<TensorType>();
    return tensor_type->get_element_type() == PrimitiveType::f16 && tensor_type->get_num_elements() == 2;
  }

  return false;
}

class TaskCodeGenCUDA : public TaskCodeGenLLVM {
 public:
  using IRVisitor::visit;
  size_t dynamic_shared_array_bytes{0};

  explicit TaskCodeGenCUDA(int id,
                           const CompileConfig &config,
                           QuadrantsLLVMContext &tlctx,
                           const Kernel *kernel,
                           IRNode *ir = nullptr)
      : TaskCodeGenLLVM(id, config, tlctx, kernel, ir) {
  }

  llvm::Value *create_print(std::string tag, DataType dt, llvm::Value *value) override {
    std::string format = data_type_format(dt);
    if (value->getType() == llvm::Type::getFloatTy(*llvm_context)) {
      value = builder->CreateFPExt(value, llvm::Type::getDoubleTy(*llvm_context));
    }
    return create_print("[cuda codegen debug] " + tag + " " + format + "\n", {value->getType()}, {value});
  }

  llvm::Value *create_print(const std::string &format,
                            const std::vector<llvm::Type *> &types,
                            const std::vector<llvm::Value *> &values) {
    auto stype = llvm::StructType::get(*llvm_context, types, false);
    auto value_arr = builder->CreateAlloca(stype);
    for (int i = 0; i < values.size(); i++) {
      auto value_ptr = builder->CreateGEP(stype, value_arr, {tlctx->get_constant(0), tlctx->get_constant(i)});
      builder->CreateStore(values[i], value_ptr);
    }
    return LLVMModuleBuilder::call(builder.get(), "vprintf", builder->CreateGlobalStringPtr(format, "format_string"),
                                   builder->CreateBitCast(value_arr, llvm::PointerType::getUnqual(*llvm_context)));
  }

  std::tuple<llvm::Value *, llvm::Type *> create_value_and_type(llvm::Value *value, DataType dt) {
    auto value_type = tlctx->get_data_type(dt);
    if (dt->is_primitive(PrimitiveTypeID::f32) || dt->is_primitive(PrimitiveTypeID::f16)) {
      value_type = tlctx->get_data_type(PrimitiveType::f64);
      value = builder->CreateFPExt(value, value_type);
    }
    if (dt->is_primitive(PrimitiveTypeID::i8)) {
      value_type = tlctx->get_data_type(PrimitiveType::i16);
      value = builder->CreateSExt(value, value_type);
    }
    if (dt->is_primitive(PrimitiveTypeID::u8)) {
      value_type = tlctx->get_data_type(PrimitiveType::u16);
      value = builder->CreateZExt(value, value_type);
    }
    if (dt->is_primitive(PrimitiveTypeID::u1)) {
      value_type = tlctx->get_data_type(PrimitiveType::i32);
      value = builder->CreateZExt(value, value_type);
    }
    return std::make_tuple(value, value_type);
  }

  void visit(PrintStmt *stmt) override {
    QD_ASSERT_INFO(stmt->contents.size() < 32, "CUDA `print()` doesn't support more than 32 entries");

    std::vector<llvm::Type *> types;
    std::vector<llvm::Value *> values;

    std::string formats;
    size_t num_contents = 0;
    for (auto i = 0; i < stmt->contents.size(); ++i) {
      auto const &content = stmt->contents[i];
      auto const &format = stmt->formats[i];

      if (std::holds_alternative<Stmt *>(content)) {
        auto arg_stmt = std::get<Stmt *>(content);

        auto &&merged_format = merge_printf_specifier(format, data_type_format(arg_stmt->ret_type));
        // CUDA supports all conversions, but not 'F'.
        // https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#format-specifiers
        std::replace(merged_format.begin(), merged_format.end(), 'F', 'f');
        formats += merged_format;

        auto value = llvm_val[arg_stmt];
        auto value_type = value->getType();
        if (arg_stmt->ret_type->is<TensorType>()) {
          auto dtype = arg_stmt->ret_type->cast<TensorType>();
          num_contents += dtype->get_num_elements();
          auto elem_type = dtype->get_element_type();
          for (int i = 0; i < dtype->get_num_elements(); ++i) {
            llvm::Value *elem_value;
            if (codegen_vector_type(compile_config)) {
              QD_ASSERT(llvm::dyn_cast<llvm::VectorType>(value_type));
              elem_value = builder->CreateExtractElement(value, i);
            } else {
              QD_ASSERT(llvm::dyn_cast<llvm::ArrayType>(value_type));
              elem_value = builder->CreateExtractValue(value, i);
            }
            auto [casted_value, elem_value_type] = create_value_and_type(elem_value, elem_type);
            types.push_back(elem_value_type);
            values.push_back(casted_value);
          }
        } else {
          num_contents++;
          auto [val, dtype] = create_value_and_type(value, arg_stmt->ret_type);
          types.push_back(dtype);
          values.push_back(val);
        }
      } else {
        num_contents += 1;
        auto arg_str = std::get<std::string>(content);

        auto value = builder->CreateGlobalStringPtr(arg_str, "content_string");
        auto char_type = llvm::Type::getInt8Ty(*tlctx->get_this_thread_context());
        auto value_type = llvm::PointerType::get(char_type, 0);

        types.push_back(value_type);
        values.push_back(value);
        formats += "%s";
      }
      QD_ASSERT_INFO(num_contents < 32, "CUDA `print()` doesn't support more than 32 entries");
    }

    llvm_val[stmt] = create_print(formats, types, values);
  }

  void visit(AllocaStmt *stmt) override {
    // Override shared memory codegen logic for large shared memory
    auto tensor_type = stmt->ret_type.ptr_removed()->cast<TensorType>();
    if (tensor_type && stmt->is_shared) {
      size_t shared_array_bytes = tensor_type->get_num_elements() * data_type_size(tensor_type->get_element_type());

      llvm::Type *shared_array_type;
      if (shared_array_bytes > cuda_dynamic_shared_array_threshold_bytes) {
        if (dynamic_shared_array_bytes > 0) {
          /* Current version only allows one dynamic shared array allocation,
           * otherwise the results could be wrong.
           * However, we should be able to collect multiple user allocations
           * and transparently apply a proper offset.
           *
           * TODO: remove the limits.
           */
          QD_ERROR(
              "Only one single large shared array instance is allowed in "
              "current version.")
        }
        // Build a zero-sized LLVM array type for dynamically allocated
        // shared memory. The actual size is passed at kernel launch time
        // via dynamic_shared_array_bytes.
        // Note: we must NOT mutate tensor_type (e.g. via set_shape())
        // because TensorType instances are cached singletons in
        // TypeFactory, shared across tasks compiled in parallel that
        // use shared arrays with the same shape and dtype. Mutating one
        // would zero out get_num_elements() for other tasks, causing
        // them to skip the dynamic allocation path and launch with no
        // shared memory at all, leading to illegal memory accesses at
        // runtime.
        // The singleton is keyed by (shape, dtype) in TypeFactory, so the
        // corruption only occurs when multiple offloaded tasks allocate
        // shared arrays with identical shape and dtype. If either differs,
        // each task gets a distinct TensorType instance and is unaffected.
        auto element_type = tlctx->get_data_type(tensor_type->get_element_type());
        shared_array_type = llvm::ArrayType::get(element_type, 0);
        dynamic_shared_array_bytes += shared_array_bytes;
      } else {
        shared_array_type = tlctx->get_data_type(tensor_type);
      }

      auto base = new llvm::GlobalVariable(*module, shared_array_type, false, llvm::GlobalValue::ExternalLinkage,
                                           nullptr, fmt::format("shared_array_t{}_s{}", task_codegen_id, stmt->id),
                                           nullptr, llvm::GlobalVariable::NotThreadLocal, 3 /*addrspace=shared*/);
      base->setAlignment(llvm::MaybeAlign(8));
      auto ptr_shared_array_type = llvm::PointerType::get(shared_array_type, 0);
      llvm_val[stmt] = builder->CreatePointerCast(base, ptr_shared_array_type);
    } else {
      TaskCodeGenLLVM::visit(stmt);
    }
  }

  void emit_extra_unary(UnaryOpStmt *stmt) override {
    // functions from libdevice
    auto input = llvm_val[stmt->operand];
    auto input_quadrants_type = stmt->operand->ret_type;
    if (input_quadrants_type->is_primitive(PrimitiveTypeID::f16)) {
      // Promote to f32 since we don't have f16 support for extra unary ops in
      // libdevice.
      input = builder->CreateFPExt(input, llvm::Type::getFloatTy(*llvm_context));
      input_quadrants_type = PrimitiveType::f32;
    }

    auto op = stmt->op_type;

#define UNARY_STD(x)                                                       \
  else if (op == UnaryOpType::x) {                                         \
    if (input_quadrants_type->is_primitive(PrimitiveTypeID::f32)) {        \
      llvm_val[stmt] = call("__nv_" #x "f", input);                        \
    } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::f64)) { \
      llvm_val[stmt] = call("__nv_" #x, input);                            \
    } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32)) { \
      llvm_val[stmt] = call(#x, input);                                    \
    } else {                                                               \
      QD_NOT_IMPLEMENTED                                                   \
    }                                                                      \
  }
    if (op == UnaryOpType::abs) {
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::f32)) {
        llvm_val[stmt] = call("__nv_fabsf", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_fabs", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32)) {
        llvm_val[stmt] = call("__nv_abs", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i64)) {
        llvm_val[stmt] = call("__nv_llabs", input);
      } else {
        QD_NOT_IMPLEMENTED
      }
    } else if (op == UnaryOpType::sqrt) {
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::f32)) {
        llvm_val[stmt] = call("__nv_sqrtf", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_sqrt", input);
      } else {
        QD_NOT_IMPLEMENTED
      }
    } else if (op == UnaryOpType::frexp) {
      auto stype = tlctx->get_data_type(stmt->ret_type.ptr_removed());
      auto res = builder->CreateAlloca(stype);
      auto frac_ptr = builder->CreateStructGEP(stype, res, 0);
      auto exp_ptr = builder->CreateStructGEP(stype, res, 1);
      // __nv_frexp onlys takes in double
      auto double_input = input_quadrants_type->is_primitive(PrimitiveTypeID::f32)
                              ? builder->CreateFPExt(input, llvm::Type::getDoubleTy(*tlctx->get_this_thread_context()))
                              : input;
      auto frac = call("__nv_frexp", double_input, exp_ptr);
      auto output = input_quadrants_type->is_primitive(PrimitiveTypeID::f32)
                        ? builder->CreateFPTrunc(frac, llvm::Type::getFloatTy(*tlctx->get_this_thread_context()))
                        : frac;
      builder->CreateStore(output, frac_ptr);
      llvm_val[stmt] = res;
    } else if (op == UnaryOpType::popcnt) {
      // stmt->ret_type is already normalised to i32 by type_check.cpp; libdevice's __nv_popc / __nv_popcll both return
      // `int` natively so the LLVM call value matches that contract without an extra Trunc.
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::u64) ||
          input_quadrants_type->is_primitive(PrimitiveTypeID::i64)) {
        llvm_val[stmt] = call("__nv_popcll", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32) ||
                 input_quadrants_type->is_primitive(PrimitiveTypeID::u32)) {
        llvm_val[stmt] = call("__nv_popc", input);
      } else {
        QD_NOT_IMPLEMENTED
      }
    } else if (op == UnaryOpType::clz) {
      // clz operates on the unsigned bit pattern, so u32 and u64 are valid inputs and route to the same libdevice
      // intrinsics as their signed counterparts. LLVM IR is signless for integers, so passing a `qd.u32` operand to
      // `__nv_clz` (which has signature `int(int)`) requires no explicit bitcast.
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32) ||
          input_quadrants_type->is_primitive(PrimitiveTypeID::u32)) {
        llvm_val[stmt] = call("__nv_clz", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i64) ||
                 input_quadrants_type->is_primitive(PrimitiveTypeID::u64)) {
        llvm_val[stmt] = call("__nv_clzll", input);
      } else {
        QD_NOT_IMPLEMENTED
      }
    } else if (op == UnaryOpType::ffs) {
      // ffs(x): 1-indexed position of the lowest set bit, with `ffs(0) == 0` (CUDA __ffs convention). libdevice's
      // `__nv_ffs` / `__nv_ffsll` already produce exactly that contract. As with clz, LLVM IR is signless for integers,
      // so u32 / u64 lower to the same intrinsic as their signed counterparts.
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32) ||
          input_quadrants_type->is_primitive(PrimitiveTypeID::u32)) {
        llvm_val[stmt] = call("__nv_ffs", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i64) ||
                 input_quadrants_type->is_primitive(PrimitiveTypeID::u64)) {
        llvm_val[stmt] = call("__nv_ffsll", input);
      } else {
        QD_NOT_IMPLEMENTED
      }
    } else if (op == UnaryOpType::log) {
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::f32)) {
        // logf has fast-math option
        llvm_val[stmt] = call(compile_config.fast_math ? "__nv_fast_logf" : "__nv_logf", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_log", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32)) {
        llvm_val[stmt] = call("log", input);
      } else {
        QD_ERROR("log() for type {} is not supported", input_quadrants_type.to_string());
      }
    } else if (op == UnaryOpType::sin) {
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::f32)) {
        // sinf has fast-math option
        llvm_val[stmt] = call(compile_config.fast_math ? "__nv_fast_sinf" : "__nv_sinf", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_sin", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32)) {
        llvm_val[stmt] = call("sin", input);
      } else {
        QD_ERROR("sin() for type {} is not supported", input_quadrants_type.to_string());
      }
    } else if (op == UnaryOpType::cos) {
      if (input_quadrants_type->is_primitive(PrimitiveTypeID::f32)) {
        // cosf has fast-math option
        llvm_val[stmt] = call(compile_config.fast_math ? "__nv_fast_cosf" : "__nv_cosf", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_cos", input);
      } else if (input_quadrants_type->is_primitive(PrimitiveTypeID::i32)) {
        llvm_val[stmt] = call("cos", input);
      } else {
        QD_ERROR("cos() for type {} is not supported", input_quadrants_type.to_string());
      }
    }
    UNARY_STD(exp)
    UNARY_STD(tan)
    UNARY_STD(tanh)
    UNARY_STD(sgn)
    UNARY_STD(acos)
    UNARY_STD(asin)
    else {
      QD_P(unary_op_type_name(op));
      QD_NOT_IMPLEMENTED
    }
#undef UNARY_STD
    if (stmt->ret_type->is_primitive(PrimitiveTypeID::f16)) {
      // Convert back to f16.
      llvm_val[stmt] = builder->CreateFPTrunc(llvm_val[stmt], llvm::Type::getHalfTy(*llvm_context));
    }
  }

  // Not all reduction statements can be optimized.
  // If the operation cannot be optimized, this function returns nullptr.
  llvm::Value *optimized_reduction(AtomicOpStmt *stmt) override {
    if (!stmt->is_reduction) {
      return nullptr;
    }
    QD_ASSERT(stmt->val->ret_type->is<PrimitiveType>());
    PrimitiveTypeID prim_type = stmt->val->ret_type->cast<PrimitiveType>()->type;

    std::unordered_map<PrimitiveTypeID, std::unordered_map<AtomicOpType, std::string>> fast_reductions;

    fast_reductions[PrimitiveTypeID::i32][AtomicOpType::add] = "reduce_add_i32";
    fast_reductions[PrimitiveTypeID::f32][AtomicOpType::add] = "reduce_add_f32";
    fast_reductions[PrimitiveTypeID::i32][AtomicOpType::min] = "reduce_min_i32";
    fast_reductions[PrimitiveTypeID::f32][AtomicOpType::min] = "reduce_min_f32";
    fast_reductions[PrimitiveTypeID::i32][AtomicOpType::max] = "reduce_max_i32";
    fast_reductions[PrimitiveTypeID::f32][AtomicOpType::max] = "reduce_max_f32";

    fast_reductions[PrimitiveTypeID::i32][AtomicOpType::bit_and] = "reduce_and_i32";
    fast_reductions[PrimitiveTypeID::i32][AtomicOpType::bit_or] = "reduce_or_i32";
    fast_reductions[PrimitiveTypeID::i32][AtomicOpType::bit_xor] = "reduce_xor_i32";

    AtomicOpType op = stmt->op_type;
    if (fast_reductions.find(prim_type) == fast_reductions.end()) {
      return nullptr;
    }
    QD_ASSERT(fast_reductions.at(prim_type).find(op) != fast_reductions.at(prim_type).end());
    return call(fast_reductions.at(prim_type).at(op), llvm_val[stmt->dest], llvm_val[stmt->val]);
  }

  void visit(AtomicOpStmt *atomic_stmt) override {
    auto dest_type = atomic_stmt->dest->ret_type.ptr_removed();
    auto val_type = atomic_stmt->val->ret_type;

    // Half2 atomic_add is supported starting from sm_60
    //

    std::string cuda_library_path = get_custom_cuda_library_path();
    int cap = CUDAContext::get_instance().get_compute_capability();
    if (is_half2(dest_type) && is_half2(val_type) && atomic_stmt->op_type == AtomicOpType::add && cap >= 60 &&
        !cuda_library_path.empty()) {
      /*
        Half2 optimization for float16 atomic add

        [CHI IR]
            TensorType<2 x f16> old_val = atomic_add(TensorType<2 x f16>
        dest_ptr*, TensorType<2 x f16> val)

        [CodeGen]
            old_val_ptr = Alloca(TensorType<2 x f16>)

            val_ptr = Alloca(TensorType<2 x f16>)
            GEP(val_ptr, 0) = ExtractValue(val, 0)
            GEP(val_ptr, 1) = ExtractValue(val, 1)

            half2_atomic_add(dest_ptr, old_val_ptr, val_ptr)

            old_val = Load(old_val_ptr)
      */
      // Allocate old_val_ptr to store the result of atomic_add
      auto char_type = llvm::Type::getInt8Ty(*tlctx->get_this_thread_context());
      auto half_type = llvm::Type::getHalfTy(*tlctx->get_this_thread_context());
      auto ptr_type = llvm::PointerType::get(char_type, 0);

      llvm::Value *old_val = builder->CreateAlloca(half_type);
      llvm::Value *old_val_ptr = builder->CreateBitCast(old_val, ptr_type);

      // Prepare dest_ptr via pointer cast
      llvm::Value *dest_half2_ptr = builder->CreateBitCast(llvm_val[atomic_stmt->dest], ptr_type);

      // Prepare value_ptr from val
      llvm::ArrayType *array_type = llvm::ArrayType::get(half_type, 2);
      llvm::Value *value_ptr = builder->CreateAlloca(array_type);
      llvm::Value *value_ptr0 =
          builder->CreateGEP(array_type, value_ptr, {tlctx->get_constant(0), tlctx->get_constant(0)});
      llvm::Value *value_ptr1 =
          builder->CreateGEP(array_type, value_ptr, {tlctx->get_constant(0), tlctx->get_constant(1)});
      llvm::Value *value0 = builder->CreateExtractValue(llvm_val[atomic_stmt->val], {0});
      llvm::Value *value1 = builder->CreateExtractValue(llvm_val[atomic_stmt->val], {1});
      builder->CreateStore(value0, value_ptr0);
      builder->CreateStore(value1, value_ptr1);
      llvm::Value *value_half2_ptr = builder->CreateBitCast(value_ptr, ptr_type);
      // Defined in quadrants/runtime/llvm/runtime_module/cuda_runtime.cu
      call("half2_atomic_add", dest_half2_ptr, old_val_ptr, value_half2_ptr);

      llvm_val[atomic_stmt] = builder->CreateLoad(half_type, old_val);
      return;
    }

    TaskCodeGenLLVM::visit(atomic_stmt);
  }

  void visit(RangeForStmt *for_stmt) override {
    create_naive_range_for(for_stmt);
  }

  void create_offload_range_for(OffloadedStmt *stmt) override {
    auto tls_prologue = create_xlogue(stmt->tls_prologue);

    llvm::Function *body;
    {
      auto guard = get_function_creation_guard({llvm::PointerType::get(get_runtime_type("RuntimeContext"), 0),
                                                get_tls_buffer_type(), tlctx->get_data_type<int>()});

      auto loop_var = create_entry_block_alloca(PrimitiveType::i32);
      loop_vars_llvm[stmt].push_back(loop_var);
      builder->CreateStore(get_arg(2), loop_var);
      stmt->body->accept(this);

      body = guard.body;
    }

    auto epilogue = create_xlogue(stmt->tls_epilogue);

    auto [begin, end] = get_range_for_bounds(stmt);
    call("gpu_parallel_range_for", get_arg(0), begin, end, tls_prologue, body, epilogue,
         tlctx->get_constant(stmt->tls_size));
  }

  void create_offload_mesh_for(OffloadedStmt *stmt) override {
    auto tls_prologue = create_mesh_xlogue(stmt->tls_prologue);

    llvm::Function *body;
    {
      auto guard = get_function_creation_guard({llvm::PointerType::get(get_runtime_type("RuntimeContext"), 0),
                                                get_tls_buffer_type(), tlctx->get_data_type<int>()});

      for (int i = 0; i < stmt->mesh_prologue->size(); i++) {
        auto &s = stmt->mesh_prologue->statements[i];
        s->accept(this);
      }

      if (stmt->bls_prologue) {
        stmt->bls_prologue->accept(this);
        call("block_barrier");  // "__syncthreads()"
      }

      auto loop_test_bb = llvm::BasicBlock::Create(*llvm_context, "loop_test", func);
      auto loop_body_bb = llvm::BasicBlock::Create(*llvm_context, "loop_body", func);
      auto func_exit = llvm::BasicBlock::Create(*llvm_context, "func_exit", func);
      auto i32_ty = llvm::Type::getInt32Ty(*llvm_context);
      auto loop_index = create_entry_block_alloca(i32_ty);
      llvm::Value *thread_idx =
          builder->CreateIntrinsic(Intrinsic::nvvm_read_ptx_sreg_tid_x, ArrayRef<llvm::Value *>{});
      llvm::Value *block_dim =
          builder->CreateIntrinsic(Intrinsic::nvvm_read_ptx_sreg_ntid_x, ArrayRef<llvm::Value *>{});
      builder->CreateStore(thread_idx, loop_index);
      builder->CreateBr(loop_test_bb);

      {
        builder->SetInsertPoint(loop_test_bb);
        auto cond = builder->CreateICmp(llvm::CmpInst::Predicate::ICMP_SLT, builder->CreateLoad(i32_ty, loop_index),
                                        llvm_val[stmt->owned_num_local.find(stmt->major_from_type)->second]);
        builder->CreateCondBr(cond, loop_body_bb, func_exit);
      }

      {
        builder->SetInsertPoint(loop_body_bb);
        loop_vars_llvm[stmt].push_back(loop_index);
        for (int i = 0; i < stmt->body->size(); i++) {
          auto &s = stmt->body->statements[i];
          s->accept(this);
        }
        builder->CreateStore(builder->CreateAdd(builder->CreateLoad(i32_ty, loop_index), block_dim), loop_index);
        builder->CreateBr(loop_test_bb);
        builder->SetInsertPoint(func_exit);
      }

      if (stmt->bls_epilogue) {
        call("block_barrier");  // "__syncthreads()"
        stmt->bls_epilogue->accept(this);
      }

      body = guard.body;
    }

    auto tls_epilogue = create_mesh_xlogue(stmt->tls_epilogue);

    call("gpu_parallel_mesh_for", get_arg(0), tlctx->get_constant(stmt->mesh->num_patches), tls_prologue, body,
         tls_epilogue, tlctx->get_constant(stmt->tls_size));
  }

  void emit_cuda_gc(OffloadedStmt *stmt) {
    auto snode_id = tlctx->get_constant(stmt->snode->id);
    {
      init_offloaded_task_function(stmt, "gather_list");
      call("gc_parallel_0", get_context(), snode_id);
      finalize_offloaded_task_function();
      current_task->grid_dim = compile_config.saturating_grid_dim;
      current_task->block_dim = 64;
      offloaded_tasks.push_back(*current_task);
      current_task = nullptr;
    }
    {
      init_offloaded_task_function(stmt, "reinit_lists");
      call("gc_parallel_1", get_context(), snode_id);
      finalize_offloaded_task_function();
      current_task->grid_dim = 1;
      current_task->block_dim = 1;
      offloaded_tasks.push_back(*current_task);
      current_task = nullptr;
    }
    {
      init_offloaded_task_function(stmt, "zero_fill");
      call("gc_parallel_2", get_context(), snode_id);
      finalize_offloaded_task_function();
      current_task->grid_dim = compile_config.saturating_grid_dim;
      current_task->block_dim = 64;
      offloaded_tasks.push_back(*current_task);
      current_task = nullptr;
    }
  }

  bool kernel_argument_by_val() const override {
    return true;  // on CUDA, pass the argument by value
  }

  llvm::Value *create_intrinsic_load(llvm::Value *ptr, llvm::Type *ty) override {
    // The llvm.nvvm.ldg.global.* intrinsics have been removed.
    // They are replaced by a standard load from global address space 1
    // with !invariant.load metadata.

    // The address space for read-only cache loads is 1 (global).
    llvm::PointerType *ptr_ty_addrspace_1 = llvm::PointerType::get(ty, 1);

    // Cast the input pointer to the correct address space.
    llvm::Value *cast_ptr = builder->CreateAddrSpaceCast(ptr, ptr_ty_addrspace_1);

    // Create the load instruction.
    llvm::LoadInst *load = builder->CreateLoad(ty, cast_ptr);

    // Attach the !invariant.load metadata.
    llvm::MDNode *invariant_load_metadata = llvm::MDNode::get(builder->getContext(), {});
    load->setMetadata(llvm::LLVMContext::MD_invariant_load, invariant_load_metadata);

    return load;
  }

  void visit(GlobalLoadStmt *stmt) override {
    if (auto get_ch = stmt->src->cast<GetChStmt>()) {
      bool should_cache_as_read_only =
          current_offload->mem_access_opt.has_flag(get_ch->output_snode, SNodeAccessFlag::read_only);
      create_global_load(stmt, should_cache_as_read_only);
    } else {
      create_global_load(stmt, false);
    }
  }

  void create_bls_buffer(OffloadedStmt *stmt) {
    auto type = llvm::ArrayType::get(llvm::Type::getInt8Ty(*llvm_context), stmt->bls_size);
    bls_buffer = new GlobalVariable(*module, type, false, llvm::GlobalValue::ExternalLinkage, nullptr, "bls_buffer",
                                    nullptr, llvm::GlobalVariable::NotThreadLocal, 3 /*addrspace=shared*/);
    bls_buffer->setAlignment(llvm::MaybeAlign(8));
  }

  void visit(OffloadedStmt *stmt) override {
    if (stmt->bls_size > 0)
      create_bls_buffer(stmt);
#if defined(QD_WITH_CUDA)
    QD_ASSERT(current_offload == nullptr);
    current_offload = stmt;
    using Type = OffloadedStmt::TaskType;
    if (stmt->task_type == Type::gc) {
      // gc has 3 kernels, so we treat it specially
      emit_cuda_gc(stmt);
    } else {
      init_offloaded_task_function(stmt);
      if (stmt->task_type == Type::serial) {
        stmt->body->accept(this);
      } else if (stmt->task_type == Type::range_for) {
        create_offload_range_for(stmt);
      } else if (stmt->task_type == Type::struct_for) {
        create_offload_struct_for(stmt);
      } else if (stmt->task_type == Type::mesh_for) {
        create_offload_mesh_for(stmt);
      } else if (stmt->task_type == Type::listgen) {
        emit_list_gen(stmt);
      } else {
        QD_NOT_IMPLEMENTED
      }
      finalize_offloaded_task_function();
      current_task->grid_dim = stmt->grid_dim;
      if (stmt->task_type == Type::range_for) {
        if (stmt->const_begin && stmt->const_end) {
          int num_threads = stmt->end_value - stmt->begin_value;
          int grid_dim = ((num_threads % stmt->block_dim) == 0) ? (num_threads / stmt->block_dim)
                                                                : (num_threads / stmt->block_dim) + 1;
          grid_dim = std::max(grid_dim, 1);
          current_task->grid_dim = std::min(stmt->grid_dim, grid_dim);
        }
      }
      if (stmt->task_type == Type::listgen) {
        int query_max_block_per_sm;
        CUDADriver::get_instance().device_get_attribute(&query_max_block_per_sm,
                                                        CU_DEVICE_ATTRIBUTE_MAX_BLOCKS_PER_MULTIPROCESSOR, nullptr);
        int num_SMs;
        CUDADriver::get_instance().device_get_attribute(&num_SMs, CU_DEVICE_ATTRIBUTE_MULTIPROCESSOR_COUNT, nullptr);
        current_task->grid_dim = num_SMs * query_max_block_per_sm;
      }
      current_task->block_dim = stmt->block_dim;
      current_task->dynamic_shared_array_bytes = dynamic_shared_array_bytes;
      current_task->stream_parallel_group_id = stmt->stream_parallel_group_id;
      QD_ASSERT(current_task->grid_dim != 0);
      QD_ASSERT(current_task->block_dim != 0);
      // Host-side adstack sizing. For non-range_for and for const-bound range_for the launcher uses
      // `grid_dim * block_dim` directly, which is tight because codegen above caps grid_dim to
      // ceil((end-begin)/block_dim) for const range_for and non-range_for tasks fan out over the full
      // dispatch. For dynamic-bound range_for we record const values and gtmps byte offsets so the
      // launcher resolves begin/end at launch time (via i32 DtoH memcpy from runtime->temporaries)
      // and sizes the heap to exactly `(end - begin) * per_thread_stride`.
      if (current_task->ad_stack.per_thread_stride > 0) {
        current_task->ad_stack.static_num_threads =
            static_cast<std::size_t>(current_task->grid_dim) * static_cast<std::size_t>(current_task->block_dim);
        if (stmt->task_type == Type::range_for && !(stmt->const_begin && stmt->const_end)) {
          current_task->ad_stack.dynamic_gpu_range_for = true;
          current_task->ad_stack.begin_const_value = stmt->const_begin ? stmt->begin_value : 0;
          current_task->ad_stack.end_const_value = stmt->const_end ? stmt->end_value : 0;
          current_task->ad_stack.begin_offset_bytes =
              stmt->const_begin ? -1 : static_cast<std::int32_t>(stmt->begin_offset);
          current_task->ad_stack.end_offset_bytes = stmt->const_end ? -1 : static_cast<std::int32_t>(stmt->end_offset);
        }
      }
      offloaded_tasks.push_back(*current_task);
      current_task = nullptr;
    }
    current_offload = nullptr;
#else
    QD_NOT_IMPLEMENTED
#endif
  }

  void visit(ExternalFuncCallStmt *stmt) override {
    if (stmt->type == ExternalFuncCallStmt::BITCODE) {
      TaskCodeGenLLVM::visit_call_bitcode(stmt);
    } else {
      QD_NOT_IMPLEMENTED
    }
  }

  void visit(BinaryOpStmt *stmt) override {
    auto op = stmt->op_type;
    if (op != BinaryOpType::atan2 && op != BinaryOpType::pow) {
      return TaskCodeGenLLVM::visit(stmt);
    }

    auto ret_type = stmt->ret_type;

    llvm::Value *lhs = llvm_val[stmt->lhs];
    llvm::Value *rhs = llvm_val[stmt->rhs];

    // This branch contains atan2 and pow which use runtime.cpp function for
    // **real** type. We don't have f16 support there so promoting to f32 is
    // necessary.
    if (stmt->lhs->ret_type->is_primitive(PrimitiveTypeID::f16)) {
      lhs = builder->CreateFPExt(lhs, llvm::Type::getFloatTy(*llvm_context));
    }
    if (stmt->rhs->ret_type->is_primitive(PrimitiveTypeID::f16)) {
      rhs = builder->CreateFPExt(rhs, llvm::Type::getFloatTy(*llvm_context));
    }
    if (ret_type->is_primitive(PrimitiveTypeID::f16)) {
      ret_type = PrimitiveType::f32;
    }

    if (op == BinaryOpType::atan2) {
      if (ret_type->is_primitive(PrimitiveTypeID::f32)) {
        llvm_val[stmt] = call("__nv_atan2f", lhs, rhs);
      } else if (ret_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_atan2", lhs, rhs);
      } else {
        QD_P(data_type_name(ret_type));
        QD_NOT_IMPLEMENTED
      }
    } else {
      // Note that ret_type here cannot be integral because pow with an
      // integral exponent has been demoted in the demote_operations pass
      if (ret_type->is_primitive(PrimitiveTypeID::f32)) {
        llvm_val[stmt] = call("__nv_powf", lhs, rhs);
      } else if (ret_type->is_primitive(PrimitiveTypeID::f64)) {
        llvm_val[stmt] = call("__nv_pow", lhs, rhs);
      } else {
        QD_P(data_type_name(ret_type));
        QD_NOT_IMPLEMENTED
      }
    }

    // Convert back to f16 if applicable.
    if (stmt->ret_type->is_primitive(PrimitiveTypeID::f16)) {
      llvm_val[stmt] = builder->CreateFPTrunc(llvm_val[stmt], llvm::Type::getHalfTy(*llvm_context));
    }
  }

  void visit(InternalFuncStmt *stmt) override {
    if (stmt->func_name == "subgroupShuffle" || stmt->func_name == "subgroupBroadcast") {
      llvm_val[stmt] = emit_cuda_shuffle(
          /* value=*/llvm_val[stmt->args[0]],
          /* dt=*/stmt->args[0]->ret_type,
          /* index=*/llvm_val[stmt->args[1]]);
    } else if (stmt->func_name == "subgroupShuffleDown") {
      llvm_val[stmt] = emit_cuda_shuffle_down(
          /* value=*/llvm_val[stmt->args[0]],
          /* dt=*/stmt->args[0]->ret_type,
          /* offset=*/llvm_val[stmt->args[1]]);
    } else if (stmt->func_name == "subgroupShuffleUp") {
      llvm_val[stmt] = emit_cuda_shuffle_up(
          /* value=*/llvm_val[stmt->args[0]],
          /* dt=*/stmt->args[0]->ret_type,
          /* offset=*/llvm_val[stmt->args[1]]);
    } else if (stmt->func_name == "subgroupInvocationId") {
      llvm_val[stmt] = call("cuda_lane_id");
    } else if (stmt->func_name == "subgroupSize") {
      // CUDA warp size is statically 32 on every supported NVIDIA arch (sm_30+).  Encoding it as a constant lets the
      // optimizer fold it into address arithmetic and loop bounds, the same way `warpSize` does in CUDA C++.
      llvm_val[stmt] = tlctx->get_constant(32);
    } else if (stmt->func_name == "subgroupBarrier") {
      // Subgroup-scope thread reconvergence barrier.  Maps to `__syncwarp(0xFFFFFFFF)` via the existing `warp_barrier`
      // runtime helper, which is patched to `nvvm_bar_warp_sync`.  Caller contract is uniform-CF + all lanes active
      // (see subgroup.md), hence the full active mask.  Reconverges lanes that may have ended up at different PCs
      // under independent thread scheduling on Volta+.
      call("warp_barrier", tlctx->get_constant((uint32)0xFFFFFFFF));
      llvm_val[stmt] = tlctx->get_constant(0);
    } else if (stmt->func_name == "subgroupMemoryBarrier") {
      // Subgroup-scope memory fence.  CUDA has no warp-scope memory fence intrinsic, so we emit `__threadfence_block()`
      // (CTA-scope, via the existing `block_mem_fence` patched to `nvvm_membar_cta`).  This is over-strict but correct:
      // a CTA-scope fence orders memory as observed by the whole CTA, of which the subgroup is a subset.
      call("block_mem_fence");
      llvm_val[stmt] = tlctx->get_constant(0);
    } else if (stmt->func_name == "cuda_fns_u32") {
      // Emit PTX inline asm directly: `fns.b32 dst, mask, base, offset`. The hardware op is available since SM 5.0, and
      // __nv_fns is *not* in the slim_libdevice.10.bc we ship (only popc / clz / ffs are kept), so we cannot route
      // through libdevice the way popcnt / clz / ffs do. Inline asm produces a single PTX instruction; LLVM's NVPTX
      // backend rewrites $0..$3 to PTX-style %r register operands.
      auto i32_ty = llvm::Type::getInt32Ty(*llvm_context);
      auto func_ty = llvm::FunctionType::get(i32_ty, {i32_ty, i32_ty, i32_ty}, false);
      auto inline_asm = llvm::InlineAsm::get(func_ty, "fns.b32 $0, $1, $2, $3;", "=r,r,r,r",
                                             /*hasSideEffects=*/false);
      llvm_val[stmt] =
          builder->CreateCall(inline_asm, {llvm_val[stmt->args[0]], llvm_val[stmt->args[1]], llvm_val[stmt->args[2]]});
    } else {
      TaskCodeGenLLVM::visit(stmt);
    }
  }

 private:
  llvm::Value *emit_cuda_shuffle(llvm::Value *value, DataType dt, llvm::Value *index) {
    if (dt->is_primitive(PrimitiveTypeID::i32) || dt->is_primitive(PrimitiveTypeID::u32))
      return call("cuda_shuffle_i32", index, value);
    if (dt->is_primitive(PrimitiveTypeID::f32))
      return call("cuda_shuffle_f32", index, value);
    if (dt->is_primitive(PrimitiveTypeID::f64))
      return call("cuda_shuffle_f64", index, value);
    if (dt->is_primitive(PrimitiveTypeID::i64) || dt->is_primitive(PrimitiveTypeID::u64))
      return call("cuda_shuffle_i64", index, value);
    QD_ERROR("subgroup shuffle: unsupported type {}", data_type_name(dt));
    return nullptr;
  }

  llvm::Value *emit_cuda_shuffle_down(llvm::Value *value, DataType dt, llvm::Value *offset) {
    if (dt->is_primitive(PrimitiveTypeID::i32) || dt->is_primitive(PrimitiveTypeID::u32))
      return call("cuda_shuffle_down_i32", offset, value);
    if (dt->is_primitive(PrimitiveTypeID::f32))
      return call("cuda_shuffle_down_f32", offset, value);
    if (dt->is_primitive(PrimitiveTypeID::f64))
      return call("cuda_shuffle_down_f64", offset, value);
    if (dt->is_primitive(PrimitiveTypeID::i64) || dt->is_primitive(PrimitiveTypeID::u64))
      return call("cuda_shuffle_down_i64", offset, value);
    QD_ERROR("subgroup shuffle_down: unsupported type {}", data_type_name(dt));
    return nullptr;
  }

  llvm::Value *emit_cuda_shuffle_up(llvm::Value *value, DataType dt, llvm::Value *offset) {
    if (dt->is_primitive(PrimitiveTypeID::i32) || dt->is_primitive(PrimitiveTypeID::u32))
      return call("cuda_shuffle_up_i32", offset, value);
    if (dt->is_primitive(PrimitiveTypeID::f32))
      return call("cuda_shuffle_up_f32", offset, value);
    if (dt->is_primitive(PrimitiveTypeID::f64))
      return call("cuda_shuffle_up_f64", offset, value);
    if (dt->is_primitive(PrimitiveTypeID::i64) || dt->is_primitive(PrimitiveTypeID::u64))
      return call("cuda_shuffle_up_i64", offset, value);
    QD_ERROR("subgroup shuffle_up: unsupported type {}", data_type_name(dt));
    return nullptr;
  }

  std::tuple<llvm::Value *, llvm::Value *> get_spmd_info() override {
    auto thread_idx = builder->CreateIntrinsic(Intrinsic::nvvm_read_ptx_sreg_tid_x, ArrayRef<llvm::Value *>{});
    auto block_dim = builder->CreateIntrinsic(Intrinsic::nvvm_read_ptx_sreg_ntid_x, ArrayRef<llvm::Value *>{});
    return std::make_tuple(thread_idx, block_dim);
  }
};

LLVMCompiledTask KernelCodeGenCUDA::compile_task(int task_codegen_id,
                                                 const CompileConfig &config,
                                                 std::unique_ptr<llvm::Module> &&module,
                                                 IRNode *block) {
  TaskCodeGenCUDA gen(task_codegen_id, config, get_quadrants_llvm_context(), kernel, block);
  return gen.run_compilation();
}

}  // namespace quadrants::lang
