TODOs
1
1_25EmulationInvestigation/sub10_emu_cheri.tex- diagram
2
1_25EmulationInvestigation/sub10_emu_cheri.tex- appendix - the program flow for using modules
3
1_25EmulationInvestigation/sub20_emu_vec.tex- appx - Decision tree for operation decoding?
4
1_25EmulationInvestigation/sub20_emu_vec.tex- fix
5
2_1Appendix/code.tex- add preamble
6
2_1Appendix/cherirvv.tex- CHERI-RVV changes RVV instructions to use capabilities as address references in all places, no other behaviour changes
7
2_1Appendix/cherirvv.tex- CHERI-RVV treats capability out-of-bounds for an element as a synchronous exception, permission checks for a vector access are treated as a synchronous exception on element 0.
8
2_1Appendix/cherirvv.tex- The above means fault-only-first will silently swallow capability permission errors if element 0 is masked out.
9
2_1Appendix/cherirvv.tex- CHERI-RVV doesn't change CHERI behaviour
10
2_1Appendix/cherirvv.tex- Adds unit load/store 128, element width 128
11
2_1Appendix/artifacts.tex- artifacts appendix needs fixing
12
2_1Appendix/artifacts.tex- make sure to redact online copies
