
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036373                       # Number of seconds simulated
sim_ticks                                 36372984294                       # Number of ticks simulated
final_tick                               565937364231                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 255683                       # Simulator instruction rate (inst/s)
host_op_rate                                   331471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2882058                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911564                       # Number of bytes of host memory used
host_seconds                                 12620.49                       # Real time elapsed on the host
sim_insts                                  3226842498                       # Number of instructions simulated
sim_ops                                    4183332759                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2164224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       595840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1844992                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4610048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1265280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1265280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16908                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4655                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14414                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36016                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9885                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9885                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59500864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16381389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50724240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126743738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             137245                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34786258                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34786258                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34786258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59500864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16381389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50724240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161529996                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87225383                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30993614                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25420255                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016532                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13268806                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12106416                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164706                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87394                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045731                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170220599                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30993614                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15271122                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36594488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7411328                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15680082                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84822492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48228004     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3646954      4.30%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199708      3.77%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442116      4.06%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026246      3.57%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1583196      1.87%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028905      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2702413      3.19%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17964950     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84822492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355328                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951503                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33711875                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6993685                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34809467                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542978                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8764478                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078705                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6693                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201895864                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51156                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8764478                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35375965                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3363374                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       935346                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33653838                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2729483                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195065644                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14207                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1700143                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270864305                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909660729                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909660729                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102605041                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33845                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17817                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7257998                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19256750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10037612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240394                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3201217                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183974251                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33829                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147850315                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286605                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61021080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186463146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1785                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84822492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30571328     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17861052     21.06%     57.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11993093     14.14%     71.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634473      9.00%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7543392      8.89%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441611      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378175      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745959      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653409      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84822492                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083001     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203147     13.13%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261463     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121624714     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015748      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15756527     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437304      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147850315                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695038                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547652                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010468                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382357375                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245030204                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143695981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149397967                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263222                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7044621                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          645                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1071                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2295939                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8764478                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2576799                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161500                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184008080                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19256750                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10037612                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17807                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6662                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1071                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361539                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145262381                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14808193                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587930                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23003801                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590709                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8195608                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665368                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143841541                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143695981                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93745064                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261753206                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647410                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358143                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61589858                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042078                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76058014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30739327     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458372     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8382682     11.02%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290454      5.64%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682327      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811460      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998786      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009350      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3685256      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76058014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3685256                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256384536                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376796362                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2402891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872254                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872254                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146455                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146455                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655905954                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197091467                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189356475                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87225383                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32054645                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26132488                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2141014                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13570012                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12537131                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3458642                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94816                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32068864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176013891                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32054645                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15995773                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39117923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11372272                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5320117                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15835232                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85711798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46593875     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2585601      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4846367      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4821432      5.63%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2988940      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2382244      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1491069      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1393813      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18608457     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85711798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367492                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017921                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33442507                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5259701                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37573663                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231286                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9204634                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5422371                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211215254                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9204634                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35875049                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1023067                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       907253                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35325854                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3375935                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203635871                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1406052                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1032991                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    285933163                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    949976022                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    949976022                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176924408                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109008709                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36274                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17421                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9391313                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18859325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9606751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120922                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3534445                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192017763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34841                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152945235                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296435                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64901699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198633222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85711798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895812                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29217434     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18623035     21.73%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12460712     14.54%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8073286      9.42%     79.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8488095      9.90%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4114403      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3241117      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       739907      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       753809      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85711798                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         952956     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        182564     13.89%     86.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178712     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127948026     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2055016      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17420      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14794343      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8130430      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152945235                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753449                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1314232                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393212932                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256954643                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149461937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154259467                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       478068                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7325606                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2300233                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9204634                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         523160                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91424                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192052607                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       385860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18859325                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9606751                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17421                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71510                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1339117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1190263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2529380                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150932438                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14117130                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2012794                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22060145                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21402020                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7943015                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730373                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149508671                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149461937                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95277707                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273444527                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713514                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348435                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103040296                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126872741                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65180301                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2166906                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76507164                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28887214     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21496236     28.10%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8929994     11.67%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4448175      5.81%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4448690      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1801345      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1813938      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       965697      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3715875      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76507164                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103040296                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126872741                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18840237                       # Number of memory references committed
system.switch_cpus1.commit.loads             11533719                       # Number of loads committed
system.switch_cpus1.commit.membars              17420                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18312730                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114302585                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616737                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3715875                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264844331                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393316691                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1513585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103040296                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126872741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103040296                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846517                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846517                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181311                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181311                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678008232                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207638093                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193989401                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34840                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87225383                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31055085                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27155909                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1963589                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15591254                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14944491                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2232372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62210                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36618689                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172820750                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31055085                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17176863                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35581244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9642302                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4359635                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18051893                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       778297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84227115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48645871     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761706      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3232292      3.84%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3021226      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4988814      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5184247      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228283      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          925503      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15239173     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84227115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356033                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981313                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37774381                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4219302                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34434172                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137386                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7661873                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3373487                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5656                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193337913                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7661873                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39357451                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1571347                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       470213                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32973398                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2192832                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188258420                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        750075                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       884451                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249870686                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    856910786                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    856910786                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162818888                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87051777                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22207                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10843                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5873065                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28999891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6296984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104781                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2162405                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178203461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150468302                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198892                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53321228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146509618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84227115                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786459                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840076                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29189022     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15683850     18.62%     53.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13730282     16.30%     69.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8381007      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8768917     10.41%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5179500      6.15%     96.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2271416      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       605765      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417356      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84227115                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         590820     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        190609     21.38%     87.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110099     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117998465     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1184601      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10828      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25929733     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5344675      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150468302                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725052                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             891528                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386254139                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231546829                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145581907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151359830                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       367906                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8253803                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1541703                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7661873                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         934839                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63083                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178225134                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       208614                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28999891                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6296984                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10843                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1047848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2202621                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147671483                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24926992                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2796819                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30142667                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22324005                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5215675                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692987                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145743968                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145581907                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89445026                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218206699                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.669031                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409910                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109416098                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124271396                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53954427                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1968791                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76565242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623078                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35238422     46.02%     46.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16215772     21.18%     67.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9076759     11.85%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3070633      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2944809      3.85%     86.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1230539      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3296805      4.31%     92.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       954578      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4536925      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76565242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109416098                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124271396                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25501366                       # Number of memory references committed
system.switch_cpus2.commit.loads             20746085                       # Number of loads committed
system.switch_cpus2.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19462773                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108475167                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1677900                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4536925                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250254140                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364119927                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2998268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109416098                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124271396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109416098                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797190                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797190                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.254407                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.254407                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       683186872                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190770477                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199349879                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21652                       # number of misc regfile writes
system.l20.replacements                         16918                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676937                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27158                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.925878                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.885217                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.943395                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5808.496233                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4413.675154                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001356                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567236                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.431023                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78999                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78999                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17785                       # number of Writeback hits
system.l20.Writeback_hits::total                17785                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78999                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78999                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78999                       # number of overall hits
system.l20.overall_hits::total                  78999                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16908                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16918                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16908                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16918                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16908                       # number of overall misses
system.l20.overall_misses::total                16918                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2202833271                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2204038466                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2202833271                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2204038466                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2202833271                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2204038466                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95907                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95917                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17785                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17785                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95907                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95917                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95907                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95917                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176296                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176382                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176296                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176382                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176296                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176382                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130283.491306                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130277.719943                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130283.491306                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130277.719943                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130283.491306                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130277.719943                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4228                       # number of writebacks
system.l20.writebacks::total                     4228                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16908                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16918                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16908                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16918                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16908                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16918                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2043619040                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2044730331                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2043619040                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2044730331                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2043619040                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2044730331                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176296                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176382                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176296                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176382                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176296                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176382                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120866.988408                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120861.232474                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120866.988408                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120861.232474                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120866.988408                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120861.232474                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4670                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373472                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14910                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.048424                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.088209                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.508848                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2184.811685                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7727.591258                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030770                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001222                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213361                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754648                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35473                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35473                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10662                       # number of Writeback hits
system.l21.Writeback_hits::total                10662                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35473                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35473                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35473                       # number of overall hits
system.l21.overall_hits::total                  35473                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4655                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4669                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4655                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4669                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4655                       # number of overall misses
system.l21.overall_misses::total                 4669                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1723536                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    607203245                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      608926781                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1723536                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    607203245                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       608926781                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1723536                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    607203245                       # number of overall miss cycles
system.l21.overall_miss_latency::total      608926781                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40128                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40142                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10662                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10662                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40128                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40142                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40128                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40142                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116004                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116312                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116004                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116312                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116004                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116312                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 130441.083781                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 130419.100664                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 130441.083781                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 130419.100664                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 130441.083781                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 130419.100664                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3342                       # number of writebacks
system.l21.writebacks::total                     3342                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4655                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4669                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4655                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4669                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4655                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4669                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    563325764                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    564918068                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    563325764                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    564918068                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    563325764                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    564918068                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116004                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116312                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116004                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116312                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116004                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116312                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 121015.201719                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120993.375027                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 121015.201719                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120993.375027                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 121015.201719                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120993.375027                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14429                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          206032                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26717                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.711644                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          410.426680                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.210332                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6089.268670                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5780.094318                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033401                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000668                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.495546                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.470385                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39568                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39568                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11198                       # number of Writeback hits
system.l22.Writeback_hits::total                11198                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39568                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39568                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39568                       # number of overall hits
system.l22.overall_hits::total                  39568                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14414                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14429                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14414                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14429                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14414                       # number of overall misses
system.l22.overall_misses::total                14429                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2398918                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1750192095                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1752591013                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2398918                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1750192095                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1752591013                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2398918                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1750192095                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1752591013                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53982                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53997                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11198                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11198                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53982                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53997                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53982                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53997                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267015                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267219                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267015                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267219                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267015                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267219                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 121423.067504                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 121463.096057                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 121423.067504                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 121463.096057                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 121423.067504                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 121463.096057                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2315                       # number of writebacks
system.l22.writebacks::total                     2315                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14414                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14429                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14414                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14429                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14414                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14429                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1614290737                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1616549204                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1614290737                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1616549204                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1614290737                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1616549204                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267015                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267219                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267015                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267219                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267015                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267219                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111994.639725                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 112034.735879                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111994.639725                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 112034.735879                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111994.639725                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 112034.735879                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997703                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015687732                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846704.967273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997703                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15680071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15680071                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15680071                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15680071                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15680071                       # number of overall hits
system.cpu0.icache.overall_hits::total       15680071                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15680082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15680082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15680082                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15680082                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15680082                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15680082                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95907                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191908533                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96163                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.658756                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496217                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503783                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11644225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11644225                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17039                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17039                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19353650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19353650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19353650                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19353650                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356458                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356458                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356558                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356558                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14646889429                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14646889429                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9216634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9216634                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14656106063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14656106063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14656106063                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14656106063                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12000683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12000683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19710208                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19710208                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19710208                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19710208                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029703                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029703                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41090.084748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41090.084748                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92166.340000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92166.340000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41104.409557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41104.409557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41104.409557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41104.409557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17785                       # number of writebacks
system.cpu0.dcache.writebacks::total            17785                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260551                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260651                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260651                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95907                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95907                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95907                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95907                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2870515559                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2870515559                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2870515559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2870515559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2870515559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2870515559                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29930.198619                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29930.198619                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29930.198619                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29930.198619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29930.198619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29930.198619                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997746                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018795089                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200421.358531                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997746                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15835215                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15835215                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15835215                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15835215                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15835215                       # number of overall hits
system.cpu1.icache.overall_hits::total       15835215                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2360190                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2360190                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15835232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15835232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15835232                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15835232                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15835232                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15835232                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40128                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170177375                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40384                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4213.980165                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.875971                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.124029                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905766                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094234                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10770521                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10770521                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7272249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7272249                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17421                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17421                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17420                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17420                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18042770                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18042770                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18042770                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18042770                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103712                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103712                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103712                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103712                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103712                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4681891110                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4681891110                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4681891110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4681891110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4681891110                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4681891110                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10874233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10874233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7272249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7272249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17420                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17420                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18146482                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18146482                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18146482                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18146482                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009537                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009537                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005715                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45143.195676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45143.195676                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45143.195676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45143.195676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45143.195676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45143.195676                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10662                       # number of writebacks
system.cpu1.dcache.writebacks::total            10662                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63584                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63584                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63584                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63584                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63584                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63584                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40128                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40128                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    840828586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    840828586                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    840828586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    840828586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    840828586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    840828586                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20953.662929                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20953.662929                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20953.662929                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20953.662929                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20953.662929                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20953.662929                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993747                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929517867                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1714977.614391                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993747                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024028                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18051877                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18051877                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18051877                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18051877                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18051877                       # number of overall hits
system.cpu2.icache.overall_hits::total       18051877                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2608632                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2608632                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18051893                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18051893                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18051893                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18051893                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18051893                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18051893                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53982                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232363625                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54238                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4284.148106                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.068895                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.931105                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.828394                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.171606                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22639147                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22639147                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4733609                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4733609                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10839                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10839                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27372756                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27372756                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27372756                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27372756                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       168963                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       168963                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       168963                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        168963                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       168963                       # number of overall misses
system.cpu2.dcache.overall_misses::total       168963                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12398663200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12398663200                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12398663200                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12398663200                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12398663200                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12398663200                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22808110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22808110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4733609                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4733609                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27541719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27541719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27541719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27541719                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007408                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007408                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006135                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006135                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006135                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006135                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73380.936655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73380.936655                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73380.936655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73380.936655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73380.936655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73380.936655                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11198                       # number of writebacks
system.cpu2.dcache.writebacks::total            11198                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114981                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114981                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114981                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114981                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114981                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114981                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53982                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53982                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53982                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53982                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53982                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53982                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2036083615                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2036083615                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2036083615                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2036083615                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2036083615                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2036083615                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37717.824738                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37717.824738                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37717.824738                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37717.824738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37717.824738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37717.824738                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
