##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CONFIG_COM_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for DATA_COM_IntClock
		4.4::Critical Path Report for HMC5883L_I2C_IntClock
		4.5::Critical Path Report for LIS331HH_SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HMC5883L_I2C_IntClock:R vs. HMC5883L_I2C_IntClock:R)
		5.2::Critical Path Report for (LIS331HH_SPI_IntClock:R vs. LIS331HH_SPI_IntClock:R)
		5.3::Critical Path Report for (CONFIG_COM_IntClock:R vs. CONFIG_COM_IntClock:R)
		5.4::Critical Path Report for (DATA_COM_IntClock:R vs. DATA_COM_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. HMC5883L_I2C_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. CONFIG_COM_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. DATA_COM_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CONFIG_COM_IntClock    | Frequency: 42.79 MHz  | Target: 0.46 MHz   | 
Clock: CyBUS_CLK              | Frequency: 50.21 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: DATA_COM_IntClock      | Frequency: 43.95 MHz  | Target: 0.46 MHz   | 
Clock: HMC5883L_I2C_IntClock  | Frequency: 34.38 MHz  | Target: 6.00 MHz   | 
Clock: LIS331HH_SPI_IntClock  | Frequency: 53.23 MHz  | Target: 0.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CONFIG_COM_IntClock    CONFIG_COM_IntClock    2.16667e+006     2143299     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CONFIG_COM_IntClock    41666.7          21752       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              DATA_COM_IntClock      41666.7          22203       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              HMC5883L_I2C_IntClock  41666.7          31205       N/A              N/A         N/A              N/A         N/A              N/A         
DATA_COM_IntClock      DATA_COM_IntClock      2.16667e+006     2143916     N/A              N/A         N/A              N/A         N/A              N/A         
HMC5883L_I2C_IntClock  HMC5883L_I2C_IntClock  166667           137578      N/A              N/A         N/A              N/A         N/A              N/A         
LIS331HH_SPI_IntClock  LIS331HH_SPI_IntClock  2e+006           1981213     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase         
-----------  ------------  -----------------------  
MISO(0)_PAD  20935         LIS331HH_SPI_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase         
--------------  ------------  -----------------------  
MOSI(0)_PAD     24747         LIS331HH_SPI_IntClock:R  
SCL(0)_PAD:out  23475         HMC5883L_I2C_IntClock:R  
SCLK(0)_PAD     24847         LIS331HH_SPI_IntClock:R  
SDA(0)_PAD:out  25347         HMC5883L_I2C_IntClock:R  
Tx(0)_PAD       30989         CONFIG_COM_IntClock:R    
Tx_1(0)_PAD     29520         DATA_COM_IntClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CONFIG_COM_IntClock
*************************************************
Clock: CONFIG_COM_IntClock
Frequency: 42.79 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q                       macrocell22     1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:counter_load_not\/main_3           macrocell8      4323   5573  2143299  RISE       1
\CONFIG_COM:BUART:counter_load_not\/q                macrocell8      3350   8923  2143299  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2924  11848  2143299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell5         1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_postpoll\/main_0         macrocell14     7303   9065  21752  RISE       1
\CONFIG_COM:BUART:rx_postpoll\/q              macrocell14     3350  12415  21752  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  14704  21752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for DATA_COM_IntClock
***********************************************
Clock: DATA_COM_IntClock
Frequency: 43.95 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q                      macrocell48     1250   1250  2143916  RISE       1
\DATA_COM:BUART:counter_load_not\/main_1           macrocell30     3704   4954  2143916  RISE       1
\DATA_COM:BUART:counter_load_not\/q                macrocell30     3350   8304  2143916  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2927  11231  2143916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for HMC5883L_I2C_IntClock
***************************************************
Clock: HMC5883L_I2C_IntClock
Frequency: 34.38 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -6290
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22798
-------------------------------------   ----- 
End-of-path arrival time (ps)           22798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell62     9404  14684  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell62     3350  18034  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell8   4764  22798  137578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LIS331HH_SPI_IntClock
***************************************************
Clock: LIS331HH_SPI_IntClock
Frequency: 53.23 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \LIS331HH_SPI:BSPIM:TxStsReg\/clock
Path slack     : 1981213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17217
-------------------------------------   ----- 
End-of-path arrival time (ps)           17217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4   count7cell     2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/main_0  macrocell90    5913   8023  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/q       macrocell90    3350  11373  1981213  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/status_3    statusicell7   5844  17217  1981213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/clock                        statusicell7        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HMC5883L_I2C_IntClock:R vs. HMC5883L_I2C_IntClock:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -6290
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22798
-------------------------------------   ----- 
End-of-path arrival time (ps)           22798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell62     9404  14684  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell62     3350  18034  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell8   4764  22798  137578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (LIS331HH_SPI_IntClock:R vs. LIS331HH_SPI_IntClock:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \LIS331HH_SPI:BSPIM:TxStsReg\/clock
Path slack     : 1981213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17217
-------------------------------------   ----- 
End-of-path arrival time (ps)           17217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4   count7cell     2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/main_0  macrocell90    5913   8023  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/q       macrocell90    3350  11373  1981213  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/status_3    statusicell7   5844  17217  1981213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/clock                        statusicell7        0      0  RISE       1


5.3::Critical Path Report for (CONFIG_COM_IntClock:R vs. CONFIG_COM_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q                       macrocell22     1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:counter_load_not\/main_3           macrocell8      4323   5573  2143299  RISE       1
\CONFIG_COM:BUART:counter_load_not\/q                macrocell8      3350   8923  2143299  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2924  11848  2143299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (DATA_COM_IntClock:R vs. DATA_COM_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q                      macrocell48     1250   1250  2143916  RISE       1
\DATA_COM:BUART:counter_load_not\/main_1           macrocell30     3704   4954  2143916  RISE       1
\DATA_COM:BUART:counter_load_not\/q                macrocell30     3350   8304  2143916  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2927  11231  2143916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. HMC5883L_I2C_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \HMC5883L_I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31205p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. HMC5883L_I2C_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell9             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                                  iocell9       1344   1344  31205  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell78   5608   6952  31205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/clock_0                 macrocell78         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. CONFIG_COM_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell5         1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_postpoll\/main_0         macrocell14     7303   9065  21752  RISE       1
\CONFIG_COM:BUART:rx_postpoll\/q              macrocell14     3350  12415  21752  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  14704  21752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. DATA_COM_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DATA_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22203p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell6         1801   1801  22203  RISE       1
\DATA_COM:BUART:rx_postpoll\/main_1         macrocell38     6813   8614  22203  RISE       1
\DATA_COM:BUART:rx_postpoll\/q              macrocell38     3350  11964  22203  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2290  14254  22203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell5         1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_postpoll\/main_0         macrocell14     7303   9065  21752  RISE       1
\CONFIG_COM:BUART:rx_postpoll\/q              macrocell14     3350  12415  21752  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  14704  21752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DATA_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22203p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell6         1801   1801  22203  RISE       1
\DATA_COM:BUART:rx_postpoll\/main_1         macrocell38     6813   8614  22203  RISE       1
\DATA_COM:BUART:rx_postpoll\/q              macrocell38     3350  11964  22203  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2290  14254  22203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:rx_state_2\/main_8
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 28639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell6       1801   1801  22203  RISE       1
\DATA_COM:BUART:rx_state_2\/main_8  macrocell40   7717   9518  28639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29092p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb         iocell5       1762   1762  21752  RISE       1
MODIN1_0/main_2  macrocell1    7303   9065  29092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29092p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb         iocell5       1762   1762  21752  RISE       1
MODIN1_1/main_2  macrocell2    7303   9065  29092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:pollcount_0\/main_2
Capture Clock  : \DATA_COM:BUART:pollcount_0\/clock_0
Path slack     : 29542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8614
-------------------------------------   ---- 
End-of-path arrival time (ps)           8614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell6       1801   1801  22203  RISE       1
\DATA_COM:BUART:pollcount_0\/main_2  macrocell31   6813   8614  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:pollcount_1\/main_3
Capture Clock  : \DATA_COM:BUART:pollcount_1\/clock_0
Path slack     : 29542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8614
-------------------------------------   ---- 
End-of-path arrival time (ps)           8614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell6       1801   1801  22203  RISE       1
\DATA_COM:BUART:pollcount_1\/main_3  macrocell32   6813   8614  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_5
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 29992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                              iocell5       1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_5  macrocell16   6403   8165  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:rx_last\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_last\/clock_0
Path slack     : 30756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                           iocell5       1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_last\/main_0  macrocell12   5638   7400  30756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_last\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_5
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 30756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                              iocell5       1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_5  macrocell15   5638   7400  30756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_5
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 30756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. CONFIG_COM_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell5             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell5       1762   1762  21752  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_5  macrocell19   5638   7400  30756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \HMC5883L_I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31205p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. HMC5883L_I2C_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell9             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                                  iocell9       1344   1344  31205  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell78   5608   6952  31205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:rx_last\/main_0
Capture Clock  : \DATA_COM:BUART:rx_last\/clock_0
Path slack     : 31215p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       1801   1801  22203  RISE       1
\DATA_COM:BUART:rx_last\/main_0  macrocell36   5141   6942  31215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_last\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:rx_state_0\/main_9
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 31215p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell6       1801   1801  22203  RISE       1
\DATA_COM:BUART:rx_state_0\/main_9  macrocell39   5141   6942  31215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DATA_COM:BUART:rx_status_3\/main_6
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 31215p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DATA_COM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell6       1801   1801  22203  RISE       1
\DATA_COM:BUART:rx_status_3\/main_6  macrocell43   5141   6942  31215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \HMC5883L_I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 31991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. HMC5883L_I2C_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                             iocell4       1516   1516  31991  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/main_0  macrocell64   4649   6165  31991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. HMC5883L_I2C_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell9             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                                iocell9       1344   1344  31205  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_0  macrocell80   4688   6032  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. HMC5883L_I2C_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                                  iocell7       1026   1026  32422  RISE       1
\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell55   4709   5735  32422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \HMC5883L_I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#4 vs. HMC5883L_I2C_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                                  iocell7       1026   1026  32422  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell75   4709   5735  32422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_reg\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -6290
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22798
-------------------------------------   ----- 
End-of-path arrival time (ps)           22798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell62     9404  14684  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell62     3350  18034  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell8   4764  22798  137578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 138268p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24889
-------------------------------------   ----- 
End-of-path arrival time (ps)           24889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4_split\/main_3       macrocell72    13349  18629  138268  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4_split\/q            macrocell72     3350  21979  138268  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_6             macrocell71     2910  24889  138268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 138438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -6290
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21938
-------------------------------------   ----- 
End-of-path arrival time (ps)           21938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q               macrocell71     1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/main_1          macrocell58     7865   9115  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/q               macrocell58     3350  12465  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell61     3799  16264  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell61     3350  19614  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell8   2324  21938  138438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 139430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -5310
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             161357

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21927
-------------------------------------   ----- 
End-of-path arrival time (ps)           21927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q                 macrocell71     1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/main_1            macrocell58     7865   9115  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/q                 macrocell58     3350  12465  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell60     3799  16264  139430  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell60     3350  19614  139430  RISE       1
\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell7   2313  21927  139430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23361
-------------------------------------   ----- 
End-of-path arrival time (ps)           23361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell62     9404  14684  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell62     3350  18034  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_1              macrocell79     5327  23361  139795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 141173p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21984
-------------------------------------   ----- 
End-of-path arrival time (ps)           21984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q             macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0_split\/main_6  macrocell66  10729  11979  141173  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0_split\/q       macrocell66   3350  15329  141173  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_8        macrocell65   6655  21984  141173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 142206p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20950
-------------------------------------   ----- 
End-of-path arrival time (ps)           20950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell62     9404  14684  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell62     3350  18034  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/main_0          macrocell63     2916  20950  142206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0               macrocell63         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 142206p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20950
-------------------------------------   ----- 
End-of-path arrival time (ps)           20950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell62     9404  14684  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell62     3350  18034  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_1              macrocell82     2916  20950  142206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 142791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20366
-------------------------------------   ----- 
End-of-path arrival time (ps)           20366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q             macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2_split\/main_5  macrocell69  13466  14716  142791  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2_split\/q       macrocell69   3350  18066  142791  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/main_5        macrocell68   2300  20366  142791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 143468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -5310
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             161357

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17889
-------------------------------------   ----- 
End-of-path arrival time (ps)           17889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell59     6328  11608  143468  RISE       1
\HMC5883L_I2C:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell59     3350  14958  143468  RISE       1
\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell7   2931  17889  143468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_8
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 146323p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16834
-------------------------------------   ----- 
End-of-path arrival time (ps)           16834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q       macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/main_1  macrocell58   7865   9115  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/q       macrocell58   3350  12465  138438  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_8          macrocell85   4368  16834  146323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 146892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16264
-------------------------------------   ----- 
End-of-path arrival time (ps)           16264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q            macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/main_1       macrocell58   7865   9115  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:cnt_reset\/q            macrocell58   3350  12465  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell56   3799  16264  146892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 148473p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_3             macrocell70     9404  14684  148473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 148555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14602
-------------------------------------   ----- 
End-of-path arrival time (ps)           14602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_0             macrocell65     9322  14602  148555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 149717p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13440
-------------------------------------   ----- 
End-of-path arrival time (ps)           13440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q      macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_3  macrocell81  12190  13440  149717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:StsReg\/clock
Path slack     : 149922p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15175
-------------------------------------   ----- 
End-of-path arrival time (ps)           15175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/q  macrocell74    1250   1250  142716  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_5\/main_1    macrocell84    4166   5416  149922  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_5\/q         macrocell84    3350   8766  149922  RISE       1
\HMC5883L_I2C:bI2C_UDB:StsReg\/status_5    statusicell5   6409  15175  149922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:StsReg\/clock                       statusicell5        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 149956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13201
-------------------------------------   ----- 
End-of-path arrival time (ps)           13201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q       macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_2  macrocell67  11951  13201  149956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 151290p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11867
-------------------------------------   ----- 
End-of-path arrival time (ps)           11867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q      macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_5  macrocell81  10617  11867  151290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 151319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell57  10587  11837  151319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 151522p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q       macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/main_1  macrocell68  10385  11635  151522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 151759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q      macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_4  macrocell81  10147  11397  151759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \HMC5883L_I2C:sda_x_wire\/main_2
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 151942p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11215
-------------------------------------   ----- 
End-of-path arrival time (ps)           11215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell8   4550   4550  151942  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_2            macrocell86     6665  11215  151942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 152083p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11074
-------------------------------------   ----- 
End-of-path arrival time (ps)           11074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q       macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_4  macrocell70   9824  11074  152083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_5
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 152230p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q  macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_5     macrocell85   9677  10927  152230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 152314p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10843
-------------------------------------   ----- 
End-of-path arrival time (ps)           10843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q      macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_2  macrocell81   9593  10843  152314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 152589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  137578  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_0             macrocell67     5287  10567  152589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 152796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q       macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/main_0  macrocell68   9111  10361  152796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 152796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q      macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_2  macrocell79   9110  10360  152796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_1
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 152796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q  macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_1     macrocell85   9110  10360  152796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 152796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q       macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_1  macrocell67   9110  10360  152796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 152860p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q      macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_3  macrocell79   9047  10297  152860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_2
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 152860p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q  macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_2     macrocell85   9047  10297  152860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 153054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q       macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_2  macrocell71   8853  10103  153054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_5
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 153054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q  macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_5     macrocell86   8853  10103  153054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153181p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q       macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_5  macrocell67   8726   9976  153181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 153274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q       macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_3  macrocell71   8633   9883  153274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_6
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 153274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q  macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_6     macrocell86   8633   9883  153274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 153304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q       macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_4  macrocell71   8603   9853  153304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_7
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 153304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q  macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_7     macrocell86   8603   9853  153304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 153440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9717
-------------------------------------   ---- 
End-of-path arrival time (ps)           9717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q        macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_6  macrocell79   8467   9717  153440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_6
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 153440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9717
-------------------------------------   ---- 
End-of-path arrival time (ps)           9717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q  macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_6   macrocell85   8467   9717  153440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 153455p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q              macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell56   8452   9702  153455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153455p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q         macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/main_3  macrocell68   8452   9702  153455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_4
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 153484p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9672
-------------------------------------   ---- 
End-of-path arrival time (ps)           9672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q  macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_4     macrocell86   8422   9672  153484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153580p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock              controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  146087  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_0           macrocell70    6997   9577  153580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q         macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_6  macrocell67   8297   9547  153610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 153702p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q      macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_2  macrocell82   8205   9455  153702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9443
-------------------------------------   ---- 
End-of-path arrival time (ps)           9443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q         macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_9  macrocell70   8193   9443  153714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock              controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  146482  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_1           macrocell70    6802   9382  153775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153839p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q       macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_6  macrocell70   8067   9317  153839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q       macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_1  macrocell65   7852   9102  154054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q      macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_2  macrocell80   7852   9102  154054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock              controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  150523  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_2           macrocell70    6502   9082  154074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154077p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9080
-------------------------------------   ---- 
End-of-path arrival time (ps)           9080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_10  macrocell70   7830   9080  154077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 154454p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q            macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell54   7453   8703  154454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 154464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q            macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell63   7443   8693  154464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0               macrocell63         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 154464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q        macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_7  macrocell82   7443   8693  154464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q         macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_6  macrocell65   7275   8525  154632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q        macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_7  macrocell80   7275   8525  154632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q       macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_3  macrocell65   7149   8399  154758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q      macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_4  macrocell80   7149   8399  154758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 154758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q      macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_6  macrocell82   7149   8399  154758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q       macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_5  macrocell65   7133   8383  154773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q      macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_6  macrocell80   7133   8383  154773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 154798p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -6770
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             159897

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/q         macrocell78     1250   1250  154798  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell8   3849   5099  154798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Shifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_7  macrocell65   7062   8312  154845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_8   macrocell80   7062   8312  154845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155093p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock              controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  147175  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_0           macrocell71    5484   8064  155093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \HMC5883L_I2C:sda_x_wire\/main_1
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 155093p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock              controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  147175  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_1                   macrocell86    5484   8064  155093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_9
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 155132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/q  macrocell63   1250   1250  143368  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_9        macrocell86   6774   8024  155132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q       macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_7  macrocell70   6479   7729  155428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 155553p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q      macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_3  macrocell82   6353   7603  155553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 155726p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q      macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_4  macrocell82   6181   7431  155726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 156095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q        macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_6  macrocell81   5812   7062  156095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 156334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q       macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_4  macrocell65   5573   6823  156334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 156334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q      macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_5  macrocell80   5573   6823  156334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 156395p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6762
-------------------------------------   ---- 
End-of-path arrival time (ps)           6762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q      macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_1  macrocell81   5512   6762  156395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 156546p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q       macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/main_2  macrocell65   5361   6611  156546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 156546p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q      macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_3  macrocell80   5361   6611  156546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 156900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q      macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_5  macrocell82   5007   6257  156900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 157004p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell7   3850   3850  148550  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell56     2303   6153  157004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 157021p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q              macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell57   4886   6136  157021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157044p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_0\/q       macrocell65   1250   1250  140994  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_8  macrocell70   4863   6113  157044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 157070p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q      macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_5  macrocell79   4837   6087  157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_4
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 157070p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q  macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_4     macrocell85   4837   6087  157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/q     macrocell63   1250   1250  143368  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_11  macrocell70   4443   5693  157463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \HMC5883L_I2C:bI2C_UDB:m_reset\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 157696p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock              controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  157696  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/main_1             macrocell64    2881   5461  157696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 157741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell74   1250   1250  142716  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell54   4166   5416  157741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158051p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_1\/q       macrocell67   1250   1250  140746  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_4  macrocell67   3855   5105  158051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:sda_x_wire\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_0
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 158101p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:sda_x_wire\/q       macrocell86   1250   1250  158101  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_0  macrocell86   3806   5056  158101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158104p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q         macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_5  macrocell71   3803   5053  158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_reset\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_8
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 158104p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_reset\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_reset\/q  macrocell64   1250   1250  147002  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_8   macrocell86   3803   5053  158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158105p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_3\/q       macrocell70   1250   1250  140505  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/main_5  macrocell70   3801   5051  158105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 158116p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q      macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_4  macrocell79   3791   5041  158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_3
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 158116p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q  macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_3     macrocell85   3791   5041  158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 158129p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q       macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/main_2  macrocell68   3778   5028  158129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158173p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_2\/q       macrocell68   1250   1250  139715  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_3  macrocell67   3733   4983  158173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 158319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell74   1250   1250  142716  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell73   3588   4838  158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/clock_0           macrocell73         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:scl_x_wire\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 158358p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:scl_x_wire\/q                macrocell85   1250   1250  142755  RISE       1
\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell55   3548   4798  158358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clk_eq_reg\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 158408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/q       macrocell63   1250   1250  143368  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell63   3498   4748  158408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:lost_arb_reg\/clock_0               macrocell63         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q       macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/main_1  macrocell71   3490   4740  158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:m_state_4\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_3
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 158417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_4\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:m_state_4\/q  macrocell71   1250   1250  138438  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_3     macrocell86   3490   4740  158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158651p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/main_7  macrocell67   3256   4506  158651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 158652p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/main_4  macrocell68   3255   4505  158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:m_state_2\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \HMC5883L_I2C:scl_x_wire\/main_7
Capture Clock  : \HMC5883L_I2C:scl_x_wire\/clock_0
Path slack     : 158670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell56   1250   1250  139809  RISE       1
\HMC5883L_I2C:scl_x_wire\/main_7          macrocell85   3236   4486  158670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:scl_x_wire\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 158982p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:sda_in_reg\/q            macrocell78   1250   1250  154798  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell77   2924   4174  158982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/clock_0            macrocell77         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \HMC5883L_I2C:sda_x_wire\/main_10
Capture Clock  : \HMC5883L_I2C:sda_x_wire\/clock_0
Path slack     : 159000p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell57   1250   1250  159000  RISE       1
\HMC5883L_I2C:sda_x_wire\/main_10         macrocell86   2906   4156  159000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:sda_x_wire\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:scl_in_reg\/q         macrocell75   1250   1250  143513  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell54   2770   4020  159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 159137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:scl_in_reg\/q            macrocell75   1250   1250  143513  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell74   2770   4020  159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last_reg\/clock_0            macrocell74         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:status_1\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:status_1\/q       macrocell80   1250   1250  159599  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/main_1  macrocell80   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_1\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:status_3\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 159604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:status_3\/q       macrocell82   1250   1250  159604  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/main_0  macrocell82   2303   3553  159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_3\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/clock_0            macrocell77         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell77   1250   1250  151788  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell54   2299   3549  159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 159607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/clock_0            macrocell77         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell77   1250   1250  151788  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell76   2299   3549  159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/clock_0           macrocell76         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/q       macrocell54   1250   1250  159609  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell54   2298   3548  159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159612p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/clock_0           macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell76   1250   1250  151793  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell54   2295   3545  159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/clock_0           macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell73   1250   1250  151800  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell54   2288   3538  159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:bus_busy_reg\/clock_0               macrocell54         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:status_2\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 159619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:status_2\/q       macrocell81   1250   1250  159619  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/main_0  macrocell81   2287   3537  159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_2\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HMC5883L_I2C:bI2C_UDB:status_0\/q
Path End       : \HMC5883L_I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \HMC5883L_I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 159623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (HMC5883L_I2C_IntClock:R#1 vs. HMC5883L_I2C_IntClock:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\HMC5883L_I2C:bI2C_UDB:status_0\/q       macrocell79   1250   1250  159623  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/main_0  macrocell79   2284   3534  159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HMC5883L_I2C:bI2C_UDB:status_0\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \LIS331HH_SPI:BSPIM:TxStsReg\/clock
Path slack     : 1981213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17217
-------------------------------------   ----- 
End-of-path arrival time (ps)           17217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4   count7cell     2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/main_0  macrocell90    5913   8023  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/q       macrocell90    3350  11373  1981213  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/status_3    statusicell7   5844  17217  1981213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/clock                        statusicell7        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \LIS331HH_SPI:BSPIM:TxStsReg\/clock
Path slack     : 1981743p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16687
-------------------------------------   ----- 
End-of-path arrival time (ps)           16687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q           macrocell93    1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:tx_status_0\/main_1  macrocell95    6549   7799  1981743  RISE       1
\LIS331HH_SPI:BSPIM:tx_status_0\/q       macrocell95    3350  11149  1981743  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/status_0   statusicell7   5538  16687  1981743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:TxStsReg\/clock                        statusicell7        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1982082p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1993700

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q            macrocell94     1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell9  10368  11618  1982082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1982389p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -1850
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1998150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15761
-------------------------------------   ----- 
End-of-path arrival time (ps)           15761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4   count7cell      2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/main_0  macrocell90     5913   8023  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_rx_data\/q       macrocell90     3350  11373  1981213  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell9   4388  15761  1982389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 1983400p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13090
-------------------------------------   ----- 
End-of-path arrival time (ps)           13090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q  macrocell94   1250   1250  1982082  RISE       1
Net_25/main_1                   macrocell5   11840  13090  1983400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \LIS331HH_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \LIS331HH_SPI:BSPIM:RxStsReg\/clock
Path slack     : 1984237p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   5280   5280  1984237  RISE       1
\LIS331HH_SPI:BSPIM:rx_status_6\/main_5          macrocell91     3251   8531  1984237  RISE       1
\LIS331HH_SPI:BSPIM:rx_status_6\/q               macrocell91     3350  11881  1984237  RISE       1
\LIS331HH_SPI:BSPIM:RxStsReg\/status_6           statusicell6    2312  14193  1984237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:RxStsReg\/clock                        statusicell6        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1985552p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q         macrocell94   1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_0  macrocell89   9688  10938  1985552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:state_0\/main_0
Capture Clock  : \LIS331HH_SPI:BSPIM:state_0\/clock_0
Path slack     : 1985552p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q       macrocell94   1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/main_0  macrocell92   9688  10938  1985552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 1985652p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10838
-------------------------------------   ----- 
End-of-path arrival time (ps)           10838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q  macrocell93   1250   1250  1981743  RISE       1
Net_25/main_2                   macrocell5    9588  10838  1985652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 1985902p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10588
-------------------------------------   ----- 
End-of-path arrival time (ps)           10588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell9   8300   8300  1985902  RISE       1
Net_23/main_4                           macrocell4      2288  10588  1985902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1985904p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q            macrocell93     1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   6546   7796  1985904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : Net_154/main_1
Capture Clock  : Net_154/clock_0
Path slack     : 1986322p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q  macrocell93   1250   1250  1981743  RISE       1
Net_154/main_1                  macrocell3    8918  10168  1986322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \LIS331HH_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 1986322p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q          macrocell93   1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/main_1  macrocell87   8918  10168  1986322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1986880p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q         macrocell93   1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_1  macrocell89   8360   9610  1986880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:state_0\/main_1
Capture Clock  : \LIS331HH_SPI:BSPIM:state_0\/clock_0
Path slack     : 1986880p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q       macrocell93   1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/main_1  macrocell92   8360   9610  1986880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1987096p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q            macrocell92     1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell9   5354   6604  1987096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LIS331HH_SPI:BSPIM:state_0\/main_3
Capture Clock  : \LIS331HH_SPI:BSPIM:state_0\/clock_0
Path slack     : 1987179p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  1987179  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/main_3              macrocell92     4031   9311  1987179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_8
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1987374p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  1987179  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_8              macrocell93     3836   9116  1987374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_8
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1987374p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  1987179  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_8              macrocell94     3836   9116  1987374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 1987977p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q  macrocell92   1250   1250  1982516  RISE       1
Net_25/main_3                   macrocell5    7263   8513  1987977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 1988467p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  1981213  RISE       1
Net_23/main_5                            macrocell4    5913   8023  1988467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 1988691p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q  macrocell93   1250   1250  1981743  RISE       1
Net_23/main_2                   macrocell4    6549   7799  1988691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1988886p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q        macrocell92   1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_2  macrocell88   6354   7604  1988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_2
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1988886p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q       macrocell92   1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_2  macrocell93   6354   7604  1988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_2
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1988886p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q       macrocell92   1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_2  macrocell94   6354   7604  1988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : Net_154/main_0
Capture Clock  : Net_154/clock_0
Path slack     : 1989349p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q  macrocell94   1250   1250  1982082  RISE       1
Net_154/main_0                  macrocell3    5891   7141  1989349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \LIS331HH_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 1989349p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q          macrocell94   1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/main_0  macrocell87   5891   7141  1989349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 1989464p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q  macrocell92   1250   1250  1982516  RISE       1
Net_23/main_3                   macrocell4    5776   7026  1989464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1989827p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_3     macrocell88   4553   6663  1989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_3
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1989827p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_3      macrocell93   4553   6663  1989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_3
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1989827p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_3      macrocell94   4553   6663  1989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 1990250p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q  macrocell94   1250   1250  1982082  RISE       1
Net_23/main_1                   macrocell4    4990   6240  1990250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1990253p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q        macrocell94   1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_0  macrocell88   4987   6237  1990253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_0
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1990253p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q       macrocell94   1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_0  macrocell93   4987   6237  1990253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_2\/q
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_0
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1990253p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_2\/q       macrocell94   1250   1250  1982082  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_0  macrocell94   4987   6237  1990253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 1990344p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  1983090  RISE       1
Net_23/main_7                            macrocell4    4036   6146  1990344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 1990360p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  1983106  RISE       1
Net_23/main_9                            macrocell4    4020   6130  1990360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1990533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q        macrocell93   1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_1  macrocell88   4707   5957  1990533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_1
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1990533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q       macrocell93   1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_1  macrocell93   4707   5957  1990533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_1\/q
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_1
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1990533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_1\/q       macrocell93   1250   1250  1981743  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_1  macrocell94   4707   5957  1990533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_2
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1990612p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  1983090  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_5     macrocell88   3768   5878  1990612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_2
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_5
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1990612p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  1983090  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_5      macrocell93   3768   5878  1990612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_2
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_5
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1990612p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  1983090  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_5      macrocell94   3768   5878  1990612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_0
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1990618p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  1983106  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_7     macrocell88   3762   5872  1990618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_0
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_7
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1990618p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  1983106  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_7      macrocell93   3762   5872  1990618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_0
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_7
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1990618p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  1983106  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_7      macrocell94   3762   5872  1990618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_3
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1990629p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  1983384  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_4     macrocell88   3751   5861  1990629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_3
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_4
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1990629p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  1983384  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_4      macrocell93   3751   5861  1990629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_3
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_4
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1990629p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  1983384  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_4      macrocell94   3751   5861  1990629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 1990638p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  1983384  RISE       1
Net_23/main_6                            macrocell4    3742   5852  1990638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_1
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1990961p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  1983717  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_6     macrocell88   3419   5529  1990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_1
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_6
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1990961p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  1983717  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_6      macrocell93   3419   5529  1990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_1
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_6
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1990961p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  1983717  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_6      macrocell94   3419   5529  1990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 1990971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  1983717  RISE       1
Net_23/main_8                            macrocell4    3409   5519  1990971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1991466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q         macrocell92   1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_2  macrocell89   3774   5024  1991466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:state_0\/main_2
Capture Clock  : \LIS331HH_SPI:BSPIM:state_0\/clock_0
Path slack     : 1991466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q       macrocell92   1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/main_2  macrocell92   3774   5024  1991466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : Net_154/main_2
Capture Clock  : Net_154/clock_0
Path slack     : 1991481p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q  macrocell92   1250   1250  1982516  RISE       1
Net_154/main_2                  macrocell3    3759   5009  1991481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:state_0\/q
Path End       : \LIS331HH_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \LIS331HH_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 1991481p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:state_0\/q          macrocell92   1250   1250  1982516  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/main_2  macrocell87   3759   5009  1991481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 1991486p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell5    1250   1250  1991486  RISE       1
Net_25/main_0  macrocell5    3754   5004  1991486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_4
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1991724p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  1981213  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_3    macrocell89   2656   4766  1991724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_3
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1991732p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  1983384  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_4    macrocell89   2648   4758  1991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 1991785p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell4    1250   1250  1991785  RISE       1
Net_23/main_0  macrocell4    3455   4705  1991785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_2
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1992060p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  1983090  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_5    macrocell89   2320   4430  1992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_1
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1992061p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  1983717  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_6    macrocell89   2319   4429  1992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:BitCounter\/count_0
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1992075p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  1983106  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_7    macrocell89   2305   4415  1992075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:cnt_enable\/q
Path End       : \LIS331HH_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \LIS331HH_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 1992458p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:cnt_enable\/q       macrocell87   1250   1250  1992458  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/main_3  macrocell87   2782   4032  1992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 1992464p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:ld_ident\/q  macrocell88   1250   1250  1992464  RISE       1
Net_23/main_10                   macrocell4    2776   4026  1992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell4          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:ld_ident\/q
Path End       : \LIS331HH_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \LIS331HH_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 1992478p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:ld_ident\/q       macrocell88   1250   1250  1992464  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/main_8  macrocell88   2762   4012  1992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:ld_ident\/q
Path End       : \LIS331HH_SPI:BSPIM:state_1\/main_9
Capture Clock  : \LIS331HH_SPI:BSPIM:state_1\/clock_0
Path slack     : 1992478p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:ld_ident\/q      macrocell88   1250   1250  1992464  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/main_9  macrocell93   2762   4012  1992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_1\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:ld_ident\/q
Path End       : \LIS331HH_SPI:BSPIM:state_2\/main_9
Capture Clock  : \LIS331HH_SPI:BSPIM:state_2\/clock_0
Path slack     : 1992478p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:ld_ident\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:ld_ident\/q      macrocell88   1250   1250  1992464  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/main_9  macrocell94   2762   4012  1992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:cnt_enable\/q
Path End       : \LIS331HH_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \LIS331HH_SPI:BSPIM:BitCounter\/clock
Path slack     : 1992596p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3340
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:cnt_enable\/clock_0                    macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:cnt_enable\/q       macrocell87   1250   1250  1992458  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/enable  count7cell    2814   4064  1992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_154/q
Path End       : Net_154/main_3
Capture Clock  : Net_154/clock_0
Path slack     : 1992934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_154/q       macrocell3    1250   1250  1992934  RISE       1
Net_154/main_3  macrocell3    2306   3556  1992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIS331HH_SPI:BSPIM:load_cond\/q
Path End       : \LIS331HH_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \LIS331HH_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1992947p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LIS331HH_SPI_IntClock:R#1 vs. LIS331HH_SPI_IntClock:R#2)   2000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIS331HH_SPI:BSPIM:load_cond\/q       macrocell89   1250   1250  1992947  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/main_8  macrocell89   2293   3543  1992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LIS331HH_SPI:BSPIM:load_cond\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q                       macrocell22     1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:counter_load_not\/main_3           macrocell8      4323   5573  2143299  RISE       1
\CONFIG_COM:BUART:counter_load_not\/q                macrocell8      3350   8923  2143299  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2924  11848  2143299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q                      macrocell48     1250   1250  2143916  RISE       1
\DATA_COM:BUART:counter_load_not\/main_1           macrocell30     3704   4954  2143916  RISE       1
\DATA_COM:BUART:counter_load_not\/q                macrocell30     3350   8304  2143916  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2927  11231  2143916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \CONFIG_COM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \CONFIG_COM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2145376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15000
-------------------------------------   ----- 
End-of-path arrival time (ps)           15000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2145376  RISE       1
\CONFIG_COM:BUART:tx_bitclk_enable_pre\/main_0      macrocell23     3664   9344  2145376  RISE       1
\CONFIG_COM:BUART:tx_bitclk_enable_pre\/q           macrocell23     3350  12694  2145376  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2306  15000  2145376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \DATA_COM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DATA_COM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2145519p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14857
-------------------------------------   ----- 
End-of-path arrival time (ps)           14857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  2145519  RISE       1
\DATA_COM:BUART:tx_bitclk_enable_pre\/main_0      macrocell47     2917   8597  2145519  RISE       1
\DATA_COM:BUART:tx_bitclk_enable_pre\/q           macrocell47     3350  11947  2145519  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   2911  14857  2145519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DATA_COM:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13693
-------------------------------------   ----- 
End-of-path arrival time (ps)           13693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q            macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_counter_load\/main_1  macrocell35   6778   8028  2148754  RISE       1
\DATA_COM:BUART:rx_counter_load\/q       macrocell35   3350  11378  2148754  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/load   count7cell    2315  13693  2148754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DATA_COM:BUART:sRX:RxSts\/status_4
Capture Clock  : \DATA_COM:BUART:sRX:RxSts\/clock
Path slack     : 2149601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15495
-------------------------------------   ----- 
End-of-path arrival time (ps)           15495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  2149601  RISE       1
\DATA_COM:BUART:rx_status_4\/main_1                 macrocell44     2297   7577  2149601  RISE       1
\DATA_COM:BUART:rx_status_4\/q                      macrocell44     3350  10927  2149601  RISE       1
\DATA_COM:BUART:sRX:RxSts\/status_4                 statusicell3    4568  15495  2149601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \CONFIG_COM:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149618p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -4220
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q            macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_counter_load\/main_1  macrocell11   5899   7149  2149618  RISE       1
\CONFIG_COM:BUART:rx_counter_load\/q       macrocell11   3350  10499  2149618  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/load   count7cell    2329  12828  2149618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DATA_COM:BUART:sTX:TxSts\/status_0
Capture Clock  : \DATA_COM:BUART:sTX:TxSts\/clock
Path slack     : 2150268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  2150268  RISE       1
\DATA_COM:BUART:tx_status_0\/main_2                 macrocell51     3875   9155  2150268  RISE       1
\DATA_COM:BUART:tx_status_0\/q                      macrocell51     3350  12505  2150268  RISE       1
\DATA_COM:BUART:sTX:TxSts\/status_0                 statusicell4    2324  14829  2150268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \CONFIG_COM:BUART:sRX:RxSts\/status_4
Capture Clock  : \CONFIG_COM:BUART:sRX:RxSts\/clock
Path slack     : 2150505p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14592
-------------------------------------   ----- 
End-of-path arrival time (ps)           14592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2150505  RISE       1
\CONFIG_COM:BUART:rx_status_4\/main_1                 macrocell20     3645   8925  2150505  RISE       1
\CONFIG_COM:BUART:rx_status_4\/q                      macrocell20     3350  12275  2150505  RISE       1
\CONFIG_COM:BUART:sRX:RxSts\/status_4                 statusicell1    2317  14592  2150505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CONFIG_COM:BUART:sTX:TxSts\/status_0
Capture Clock  : \CONFIG_COM:BUART:sTX:TxSts\/clock
Path slack     : 2150623p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14474
-------------------------------------   ----- 
End-of-path arrival time (ps)           14474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150623  RISE       1
\CONFIG_COM:BUART:tx_status_0\/main_2                 macrocell27     3532   8812  2150623  RISE       1
\CONFIG_COM:BUART:tx_status_0\/q                      macrocell27     3350  12162  2150623  RISE       1
\CONFIG_COM:BUART:sTX:TxSts\/status_0                 statusicell2    2312  14474  2150623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DATA_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151928p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q       macrocell33     1250   1250  2150215  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   7189   8439  2151928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DATA_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q                macrocell39     1250   1250  2148754  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   6804   8054  2152313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_2\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_4
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2152630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10527
-------------------------------------   ----- 
End-of-path arrival time (ps)           10527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_2\/q       macrocell40   1250   1250  2150084  RISE       1
\DATA_COM:BUART:rx_state_0\/main_4  macrocell39   9277  10527  2152630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_2\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_4
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2152630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10527
-------------------------------------   ----- 
End-of-path arrival time (ps)           10527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_2\/q        macrocell40   1250   1250  2150084  RISE       1
\DATA_COM:BUART:rx_status_3\/main_4  macrocell43   9277  10527  2152630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_3\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_3
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2152631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_3\/q       macrocell41   1250   1250  2150094  RISE       1
\DATA_COM:BUART:rx_state_0\/main_3  macrocell39   9275  10525  2152631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_3\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_3
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2152631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_3\/q        macrocell41   1250   1250  2150094  RISE       1
\DATA_COM:BUART:rx_status_3\/main_3  macrocell43   9275  10525  2152631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \CONFIG_COM:BUART:txn\/main_3
Capture Clock  : \CONFIG_COM:BUART:txn\/clock_0
Path slack     : 2152983p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  2152983  RISE       1
\CONFIG_COM:BUART:txn\/main_3                macrocell29     2894  10174  2152983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_0
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2153143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q  macrocell33   1250   1250  2150215  RISE       1
\DATA_COM:BUART:rx_state_0\/main_0      macrocell39   8764  10014  2153143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_0
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2153143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q  macrocell33   1250   1250  2150215  RISE       1
\DATA_COM:BUART:rx_status_3\/main_0     macrocell43   8764  10014  2153143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DATA_COM:BUART:txn\/main_3
Capture Clock  : \DATA_COM:BUART:txn\/clock_0
Path slack     : 2153566p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  2153566  RISE       1
\DATA_COM:BUART:txn\/main_3                macrocell53     2311   9591  2153566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_1\/q
Path End       : \DATA_COM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DATA_COM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_1\/q                macrocell49     1250   1250  2145001  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   5348   6598  2153779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \CONFIG_COM:BUART:tx_bitclk\/main_0
Capture Clock  : \CONFIG_COM:BUART:tx_bitclk\/clock_0
Path slack     : 2153812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9344
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2145376  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/main_0                 macrocell22     3664   9344  2153812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q                macrocell15     1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5258   6508  2153858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_1\/q
Path End       : \CONFIG_COM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \CONFIG_COM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_1\/q                macrocell25     1250   1250  2144030  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5252   6502  2153874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \DATA_COM:BUART:rx_state_0\/main_7
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2153917p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2153917  RISE       1
\DATA_COM:BUART:rx_state_0\/main_7         macrocell39   7129   9239  2153917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_0
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2153961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q  macrocell33   1250   1250  2150215  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_0    macrocell37   7946   9196  2153961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:rx_state_2\/main_0
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2153961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q  macrocell33   1250   1250  2150215  RISE       1
\DATA_COM:BUART:rx_state_2\/main_0      macrocell40   7946   9196  2153961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:rx_state_3\/main_0
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2153961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q  macrocell33   1250   1250  2150215  RISE       1
\DATA_COM:BUART:rx_state_3\/main_0      macrocell41   7946   9196  2153961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_address_detected\/q
Path End       : \DATA_COM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DATA_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_address_detected\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_address_detected\/q      macrocell33   1250   1250  2150215  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/main_0  macrocell42   7946   9196  2153961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/clock_0                macrocell42         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DATA_COM:BUART:tx_state_0\/main_2
Capture Clock  : \DATA_COM:BUART:tx_state_0\/clock_0
Path slack     : 2154002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  2150268  RISE       1
\DATA_COM:BUART:tx_state_0\/main_2                  macrocell48     3875   9155  2154002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_1
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2154210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q         macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_1  macrocell37   7697   8947  2154210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:rx_state_2\/main_1
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2154210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q       macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_state_2\/main_1  macrocell40   7697   8947  2154210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:rx_state_3\/main_1
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2154210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q       macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_state_3\/main_1  macrocell41   7697   8947  2154210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DATA_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q               macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/main_1  macrocell42   7697   8947  2154210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/clock_0                macrocell42         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CONFIG_COM:BUART:tx_state_0\/main_2
Capture Clock  : \CONFIG_COM:BUART:tx_state_0\/clock_0
Path slack     : 2154345p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8812
-------------------------------------   ---- 
End-of-path arrival time (ps)           8812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150623  RISE       1
\CONFIG_COM:BUART:tx_state_0\/main_2                  macrocell24     3532   8812  2154345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \DATA_COM:BUART:rx_state_0\/main_5
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2154482p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8675
-------------------------------------   ---- 
End-of-path arrival time (ps)           8675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154482  RISE       1
\DATA_COM:BUART:rx_state_0\/main_5         macrocell39   6565   8675  2154482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \DATA_COM:BUART:tx_bitclk\/main_0
Capture Clock  : \DATA_COM:BUART:tx_bitclk\/clock_0
Path slack     : 2154560p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  2145519  RISE       1
\DATA_COM:BUART:tx_bitclk\/main_0                 macrocell46     2917   8597  2154560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_0\/q
Path End       : \CONFIG_COM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \CONFIG_COM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_0\/q                macrocell24     1250   1250  2143753  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4535   5785  2154592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \DATA_COM:BUART:rx_state_0\/main_6
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2154742p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154742  RISE       1
\DATA_COM:BUART:rx_state_0\/main_6         macrocell39   6305   8415  2154742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_7
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2154785p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2153917  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_7       macrocell37   6262   8372  2154785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \DATA_COM:BUART:rx_state_2\/main_7
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2154785p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2153917  RISE       1
\DATA_COM:BUART:rx_state_2\/main_7         macrocell40   6262   8372  2154785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \DATA_COM:BUART:rx_state_3\/main_7
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2154785p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2153917  RISE       1
\DATA_COM:BUART:rx_state_3\/main_7         macrocell41   6262   8372  2154785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_last\/q
Path End       : \DATA_COM:BUART:rx_state_2\/main_9
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2155237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_last\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_last\/q          macrocell36   1250   1250  2155237  RISE       1
\DATA_COM:BUART:rx_state_2\/main_9  macrocell40   6669   7919  2155237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_0\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_10
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2155289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_0\/q       macrocell31   1250   1250  2150754  RISE       1
\DATA_COM:BUART:rx_state_0\/main_10  macrocell39   6618   7868  2155289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_0\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_7
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2155289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_0\/q       macrocell31   1250   1250  2150754  RISE       1
\DATA_COM:BUART:rx_status_3\/main_7  macrocell43   6618   7868  2155289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_bitclk_enable\/q
Path End       : \DATA_COM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DATA_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  2155313  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3804   5054  2155313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_bitclk_enable\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_2
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2155376p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  2155313  RISE       1
\DATA_COM:BUART:rx_state_0\/main_2   macrocell39   6531   7781  2155376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_bitclk_enable\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_2
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2155376p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  2155313  RISE       1
\DATA_COM:BUART:rx_status_3\/main_2  macrocell43   6531   7781  2155376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_1\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_8
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2155480p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_1\/q      macrocell32   1250   1250  2151087  RISE       1
\DATA_COM:BUART:rx_state_0\/main_8  macrocell39   6427   7677  2155480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_1\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_5
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2155480p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_1\/q       macrocell32   1250   1250  2151087  RISE       1
\DATA_COM:BUART:rx_status_3\/main_5  macrocell43   6427   7677  2155480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155915p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q       macrocell9      1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3202   4452  2155915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DATA_COM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q                macrocell48     1250   1250  2143916  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3204   4454  2155923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2156008p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q       macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_1  macrocell15   5899   7149  2156008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2156008p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q        macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_1  macrocell19   5899   7149  2156008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_1\/q
Path End       : \DATA_COM:BUART:txn\/main_1
Capture Clock  : \DATA_COM:BUART:txn\/clock_0
Path slack     : 2156559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_1\/q  macrocell49   1250   1250  2145001  RISE       1
\DATA_COM:BUART:txn\/main_1    macrocell53   5348   6598  2156559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_1\/q
Path End       : \CONFIG_COM:BUART:tx_state_0\/main_0
Capture Clock  : \CONFIG_COM:BUART:tx_state_0\/clock_0
Path slack     : 2156640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_1\/q       macrocell25   1250   1250  2144030  RISE       1
\CONFIG_COM:BUART:tx_state_0\/main_0  macrocell24   5267   6517  2156640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_1\/q
Path End       : \CONFIG_COM:BUART:tx_state_2\/main_0
Capture Clock  : \CONFIG_COM:BUART:tx_state_2\/clock_0
Path slack     : 2156640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_1\/q       macrocell25   1250   1250  2144030  RISE       1
\CONFIG_COM:BUART:tx_state_2\/main_0  macrocell26   5267   6517  2156640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_6
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2156677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154742  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_6       macrocell37   4370   6480  2156677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \DATA_COM:BUART:rx_state_2\/main_6
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2156677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154742  RISE       1
\DATA_COM:BUART:rx_state_2\/main_6         macrocell40   4370   6480  2156677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \DATA_COM:BUART:rx_state_3\/main_6
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2156677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2154742  RISE       1
\DATA_COM:BUART:rx_state_3\/main_6         macrocell41   4370   6480  2156677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_bitclk_enable\/q
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156807p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_bitclk_enable\/q          macrocell10     1250   1250  2156807  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2310   3560  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:tx_state_1\/main_3
Capture Clock  : \CONFIG_COM:BUART:tx_state_1\/clock_0
Path slack     : 2157030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q        macrocell22   1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:tx_state_1\/main_3  macrocell25   4877   6127  2157030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:txn\/main_5
Capture Clock  : \CONFIG_COM:BUART:txn\/clock_0
Path slack     : 2157030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q  macrocell22   1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:txn\/main_5   macrocell29   4877   6127  2157030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_5
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154482  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_5       macrocell37   4015   6125  2157032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \DATA_COM:BUART:rx_state_2\/main_5
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2157032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154482  RISE       1
\DATA_COM:BUART:rx_state_2\/main_5         macrocell40   4015   6125  2157032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \DATA_COM:BUART:rx_state_3\/main_5
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2157032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2154482  RISE       1
\DATA_COM:BUART:rx_state_3\/main_5         macrocell41   4015   6125  2157032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_bitclk_enable\/q
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_2
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157204p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  2155313  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_2  macrocell37   4703   5953  2157204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_bitclk_enable\/q
Path End       : \DATA_COM:BUART:rx_state_2\/main_2
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2157204p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  2155313  RISE       1
\DATA_COM:BUART:rx_state_2\/main_2   macrocell40   4703   5953  2157204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_bitclk_enable\/q
Path End       : \DATA_COM:BUART:rx_state_3\/main_2
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2157204p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  2155313  RISE       1
\DATA_COM:BUART:rx_state_3\/main_2   macrocell41   4703   5953  2157204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_1\/q
Path End       : \DATA_COM:BUART:tx_state_0\/main_0
Capture Clock  : \DATA_COM:BUART:tx_state_0\/clock_0
Path slack     : 2157281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_1\/q       macrocell49   1250   1250  2145001  RISE       1
\DATA_COM:BUART:tx_state_0\/main_0  macrocell48   4626   5876  2157281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_0
Path End       : \CONFIG_COM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2157373  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/main_2   macrocell10   3673   5783  2157373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2157376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2157376  RISE       1
MODIN1_0/main_1                              macrocell1    3671   5781  2157376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2157376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2157376  RISE       1
MODIN1_1/main_1                              macrocell2    3671   5781  2157376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_1
Path End       : \CONFIG_COM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2157376  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/main_1   macrocell10   3671   5781  2157376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2157378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2157378  RISE       1
MODIN1_0/main_0                              macrocell1    3669   5779  2157378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2157378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2157378  RISE       1
MODIN1_1/main_0                              macrocell2    3669   5779  2157378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_2
Path End       : \CONFIG_COM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2157378  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/main_0   macrocell10   3669   5779  2157378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_status_3\/q
Path End       : \DATA_COM:BUART:sRX:RxSts\/status_3
Capture Clock  : \DATA_COM:BUART:sRX:RxSts\/clock
Path slack     : 2157432p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_status_3\/q       macrocell43    1250   1250  2157432  RISE       1
\DATA_COM:BUART:sRX:RxSts\/status_3  statusicell3   6415   7665  2157432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_0\/q
Path End       : \CONFIG_COM:BUART:tx_state_1\/main_1
Capture Clock  : \CONFIG_COM:BUART:tx_state_1\/clock_0
Path slack     : 2157478p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_0\/q       macrocell24   1250   1250  2143753  RISE       1
\CONFIG_COM:BUART:tx_state_1\/main_1  macrocell25   4429   5679  2157478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_0\/q
Path End       : \CONFIG_COM:BUART:txn\/main_2
Capture Clock  : \CONFIG_COM:BUART:txn\/clock_0
Path slack     : 2157478p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_0\/q  macrocell24   1250   1250  2143753  RISE       1
\CONFIG_COM:BUART:txn\/main_2    macrocell29   4429   5679  2157478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q         macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_1  macrocell13   4351   5601  2157556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2157556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q       macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_1  macrocell16   4351   5601  2157556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2157556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q       macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_1  macrocell17   4351   5601  2157556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_0\/q
Path End       : \CONFIG_COM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_0\/q               macrocell15   1250   1250  2149618  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/main_1  macrocell18   4351   5601  2157556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0              macrocell18         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_7
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157630  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_7       macrocell13   3417   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_9
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157630  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_9         macrocell16   3417   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_7
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2157630p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157630  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_7         macrocell17   3417   5527  2157630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_6
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157633  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_6       macrocell13   3414   5524  2157633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_8
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2157633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157633  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_8         macrocell16   3414   5524  2157633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_6
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2157633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157633  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_6         macrocell17   3414   5524  2157633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_5
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157637  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_5       macrocell13   3410   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_7
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157637  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_7         macrocell16   3410   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_5
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157637  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_5         macrocell17   3410   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_1\/q
Path End       : \CONFIG_COM:BUART:tx_state_1\/main_0
Capture Clock  : \CONFIG_COM:BUART:tx_state_1\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_1\/q       macrocell25   1250   1250  2144030  RISE       1
\CONFIG_COM:BUART:tx_state_1\/main_0  macrocell25   4172   5422  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_1\/q
Path End       : \CONFIG_COM:BUART:txn\/main_1
Capture Clock  : \CONFIG_COM:BUART:txn\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_1\/q  macrocell25   1250   1250  2144030  RISE       1
\CONFIG_COM:BUART:txn\/main_1    macrocell29   4172   5422  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_bitclk_enable\/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2157773p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  2156807  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_2   macrocell15   4133   5383  2157773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_bitclk_enable\/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2157773p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  2156807  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_2  macrocell19   4133   5383  2157773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_6
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2157937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  2152259  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_6  macrocell15   3970   5220  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_6
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2157937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell2    1250   1250  2152259  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_6  macrocell19   3970   5220  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_7
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2157939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  2152261  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_7  macrocell15   3968   5218  2157939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_7
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2157939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell1    1250   1250  2152261  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_7  macrocell19   3968   5218  2157939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_0\/q
Path End       : \CONFIG_COM:BUART:tx_state_0\/main_1
Capture Clock  : \CONFIG_COM:BUART:tx_state_0\/clock_0
Path slack     : 2157952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_0\/q       macrocell24   1250   1250  2143753  RISE       1
\CONFIG_COM:BUART:tx_state_0\/main_1  macrocell24   3955   5205  2157952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_0\/q
Path End       : \CONFIG_COM:BUART:tx_state_2\/main_1
Capture Clock  : \CONFIG_COM:BUART:tx_state_2\/clock_0
Path slack     : 2157952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_0\/q       macrocell24   1250   1250  2143753  RISE       1
\CONFIG_COM:BUART:tx_state_2\/main_1  macrocell26   3955   5205  2157952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_0\/q
Path End       : \DATA_COM:BUART:pollcount_0\/main_3
Capture Clock  : \DATA_COM:BUART:pollcount_0\/clock_0
Path slack     : 2158093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_0\/q       macrocell31   1250   1250  2150754  RISE       1
\DATA_COM:BUART:pollcount_0\/main_3  macrocell31   3813   5063  2158093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_0\/q
Path End       : \DATA_COM:BUART:pollcount_1\/main_4
Capture Clock  : \DATA_COM:BUART:pollcount_1\/clock_0
Path slack     : 2158093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_0\/q       macrocell31   1250   1250  2150754  RISE       1
\DATA_COM:BUART:pollcount_1\/main_4  macrocell32   3813   5063  2158093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:rx_state_0\/main_1
Capture Clock  : \DATA_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q       macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_state_0\/main_1  macrocell39   3773   5023  2158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_0\/q
Path End       : \DATA_COM:BUART:rx_status_3\/main_1
Capture Clock  : \DATA_COM:BUART:rx_status_3\/clock_0
Path slack     : 2158133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_0\/q        macrocell39   1250   1250  2148754  RISE       1
\DATA_COM:BUART:rx_status_3\/main_1  macrocell43   3773   5023  2158133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_status_3\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:tx_state_1\/main_1
Capture Clock  : \DATA_COM:BUART:tx_state_1\/clock_0
Path slack     : 2158202p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q       macrocell48   1250   1250  2143916  RISE       1
\DATA_COM:BUART:tx_state_1\/main_1  macrocell49   3704   4954  2158202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:tx_state_2\/main_1
Capture Clock  : \DATA_COM:BUART:tx_state_2\/clock_0
Path slack     : 2158202p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q       macrocell48   1250   1250  2143916  RISE       1
\DATA_COM:BUART:tx_state_2\/main_1  macrocell50   3704   4954  2158202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_2\/q
Path End       : \DATA_COM:BUART:txn\/main_4
Capture Clock  : \DATA_COM:BUART:txn\/clock_0
Path slack     : 2158314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_2\/q  macrocell50   1250   1250  2145000  RISE       1
\DATA_COM:BUART:txn\/main_4    macrocell53   3592   4842  2158314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_2\/q
Path End       : \DATA_COM:BUART:tx_state_0\/main_3
Capture Clock  : \DATA_COM:BUART:tx_state_0\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_2\/q       macrocell50   1250   1250  2145000  RISE       1
\DATA_COM:BUART:tx_state_0\/main_3  macrocell48   3579   4829  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_bitclk\/q
Path End       : \DATA_COM:BUART:txn\/main_5
Capture Clock  : \DATA_COM:BUART:txn\/clock_0
Path slack     : 2158361p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_bitclk\/q  macrocell46   1250   1250  2145000  RISE       1
\DATA_COM:BUART:txn\/main_5   macrocell53   3545   4795  2158361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_2\/q
Path End       : \CONFIG_COM:BUART:tx_state_1\/main_2
Capture Clock  : \CONFIG_COM:BUART:tx_state_1\/clock_0
Path slack     : 2158378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_2\/q       macrocell26   1250   1250  2144213  RISE       1
\CONFIG_COM:BUART:tx_state_1\/main_2  macrocell25   3528   4778  2158378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_2\/q
Path End       : \CONFIG_COM:BUART:txn\/main_4
Capture Clock  : \CONFIG_COM:BUART:txn\/clock_0
Path slack     : 2158378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_2\/q  macrocell26   1250   1250  2144213  RISE       1
\CONFIG_COM:BUART:txn\/main_4    macrocell29   3528   4778  2158378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_4
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_10
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157630  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_10        macrocell15   2646   4756  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_5
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_9
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158406p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157633  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_9         macrocell15   2641   4751  2158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:sRX:RxBitCounter\/count_6
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_8
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157637  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_8         macrocell15   2624   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:pollcount_1\/q
Path End       : \DATA_COM:BUART:pollcount_1\/main_2
Capture Clock  : \DATA_COM:BUART:pollcount_1\/clock_0
Path slack     : 2158426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:pollcount_1\/q       macrocell32   1250   1250  2151087  RISE       1
\DATA_COM:BUART:pollcount_1\/main_2  macrocell32   3480   4730  2158426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_bitclk\/q
Path End       : \DATA_COM:BUART:tx_state_0\/main_4
Capture Clock  : \DATA_COM:BUART:tx_state_0\/clock_0
Path slack     : 2158506p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_bitclk\/q        macrocell46   1250   1250  2145000  RISE       1
\DATA_COM:BUART:tx_state_0\/main_4  macrocell48   3401   4651  2158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_2\/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_4
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_2\/q       macrocell16   1250   1250  2152119  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_4  macrocell15   3398   4648  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_2\/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_4
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_2\/q        macrocell16   1250   1250  2152119  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_4  macrocell19   3398   4648  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_3\/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_3
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_3\/q       macrocell17   1250   1250  2152293  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_3  macrocell15   3224   4474  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_3\/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_3
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_3\/q        macrocell17   1250   1250  2152293  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_3  macrocell19   3224   4474  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_bitclk_enable\/q
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_bitclk_enable\/q   macrocell10   1250   1250  2156807  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_2  macrocell13   3210   4460  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_bitclk_enable\/q
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2158697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  2156807  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_2   macrocell16   3210   4460  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_bitclk_enable\/q
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2158697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_bitclk_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  2156807  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_2   macrocell17   3210   4460  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:rx_state_0\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_state_0\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q  macrocell9    1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:rx_state_0\/main_0      macrocell15   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:rx_status_3\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_status_3\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q  macrocell9    1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:rx_status_3\/main_0     macrocell19   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:tx_state_0\/main_1
Capture Clock  : \DATA_COM:BUART:tx_state_0\/clock_0
Path slack     : 2158709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q       macrocell48   1250   1250  2143916  RISE       1
\DATA_COM:BUART:tx_state_0\/main_1  macrocell48   3198   4448  2158709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_0\/q
Path End       : \DATA_COM:BUART:txn\/main_2
Capture Clock  : \DATA_COM:BUART:txn\/clock_0
Path slack     : 2158712p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_0\/q  macrocell48   1250   1250  2143916  RISE       1
\DATA_COM:BUART:txn\/main_2    macrocell53   3195   4445  2158712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_0
Path End       : \DATA_COM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DATA_COM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158722  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/main_2   macrocell34   2324   4434  2158722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_1
Path End       : \DATA_COM:BUART:pollcount_0\/main_1
Capture Clock  : \DATA_COM:BUART:pollcount_0\/clock_0
Path slack     : 2158737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158737  RISE       1
\DATA_COM:BUART:pollcount_0\/main_1        macrocell31   2310   4420  2158737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_1
Path End       : \DATA_COM:BUART:pollcount_1\/main_1
Capture Clock  : \DATA_COM:BUART:pollcount_1\/clock_0
Path slack     : 2158737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158737  RISE       1
\DATA_COM:BUART:pollcount_1\/main_1        macrocell32   2310   4420  2158737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_1
Path End       : \DATA_COM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DATA_COM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158737  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/main_1   macrocell34   2310   4420  2158737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_2
Path End       : \DATA_COM:BUART:pollcount_0\/main_0
Capture Clock  : \DATA_COM:BUART:pollcount_0\/clock_0
Path slack     : 2158739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158739  RISE       1
\DATA_COM:BUART:pollcount_0\/main_0        macrocell31   2307   4417  2158739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_2
Path End       : \DATA_COM:BUART:pollcount_1\/main_0
Capture Clock  : \DATA_COM:BUART:pollcount_1\/clock_0
Path slack     : 2158739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158739  RISE       1
\DATA_COM:BUART:pollcount_1\/main_0        macrocell32   2307   4417  2158739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:pollcount_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:sRX:RxBitCounter\/count_2
Path End       : \DATA_COM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DATA_COM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158739  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/main_0   macrocell34   2307   4417  2158739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_load_fifo\/q
Path End       : \DATA_COM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DATA_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158947p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_load_fifo\/q            macrocell37     1250   1250  2152343  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4540   5790  2158947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_last\/q
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_6
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2158979p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_last\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_last\/q          macrocell12   1250   1250  2158979  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_6  macrocell16   2928   4178  2158979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_2\/q
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_4
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_2\/q         macrocell16   1250   1250  2152119  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_4  macrocell13   2639   3889  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_2\/q
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_4
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_2\/q       macrocell16   1250   1250  2152119  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_4  macrocell16   2639   3889  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_2\/q
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_4
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_2\/q       macrocell16   1250   1250  2152119  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_4  macrocell17   2639   3889  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_2\/q
Path End       : \CONFIG_COM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_2\/q               macrocell16   1250   1250  2152119  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/main_3  macrocell18   2639   3889  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0              macrocell18         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_2\/q
Path End       : \CONFIG_COM:BUART:tx_state_0\/main_3
Capture Clock  : \CONFIG_COM:BUART:tx_state_0\/clock_0
Path slack     : 2159274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_2\/q       macrocell26   1250   1250  2144213  RISE       1
\CONFIG_COM:BUART:tx_state_0\/main_3  macrocell24   2633   3883  2159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_state_2\/q
Path End       : \CONFIG_COM:BUART:tx_state_2\/main_2
Capture Clock  : \CONFIG_COM:BUART:tx_state_2\/clock_0
Path slack     : 2159274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_state_2\/q       macrocell26   1250   1250  2144213  RISE       1
\CONFIG_COM:BUART:tx_state_2\/main_2  macrocell26   2633   3883  2159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_2\/q
Path End       : \DATA_COM:BUART:tx_state_1\/main_2
Capture Clock  : \DATA_COM:BUART:tx_state_1\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_2\/q       macrocell50   1250   1250  2145000  RISE       1
\DATA_COM:BUART:tx_state_1\/main_2  macrocell49   2620   3870  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_2\/q
Path End       : \DATA_COM:BUART:tx_state_2\/main_2
Capture Clock  : \DATA_COM:BUART:tx_state_2\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_2\/q       macrocell50   1250   1250  2145000  RISE       1
\DATA_COM:BUART:tx_state_2\/main_2  macrocell50   2620   3870  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_bitclk\/q
Path End       : \DATA_COM:BUART:tx_state_1\/main_3
Capture Clock  : \DATA_COM:BUART:tx_state_1\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_bitclk\/q        macrocell46   1250   1250  2145000  RISE       1
\DATA_COM:BUART:tx_state_1\/main_3  macrocell49   2620   3870  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_bitclk\/q
Path End       : \DATA_COM:BUART:tx_state_2\/main_3
Capture Clock  : \DATA_COM:BUART:tx_state_2\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_bitclk\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_bitclk\/q        macrocell46   1250   1250  2145000  RISE       1
\DATA_COM:BUART:tx_state_2\/main_3  macrocell50   2620   3870  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_1\/q
Path End       : \DATA_COM:BUART:tx_state_1\/main_0
Capture Clock  : \DATA_COM:BUART:tx_state_1\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_1\/q       macrocell49   1250   1250  2145001  RISE       1
\DATA_COM:BUART:tx_state_1\/main_0  macrocell49   2619   3869  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:tx_state_1\/q
Path End       : \DATA_COM:BUART:tx_state_2\/main_0
Capture Clock  : \DATA_COM:BUART:tx_state_2\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:tx_state_1\/q       macrocell49   1250   1250  2145001  RISE       1
\DATA_COM:BUART:tx_state_2\/main_0  macrocell50   2619   3869  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:tx_state_2\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:tx_state_0\/main_4
Capture Clock  : \CONFIG_COM:BUART:tx_state_0\/clock_0
Path slack     : 2159299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q        macrocell22   1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:tx_state_0\/main_4  macrocell24   2607   3857  2159299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:tx_bitclk\/q
Path End       : \CONFIG_COM:BUART:tx_state_2\/main_3
Capture Clock  : \CONFIG_COM:BUART:tx_state_2\/clock_0
Path slack     : 2159299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_bitclk\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:tx_bitclk\/q        macrocell22   1250   1250  2143299  RISE       1
\CONFIG_COM:BUART:tx_state_2\/main_3  macrocell26   2607   3857  2159299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:tx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:txn\/q
Path End       : \CONFIG_COM:BUART:txn\/main_0
Capture Clock  : \CONFIG_COM:BUART:txn\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:txn\/q       macrocell29   1250   1250  2159311  RISE       1
\CONFIG_COM:BUART:txn\/main_0  macrocell29   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:txn\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  2152259  RISE       1
MODIN1_1/main_3  macrocell2    2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_3\/q
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_3
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_3\/q         macrocell17   1250   1250  2152293  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_3  macrocell13   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_3\/q
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_3
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_3\/q       macrocell17   1250   1250  2152293  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_3  macrocell16   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_3\/q
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_3
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_3\/q       macrocell17   1250   1250  2152293  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_3  macrocell17   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_state_3\/q
Path End       : \CONFIG_COM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_state_3\/q               macrocell17   1250   1250  2152293  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/main_2  macrocell18   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0              macrocell18         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  2152261  RISE       1
MODIN1_0/main_3  macrocell1    2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  2152261  RISE       1
MODIN1_1/main_4  macrocell2    2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:txn\/q
Path End       : \DATA_COM:BUART:txn\/main_0
Capture Clock  : \DATA_COM:BUART:txn\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:txn\/q       macrocell53   1250   1250  2159612  RISE       1
\DATA_COM:BUART:txn\/main_0  macrocell53   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:txn\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_2\/q
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_4
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_2\/q         macrocell40   1250   1250  2150084  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_4  macrocell37   2294   3544  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_2\/q
Path End       : \DATA_COM:BUART:rx_state_2\/main_4
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_2\/q       macrocell40   1250   1250  2150084  RISE       1
\DATA_COM:BUART:rx_state_2\/main_4  macrocell40   2294   3544  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_2\/q
Path End       : \DATA_COM:BUART:rx_state_3\/main_4
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_2\/q       macrocell40   1250   1250  2150084  RISE       1
\DATA_COM:BUART:rx_state_3\/main_4  macrocell41   2294   3544  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_2\/q
Path End       : \DATA_COM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DATA_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_2\/q               macrocell40   1250   1250  2150084  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/main_3  macrocell42   2294   3544  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/clock_0                macrocell42         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:rx_load_fifo\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q  macrocell9    1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/main_0    macrocell13   2293   3543  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:rx_state_2\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_state_2\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q  macrocell9    1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:rx_state_2\/main_0      macrocell16   2293   3543  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_2\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:rx_state_3\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_state_3\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q  macrocell9    1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:rx_state_3\/main_0      macrocell17   2293   3543  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_address_detected\/q
Path End       : \CONFIG_COM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_address_detected\/clock_0             macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_address_detected\/q      macrocell9    1250   1250  2152313  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/main_0  macrocell18   2293   3543  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_state_stop1_reg\/clock_0              macrocell18         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_3\/q
Path End       : \DATA_COM:BUART:rx_load_fifo\/main_3
Capture Clock  : \DATA_COM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_3\/q         macrocell41   1250   1250  2150094  RISE       1
\DATA_COM:BUART:rx_load_fifo\/main_3  macrocell37   2286   3536  2159620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_load_fifo\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_3\/q
Path End       : \DATA_COM:BUART:rx_state_2\/main_3
Capture Clock  : \DATA_COM:BUART:rx_state_2\/clock_0
Path slack     : 2159620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_3\/q       macrocell41   1250   1250  2150094  RISE       1
\DATA_COM:BUART:rx_state_2\/main_3  macrocell40   2286   3536  2159620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_2\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_3\/q
Path End       : \DATA_COM:BUART:rx_state_3\/main_3
Capture Clock  : \DATA_COM:BUART:rx_state_3\/clock_0
Path slack     : 2159620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_3\/q       macrocell41   1250   1250  2150094  RISE       1
\DATA_COM:BUART:rx_state_3\/main_3  macrocell41   2286   3536  2159620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DATA_COM:BUART:rx_state_3\/q
Path End       : \DATA_COM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DATA_COM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159620p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DATA_COM_IntClock:R#1 vs. DATA_COM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\DATA_COM:BUART:rx_state_3\/q               macrocell41   1250   1250  2150094  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/main_2  macrocell42   2286   3536  2159620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DATA_COM:BUART:rx_state_stop1_reg\/clock_0                macrocell42         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_load_fifo\/q
Path End       : \CONFIG_COM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \CONFIG_COM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2160564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -1930
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_load_fifo\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_load_fifo\/q            macrocell13     1250   1250  2155269  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2923   4173  2160564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CONFIG_COM:BUART:rx_status_3\/q
Path End       : \CONFIG_COM:BUART:sRX:RxSts\/status_3
Capture Clock  : \CONFIG_COM:BUART:sRX:RxSts\/clock
Path slack     : 2161522p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (CONFIG_COM_IntClock:R#1 vs. CONFIG_COM_IntClock:R#2)   2166667
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:rx_status_3\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\CONFIG_COM:BUART:rx_status_3\/q       macrocell19    1250   1250  2161522  RISE       1
\CONFIG_COM:BUART:sRX:RxSts\/status_3  statusicell1   2324   3574  2161522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\CONFIG_COM:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

