
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009e54  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  00009e54  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002364  200000b0  00009f04  000180b0  2**2
                  ALLOC
  3 .stack        00002004  20002414  0000c268  000180b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00054f0b  00000000  00000000  00018133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006102  00000000  00000000  0006d03e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000086d5  00000000  00000000  00073140  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008e8  00000000  00000000  0007b815  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000938  00000000  00000000  0007c0fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f371  00000000  00000000  0007ca35  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001ab4c  00000000  00000000  0009bda6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008caa5  00000000  00000000  000b68f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000268c  00000000  00000000  00143398  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	20004418 	.word	0x20004418
       4:	0000312d 	.word	0x0000312d
       8:	00003129 	.word	0x00003129
       c:	00003129 	.word	0x00003129
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	00003129 	.word	0x00003129
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	00003129 	.word	0x00003129
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	00003129 	.word	0x00003129

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	00003129 	.word	0x00003129
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	00003129 	.word	0x00003129
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	00003129 	.word	0x00003129
	
	//zero reading
	volt -= zero_point;
      4c:	00000495 	.word	0x00000495
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	00003129 	.word	0x00003129
      54:	00003129 	.word	0x00003129
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	00003129 	.word	0x00003129
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	00003129 	.word	0x00003129
      60:	00003129 	.word	0x00003129
      64:	000020bd 	.word	0x000020bd
      68:	000020cd 	.word	0x000020cd
      6c:	000020dd 	.word	0x000020dd
      70:	000020ed 	.word	0x000020ed
	...
      7c:	00003129 	.word	0x00003129
      80:	00003129 	.word	0x00003129
      84:	00003129 	.word	0x00003129
      88:	000030f9 	.word	0x000030f9
      8c:	00003109 	.word	0x00003109
      90:	00003119 	.word	0x00003119
	...
      9c:	00001b95 	.word	0x00001b95
      a0:	00003129 	.word	0x00003129
      a4:	00003129 	.word	0x00003129
      a8:	00003129 	.word	0x00003129
      ac:	00003129 	.word	0x00003129

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	00009e54 	.word	0x00009e54

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00009e54 	.word	0x00009e54
     104:	200000b4 	.word	0x200000b4
     108:	00009e54 	.word	0x00009e54
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200000cc 	.word	0x200000cc
     168:	20002378 	.word	0x20002378
     16c:	20000120 	.word	0x20000120
     170:	20000000 	.word	0x20000000
     174:	000076f1 	.word	0x000076f1
     178:	000096ac 	.word	0x000096ac
     17c:	20002324 	.word	0x20002324
     180:	00001c65 	.word	0x00001c65

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	00001715 	.word	0x00001715
     260:	20002324 	.word	0x20002324
     264:	42004000 	.word	0x42004000
     268:	0000175d 	.word	0x0000175d
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	00001c51 	.word	0x00001c51
     278:	00002d61 	.word	0x00002d61
     27c:	20000000 	.word	0x20000000
     280:	20002378 	.word	0x20002378
     284:	20000120 	.word	0x20000120
     288:	00001c65 	.word	0x00001c65

0000028c <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     28c:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     28e:	88ca      	ldrh	r2, [r1, #6]
     290:	88c3      	ldrh	r3, [r0, #6]
     292:	1ad2      	subs	r2, r2, r3
     294:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     296:	790c      	ldrb	r4, [r1, #4]
     298:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     29a:	794b      	ldrb	r3, [r1, #5]
     29c:	059b      	lsls	r3, r3, #22
     29e:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     2a0:	788c      	ldrb	r4, [r1, #2]
     2a2:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     2a4:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     2a6:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     2a8:	7902      	ldrb	r2, [r0, #4]
     2aa:	2a00      	cmp	r2, #0
     2ac:	d105      	bne.n	2ba <_rtc_calendar_time_to_register_value+0x2e>
     2ae:	78ca      	ldrb	r2, [r1, #3]
     2b0:	2a00      	cmp	r2, #0
     2b2:	d002      	beq.n	2ba <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     2b4:	2280      	movs	r2, #128	; 0x80
     2b6:	0252      	lsls	r2, r2, #9
     2b8:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     2ba:	7848      	ldrb	r0, [r1, #1]
     2bc:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     2be:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     2c0:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     2c2:	4318      	orrs	r0, r3

	return register_value;
}
     2c4:	bd10      	pop	{r4, pc}
	 if (sseg_brightness < BCM_MIN_STEP)
	 {
		 sseg_brightness = BCM_MIN_STEP;
	 }

 }
     2c6:	46c0      	nop			; (mov r8, r8)

000002c8 <_rtc_calendar_register_value_to_time>:
     2c8:	b510      	push	{r4, lr}
     2ca:	0e8c      	lsrs	r4, r1, #26
     2cc:	88c3      	ldrh	r3, [r0, #6]
     2ce:	18e3      	adds	r3, r4, r3
     2d0:	80d3      	strh	r3, [r2, #6]
     2d2:	018b      	lsls	r3, r1, #6
     2d4:	0f1b      	lsrs	r3, r3, #28
     2d6:	7153      	strb	r3, [r2, #5]
	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     2d8:	028b      	lsls	r3, r1, #10
     2da:	0edb      	lsrs	r3, r3, #27
     2dc:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     2de:	7903      	ldrb	r3, [r0, #4]
     2e0:	2b00      	cmp	r3, #0
     2e2:	d003      	beq.n	2ec <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     2e4:	03cb      	lsls	r3, r1, #15
     2e6:	0edb      	lsrs	r3, r3, #27
     2e8:	7093      	strb	r3, [r2, #2]
     2ea:	e005      	b.n	2f8 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     2ec:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     2ee:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     2f0:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     2f2:	03cb      	lsls	r3, r1, #15
     2f4:	0fdb      	lsrs	r3, r3, #31
     2f6:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     2f8:	050b      	lsls	r3, r1, #20
     2fa:	0e9b      	lsrs	r3, r3, #26
     2fc:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     2fe:	233f      	movs	r3, #63	; 0x3f
     300:	4019      	ands	r1, r3
     302:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     304:	bd10      	pop	{r4, pc}
     306:	46c0      	nop			; (mov r8, r8)

00000308 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     308:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     30a:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     30c:	2408      	movs	r4, #8
     30e:	2380      	movs	r3, #128	; 0x80
     310:	490b      	ldr	r1, [pc, #44]	; (340 <rtc_calendar_reset+0x38>)
     312:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     314:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     316:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     318:	b25b      	sxtb	r3, r3
     31a:	2b00      	cmp	r3, #0
     31c:	dbfb      	blt.n	316 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     31e:	8813      	ldrh	r3, [r2, #0]
     320:	2102      	movs	r1, #2
     322:	438b      	bics	r3, r1
     324:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     326:	2300      	movs	r3, #0
     328:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     32a:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     32c:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     32e:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     330:	b25b      	sxtb	r3, r3
     332:	2b00      	cmp	r3, #0
     334:	dbfb      	blt.n	32e <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     336:	8811      	ldrh	r1, [r2, #0]
     338:	2301      	movs	r3, #1
     33a:	430b      	orrs	r3, r1
     33c:	8013      	strh	r3, [r2, #0]
}
     33e:	bd10      	pop	{r4, pc}
     340:	e000e100 	.word	0xe000e100

00000344 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     344:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     346:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     348:	4b03      	ldr	r3, [pc, #12]	; (358 <rtc_calendar_set_time+0x14>)
     34a:	4798      	blx	r3
     34c:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     34e:	b25b      	sxtb	r3, r3
     350:	2b00      	cmp	r3, #0
     352:	dbfb      	blt.n	34c <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     354:	6120      	str	r0, [r4, #16]
}
     356:	bd10      	pop	{r4, pc}
     358:	0000028d 	.word	0x0000028d

0000035c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     35c:	b570      	push	{r4, r5, r6, lr}
     35e:	1c0e      	adds	r6, r1, #0
     360:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     362:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     364:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     366:	2a01      	cmp	r2, #1
     368:	d80d      	bhi.n	386 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <rtc_calendar_set_alarm+0x30>)
     36c:	4798      	blx	r3
     36e:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     370:	b25b      	sxtb	r3, r3
     372:	2b00      	cmp	r3, #0
     374:	dbfb      	blt.n	36e <rtc_calendar_set_alarm+0x12>
     376:	00e4      	lsls	r4, r4, #3
     378:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     37a:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     37c:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     37e:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     380:	2a06      	cmp	r2, #6
     382:	d800      	bhi.n	386 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     384:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     386:	1c18      	adds	r0, r3, #0
     388:	bd70      	pop	{r4, r5, r6, pc}
     38a:	46c0      	nop			; (mov r8, r8)
     38c:	0000028d 	.word	0x0000028d

00000390 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     390:	b530      	push	{r4, r5, lr}
     392:	b083      	sub	sp, #12
     394:	1c04      	adds	r4, r0, #0
     396:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     398:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     39a:	4b1c      	ldr	r3, [pc, #112]	; (40c <rtc_calendar_init+0x7c>)
     39c:	6999      	ldr	r1, [r3, #24]
     39e:	2220      	movs	r2, #32
     3a0:	430a      	orrs	r2, r1
     3a2:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     3a4:	a901      	add	r1, sp, #4
     3a6:	2302      	movs	r3, #2
     3a8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     3aa:	2004      	movs	r0, #4
     3ac:	4b18      	ldr	r3, [pc, #96]	; (410 <rtc_calendar_init+0x80>)
     3ae:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     3b0:	2004      	movs	r0, #4
     3b2:	4b18      	ldr	r3, [pc, #96]	; (414 <rtc_calendar_init+0x84>)
     3b4:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     3b6:	1c20      	adds	r0, r4, #0
     3b8:	4b17      	ldr	r3, [pc, #92]	; (418 <rtc_calendar_init+0x88>)
     3ba:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     3bc:	792b      	ldrb	r3, [r5, #4]
     3be:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     3c0:	78eb      	ldrb	r3, [r5, #3]
     3c2:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     3c4:	88eb      	ldrh	r3, [r5, #6]
     3c6:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     3c8:	4b14      	ldr	r3, [pc, #80]	; (41c <rtc_calendar_init+0x8c>)
     3ca:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3cc:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     3ce:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     3d0:	7929      	ldrb	r1, [r5, #4]
     3d2:	2900      	cmp	r1, #0
     3d4:	d002      	beq.n	3dc <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     3d6:	2108      	movs	r1, #8
     3d8:	430a      	orrs	r2, r1
     3da:	e001      	b.n	3e0 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     3dc:	2148      	movs	r1, #72	; 0x48
     3de:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     3e0:	78a9      	ldrb	r1, [r5, #2]
     3e2:	2900      	cmp	r1, #0
     3e4:	d001      	beq.n	3ea <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     3e6:	2180      	movs	r1, #128	; 0x80
     3e8:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     3ea:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     3ec:	78ea      	ldrb	r2, [r5, #3]
     3ee:	2a00      	cmp	r2, #0
     3f0:	d004      	beq.n	3fc <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     3f2:	8859      	ldrh	r1, [r3, #2]
     3f4:	2280      	movs	r2, #128	; 0x80
     3f6:	01d2      	lsls	r2, r2, #7
     3f8:	430a      	orrs	r2, r1
     3fa:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     3fc:	1c29      	adds	r1, r5, #0
     3fe:	3108      	adds	r1, #8
     400:	1c20      	adds	r0, r4, #0
     402:	2200      	movs	r2, #0
     404:	4b06      	ldr	r3, [pc, #24]	; (420 <rtc_calendar_init+0x90>)
     406:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     408:	b003      	add	sp, #12
     40a:	bd30      	pop	{r4, r5, pc}
     40c:	40000400 	.word	0x40000400
     410:	00002c85 	.word	0x00002c85
     414:	00002bf9 	.word	0x00002bf9
     418:	00000309 	.word	0x00000309
     41c:	2000237c 	.word	0x2000237c
     420:	0000035d 	.word	0x0000035d

00000424 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     424:	b538      	push	{r3, r4, r5, lr}
     426:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     428:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     42a:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     42c:	2a01      	cmp	r2, #1
     42e:	d808      	bhi.n	442 <rtc_calendar_get_alarm+0x1e>
     430:	00d2      	lsls	r2, r2, #3
     432:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     434:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     436:	1c22      	adds	r2, r4, #0
     438:	4b03      	ldr	r3, [pc, #12]	; (448 <rtc_calendar_get_alarm+0x24>)
     43a:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     43c:	7f2b      	ldrb	r3, [r5, #28]
     43e:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     440:	2300      	movs	r3, #0
}
     442:	1c18      	adds	r0, r3, #0
     444:	bd38      	pop	{r3, r4, r5, pc}
     446:	46c0      	nop			; (mov r8, r8)
     448:	000002c9 	.word	0x000002c9

0000044c <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     44c:	2a01      	cmp	r2, #1
     44e:	d901      	bls.n	454 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     450:	2017      	movs	r0, #23
     452:	e00a      	b.n	46a <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     454:	1c93      	adds	r3, r2, #2
     456:	009b      	lsls	r3, r3, #2
     458:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     45a:	7c03      	ldrb	r3, [r0, #16]
     45c:	2101      	movs	r1, #1
     45e:	4091      	lsls	r1, r2
     460:	1c0a      	adds	r2, r1, #0
     462:	431a      	orrs	r2, r3
     464:	b2d2      	uxtb	r2, r2
     466:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     468:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     46a:	4770      	bx	lr

0000046c <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     46c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     46e:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     470:	2901      	cmp	r1, #1
     472:	d102      	bne.n	47a <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     474:	2280      	movs	r2, #128	; 0x80
     476:	71da      	strb	r2, [r3, #7]
     478:	e004      	b.n	484 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     47a:	2201      	movs	r2, #1
     47c:	408a      	lsls	r2, r1
     47e:	2401      	movs	r4, #1
     480:	4022      	ands	r2, r4
     482:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     484:	7c43      	ldrb	r3, [r0, #17]
     486:	2201      	movs	r2, #1
     488:	408a      	lsls	r2, r1
     48a:	1c11      	adds	r1, r2, #0
     48c:	4319      	orrs	r1, r3
     48e:	b2c9      	uxtb	r1, r1
     490:	7441      	strb	r1, [r0, #17]
}
     492:	bd10      	pop	{r4, pc}

00000494 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     494:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     496:	4b0e      	ldr	r3, [pc, #56]	; (4d0 <RTC_Handler+0x3c>)
     498:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     49a:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     49c:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     49e:	7c19      	ldrb	r1, [r3, #16]
     4a0:	1c08      	adds	r0, r1, #0
     4a2:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     4a4:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     4a6:	79e1      	ldrb	r1, [r4, #7]
     4a8:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     4aa:	09d1      	lsrs	r1, r2, #7
     4ac:	d006      	beq.n	4bc <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     4ae:	0781      	lsls	r1, r0, #30
     4b0:	d501      	bpl.n	4b6 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     4b2:	68db      	ldr	r3, [r3, #12]
     4b4:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     4b6:	2380      	movs	r3, #128	; 0x80
     4b8:	7223      	strb	r3, [r4, #8]
     4ba:	e007      	b.n	4cc <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     4bc:	07d1      	lsls	r1, r2, #31
     4be:	d505      	bpl.n	4cc <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     4c0:	07c2      	lsls	r2, r0, #31
     4c2:	d501      	bpl.n	4c8 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     4c4:	689b      	ldr	r3, [r3, #8]
     4c6:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     4c8:	2301      	movs	r3, #1
     4ca:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     4cc:	bd10      	pop	{r4, pc}
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	2000237c 	.word	0x2000237c

000004d4 <sim808_fail_to_connect_platform>:
#ifndef LONGBOARD


#include "bike.h"

void sim808_fail_to_connect_platform() {
     4d4:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
     4d6:	2200      	movs	r2, #0
     4d8:	466b      	mov	r3, sp
     4da:	71da      	strb	r2, [r3, #7]
}
     4dc:	b002      	add	sp, #8
     4de:	4770      	bx	lr

000004e0 <main_platform>:

void main_platform() {
     4e0:	b508      	push	{r3, lr}
	
	if(SIM808_buf.available == 1) {
     4e2:	2381      	movs	r3, #129	; 0x81
     4e4:	4a04      	ldr	r2, [pc, #16]	; (4f8 <main_platform+0x18>)
     4e6:	5cd3      	ldrb	r3, [r2, r3]
     4e8:	2b01      	cmp	r3, #1
     4ea:	d101      	bne.n	4f0 <main_platform+0x10>
		sim808_parse_response();
     4ec:	4b03      	ldr	r3, [pc, #12]	; (4fc <main_platform+0x1c>)
     4ee:	4798      	blx	r3
	}
	
	SIM808_handle_data_transfer();
     4f0:	4b03      	ldr	r3, [pc, #12]	; (500 <main_platform+0x20>)
     4f2:	4798      	blx	r3
	
}
     4f4:	bd08      	pop	{r3, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	20000a44 	.word	0x20000a44
     4fc:	00000f5d 	.word	0x00000f5d
     500:	000009c9 	.word	0x000009c9

00000504 <init_platform>:

void init_platform() {
     504:	b508      	push	{r3, lr}
	button_init(&select_btn, PIN_PA14);
     506:	4802      	ldr	r0, [pc, #8]	; (510 <init_platform+0xc>)
     508:	210e      	movs	r1, #14
     50a:	4b02      	ldr	r3, [pc, #8]	; (514 <init_platform+0x10>)
     50c:	4798      	blx	r3
	
}
     50e:	bd08      	pop	{r3, pc}
     510:	20000124 	.word	0x20000124
     514:	0000052d 	.word	0x0000052d

00000518 <background_service_platform>:

void background_service_platform() {
     518:	b508      	push	{r3, lr}
	button_handler(&select_btn);
     51a:	4802      	ldr	r0, [pc, #8]	; (524 <background_service_platform+0xc>)
     51c:	4b02      	ldr	r3, [pc, #8]	; (528 <background_service_platform+0x10>)
     51e:	4798      	blx	r3
}
     520:	bd08      	pop	{r3, pc}
     522:	46c0      	nop			; (mov r8, r8)
     524:	20000124 	.word	0x20000124
     528:	00000559 	.word	0x00000559

0000052c <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     52c:	b530      	push	{r4, r5, lr}
     52e:	b083      	sub	sp, #12
     530:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     532:	ab01      	add	r3, sp, #4
     534:	2280      	movs	r2, #128	; 0x80
     536:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     538:	2400      	movs	r4, #0
     53a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     53c:	2201      	movs	r2, #1
     53e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     540:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     542:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     544:	1c08      	adds	r0, r1, #0
     546:	1c19      	adds	r1, r3, #0
     548:	4b02      	ldr	r3, [pc, #8]	; (554 <button_init+0x28>)
     54a:	4798      	blx	r3

	make_me_normal->active_high = false;
     54c:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     54e:	80ac      	strh	r4, [r5, #4]
	

}
     550:	b003      	add	sp, #12
     552:	bd30      	pop	{r4, r5, pc}
     554:	00002d61 	.word	0x00002d61

00000558 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     558:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     55a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     55c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     55e:	2900      	cmp	r1, #0
     560:	d103      	bne.n	56a <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     562:	095a      	lsrs	r2, r3, #5
     564:	01d2      	lsls	r2, r2, #7
     566:	4912      	ldr	r1, [pc, #72]	; (5b0 <button_handler+0x58>)
     568:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     56a:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     56c:	211f      	movs	r1, #31
     56e:	400b      	ands	r3, r1
     570:	2101      	movs	r1, #1
     572:	4099      	lsls	r1, r3
     574:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     576:	4013      	ands	r3, r2
     578:	1e5a      	subs	r2, r3, #1
     57a:	4193      	sbcs	r3, r2
     57c:	7a82      	ldrb	r2, [r0, #10]
     57e:	429a      	cmp	r2, r3
     580:	d10d      	bne.n	59e <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     582:	8883      	ldrh	r3, [r0, #4]
     584:	3301      	adds	r3, #1
     586:	b29b      	uxth	r3, r3
     588:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 100 && !btn_to_read->pressed)
     58a:	2b63      	cmp	r3, #99	; 0x63
     58c:	d90e      	bls.n	5ac <button_handler+0x54>
     58e:	7803      	ldrb	r3, [r0, #0]
     590:	2b00      	cmp	r3, #0
     592:	d10b      	bne.n	5ac <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     594:	2301      	movs	r3, #1
     596:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     598:	2300      	movs	r3, #0
     59a:	7043      	strb	r3, [r0, #1]
     59c:	e006      	b.n	5ac <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     59e:	7843      	ldrb	r3, [r0, #1]
     5a0:	2b00      	cmp	r3, #0
     5a2:	d001      	beq.n	5a8 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     5a4:	2300      	movs	r3, #0
     5a6:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     5a8:	2300      	movs	r3, #0
     5aa:	8083      	strh	r3, [r0, #4]
	}
     5ac:	4770      	bx	lr
     5ae:	46c0      	nop			; (mov r8, r8)
     5b0:	41004400 	.word	0x41004400

000005b4 <json_add_variable>:
		gprs_send_data_log();
	}
}

// Add json variable to string.
void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
     5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5b6:	1c06      	adds	r6, r0, #0
     5b8:	1c0c      	adds	r4, r1, #0
     5ba:	1c17      	adds	r7, r2, #0
     5bc:	1c1d      	adds	r5, r3, #0
     5be:	ab06      	add	r3, sp, #24
     5c0:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
     5c2:	2b01      	cmp	r3, #1
     5c4:	d007      	beq.n	5d6 <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
     5c6:	8808      	ldrh	r0, [r1, #0]
     5c8:	1c43      	adds	r3, r0, #1
     5ca:	800b      	strh	r3, [r1, #0]
     5cc:	1830      	adds	r0, r6, r0
     5ce:	490f      	ldr	r1, [pc, #60]	; (60c <json_add_variable+0x58>)
     5d0:	2202      	movs	r2, #2
     5d2:	4b0f      	ldr	r3, [pc, #60]	; (610 <json_add_variable+0x5c>)
     5d4:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
     5d6:	8820      	ldrh	r0, [r4, #0]
     5d8:	1830      	adds	r0, r6, r0
     5da:	490e      	ldr	r1, [pc, #56]	; (614 <json_add_variable+0x60>)
     5dc:	1c3a      	adds	r2, r7, #0
     5de:	4b0e      	ldr	r3, [pc, #56]	; (618 <json_add_variable+0x64>)
     5e0:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
     5e2:	1c38      	adds	r0, r7, #0
     5e4:	4b0d      	ldr	r3, [pc, #52]	; (61c <json_add_variable+0x68>)
     5e6:	4798      	blx	r3
     5e8:	8823      	ldrh	r3, [r4, #0]
     5ea:	3303      	adds	r3, #3
     5ec:	1818      	adds	r0, r3, r0
     5ee:	b280      	uxth	r0, r0
     5f0:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
     5f2:	2d00      	cmp	r5, #0
     5f4:	d009      	beq.n	60a <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
     5f6:	1830      	adds	r0, r6, r0
     5f8:	1c29      	adds	r1, r5, #0
     5fa:	4b09      	ldr	r3, [pc, #36]	; (620 <json_add_variable+0x6c>)
     5fc:	4798      	blx	r3
		*target_pos += strlen(value);
     5fe:	1c28      	adds	r0, r5, #0
     600:	4b06      	ldr	r3, [pc, #24]	; (61c <json_add_variable+0x68>)
     602:	4798      	blx	r3
     604:	8823      	ldrh	r3, [r4, #0]
     606:	18c0      	adds	r0, r0, r3
     608:	8020      	strh	r0, [r4, #0]
	}

}
     60a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     60c:	000096b0 	.word	0x000096b0
     610:	0000348d 	.word	0x0000348d
     614:	000096b4 	.word	0x000096b4
     618:	00003605 	.word	0x00003605
     61c:	00003685 	.word	0x00003685
     620:	00003675 	.word	0x00003675

00000624 <gprs_send_buf_init>:
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}

void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 256;
     624:	2280      	movs	r2, #128	; 0x80
     626:	0052      	lsls	r2, r2, #1
     628:	4b06      	ldr	r3, [pc, #24]	; (644 <gprs_send_buf_init+0x20>)
     62a:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
     62c:	2300      	movs	r3, #0
     62e:	4a06      	ldr	r2, [pc, #24]	; (648 <gprs_send_buf_init+0x24>)
     630:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
     632:	4a06      	ldr	r2, [pc, #24]	; (64c <gprs_send_buf_init+0x28>)
     634:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
     636:	4a06      	ldr	r2, [pc, #24]	; (650 <gprs_send_buf_init+0x2c>)
     638:	5283      	strh	r3, [r0, r2]
	buf->ready = 1;
     63a:	2201      	movs	r2, #1
     63c:	23c0      	movs	r3, #192	; 0xc0
     63e:	015b      	lsls	r3, r3, #5
     640:	54c2      	strb	r2, [r0, r3]
}
     642:	4770      	bx	lr
     644:	000017f8 	.word	0x000017f8
     648:	000017fc 	.word	0x000017fc
     64c:	000017fe 	.word	0x000017fe
     650:	000017fa 	.word	0x000017fa

00000654 <gprs_buf_push>:

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
     654:	b084      	sub	sp, #16
     656:	b5f0      	push	{r4, r5, r6, r7, lr}
     658:	9005      	str	r0, [sp, #20]
     65a:	9106      	str	r1, [sp, #24]
     65c:	9207      	str	r2, [sp, #28]
     65e:	9308      	str	r3, [sp, #32]
     660:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
     662:	4d0d      	ldr	r5, [pc, #52]	; (698 <gprs_buf_push+0x44>)
     664:	5b4c      	ldrh	r4, [r1, r5]
     666:	0060      	lsls	r0, r4, #1
     668:	1900      	adds	r0, r0, r4
     66a:	00c0      	lsls	r0, r0, #3
     66c:	1808      	adds	r0, r1, r0
     66e:	3010      	adds	r0, #16
     670:	1c03      	adds	r3, r0, #0
     672:	aa05      	add	r2, sp, #20
     674:	cac1      	ldmia	r2!, {r0, r6, r7}
     676:	c3c1      	stmia	r3!, {r0, r6, r7}
     678:	cac1      	ldmia	r2!, {r0, r6, r7}
     67a:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
     67c:	3401      	adds	r4, #1
     67e:	b2a4      	uxth	r4, r4
     680:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
     682:	4b06      	ldr	r3, [pc, #24]	; (69c <gprs_buf_push+0x48>)
     684:	5acb      	ldrh	r3, [r1, r3]
     686:	42a3      	cmp	r3, r4
     688:	d101      	bne.n	68e <gprs_buf_push+0x3a>
     68a:	2200      	movs	r2, #0
     68c:	534a      	strh	r2, [r1, r5]
}
     68e:	bcf0      	pop	{r4, r5, r6, r7}
     690:	bc08      	pop	{r3}
     692:	b004      	add	sp, #16
     694:	4718      	bx	r3
     696:	46c0      	nop			; (mov r8, r8)
     698:	000017fa 	.word	0x000017fa
     69c:	000017f8 	.word	0x000017f8

000006a0 <gprs_buf_temp_pull>:

log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
     6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a2:	464f      	mov	r7, r9
     6a4:	4646      	mov	r6, r8
     6a6:	b4c0      	push	{r6, r7}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
     6a8:	4a0d      	ldr	r2, [pc, #52]	; (6e0 <gprs_buf_temp_pull+0x40>)
     6aa:	4690      	mov	r8, r2
     6ac:	5a8c      	ldrh	r4, [r1, r2]
     6ae:	0062      	lsls	r2, r4, #1
     6b0:	1912      	adds	r2, r2, r4
     6b2:	00d2      	lsls	r2, r2, #3
     6b4:	188a      	adds	r2, r1, r2
     6b6:	3210      	adds	r2, #16
     6b8:	1c05      	adds	r5, r0, #0
     6ba:	cac8      	ldmia	r2!, {r3, r6, r7}
     6bc:	c5c8      	stmia	r5!, {r3, r6, r7}
     6be:	cac8      	ldmia	r2!, {r3, r6, r7}
     6c0:	c5c8      	stmia	r5!, {r3, r6, r7}
	buf->temp_tail++;
     6c2:	3401      	adds	r4, #1
     6c4:	b2a4      	uxth	r4, r4
     6c6:	4645      	mov	r5, r8
     6c8:	534c      	strh	r4, [r1, r5]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
     6ca:	4b06      	ldr	r3, [pc, #24]	; (6e4 <gprs_buf_temp_pull+0x44>)
     6cc:	5acb      	ldrh	r3, [r1, r3]
     6ce:	42a3      	cmp	r3, r4
     6d0:	d101      	bne.n	6d6 <gprs_buf_temp_pull+0x36>
     6d2:	2200      	movs	r2, #0
     6d4:	534a      	strh	r2, [r1, r5]
	
	return entry2;
}
     6d6:	bc0c      	pop	{r2, r3}
     6d8:	4690      	mov	r8, r2
     6da:	4699      	mov	r9, r3
     6dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6de:	46c0      	nop			; (mov r8, r8)
     6e0:	000017fc 	.word	0x000017fc
     6e4:	000017f8 	.word	0x000017f8

000006e8 <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
     6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     6ea:	465f      	mov	r7, fp
     6ec:	4656      	mov	r6, sl
     6ee:	464d      	mov	r5, r9
     6f0:	4644      	mov	r4, r8
     6f2:	b4f0      	push	{r4, r5, r6, r7}
     6f4:	4c8e      	ldr	r4, [pc, #568]	; (930 <gprs_send_data_log+0x248>)
     6f6:	44a5      	add	sp, r4
	
	gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
     6f8:	2700      	movs	r7, #0
     6fa:	4b8e      	ldr	r3, [pc, #568]	; (934 <gprs_send_data_log+0x24c>)
     6fc:	701f      	strb	r7, [r3, #0]
	gprs_log_buf.ready = 0;
     6fe:	4d8e      	ldr	r5, [pc, #568]	; (938 <gprs_send_data_log+0x250>)
     700:	23c0      	movs	r3, #192	; 0xc0
     702:	015b      	lsls	r3, r3, #5
     704:	54ef      	strb	r7, [r5, r3]
/*
	sprintf(tempVar, "\"%s\"", gprs_log_buf.data.date_time);
	json_add_variable(&send_string, &pos, "DateTime", tempVar, 1);
	*/

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
     706:	ac1a      	add	r4, sp, #104	; 0x68
     708:	1c20      	adds	r0, r4, #0
     70a:	2100      	movs	r1, #0
     70c:	4a8b      	ldr	r2, [pc, #556]	; (93c <gprs_send_data_log+0x254>)
     70e:	4b8c      	ldr	r3, [pc, #560]	; (940 <gprs_send_data_log+0x258>)
     710:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
     712:	2201      	movs	r2, #1
     714:	4690      	mov	r8, r2
     716:	2366      	movs	r3, #102	; 0x66
     718:	446b      	add	r3, sp
     71a:	801a      	strh	r2, [r3, #0]
     71c:	237b      	movs	r3, #123	; 0x7b
     71e:	8023      	strh	r3, [r4, #0]

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
		
	json_begin_object(send_string, &pos, !i);
	
	sprintf(tempVar, "%d", gprs_log_buf.data.device);
     720:	68ea      	ldr	r2, [r5, #12]
     722:	a80f      	add	r0, sp, #60	; 0x3c
     724:	4987      	ldr	r1, [pc, #540]	; (944 <gprs_send_data_log+0x25c>)
     726:	4b88      	ldr	r3, [pc, #544]	; (948 <gprs_send_data_log+0x260>)
     728:	4798      	blx	r3
	json_add_variable(send_string, &pos, "Device", tempVar, 1);
     72a:	4642      	mov	r2, r8
     72c:	9200      	str	r2, [sp, #0]
     72e:	1c20      	adds	r0, r4, #0
     730:	4669      	mov	r1, sp
     732:	3166      	adds	r1, #102	; 0x66
     734:	4a85      	ldr	r2, [pc, #532]	; (94c <gprs_send_data_log+0x264>)
     736:	ab0f      	add	r3, sp, #60	; 0x3c
     738:	4e85      	ldr	r6, [pc, #532]	; (950 <gprs_send_data_log+0x268>)
     73a:	47b0      	blx	r6
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
     73c:	9700      	str	r7, [sp, #0]
     73e:	1c20      	adds	r0, r4, #0
     740:	4669      	mov	r1, sp
     742:	3166      	adds	r1, #102	; 0x66
     744:	4a83      	ldr	r2, [pc, #524]	; (954 <gprs_send_data_log+0x26c>)
     746:	2300      	movs	r3, #0
     748:	47b0      	blx	r6

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
     74a:	2266      	movs	r2, #102	; 0x66
     74c:	446a      	add	r2, sp
     74e:	8810      	ldrh	r0, [r2, #0]
     750:	1c43      	adds	r3, r0, #1
     752:	8013      	strh	r3, [r2, #0]
     754:	1820      	adds	r0, r4, r0
     756:	4980      	ldr	r1, [pc, #512]	; (958 <gprs_send_data_log+0x270>)
     758:	2202      	movs	r2, #2
     75a:	4b80      	ldr	r3, [pc, #512]	; (95c <gprs_send_data_log+0x274>)
     75c:	4798      	blx	r3
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     75e:	4b80      	ldr	r3, [pc, #512]	; (960 <gprs_send_data_log+0x278>)
     760:	5aea      	ldrh	r2, [r5, r3]
     762:	4b80      	ldr	r3, [pc, #512]	; (964 <gprs_send_data_log+0x27c>)
     764:	5aeb      	ldrh	r3, [r5, r3]
     766:	b292      	uxth	r2, r2
     768:	429a      	cmp	r2, r3
     76a:	d000      	beq.n	76e <gprs_send_data_log+0x86>
     76c:	e0d1      	b.n	912 <gprs_send_data_log+0x22a>
     76e:	e095      	b.n	89c <gprs_send_data_log+0x1b4>
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     770:	a813      	add	r0, sp, #76	; 0x4c
     772:	4971      	ldr	r1, [pc, #452]	; (938 <gprs_send_data_log+0x250>)
     774:	4b7c      	ldr	r3, [pc, #496]	; (968 <gprs_send_data_log+0x280>)
     776:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
     778:	4652      	mov	r2, sl
     77a:	2a00      	cmp	r2, #0
     77c:	d00c      	beq.n	798 <gprs_send_data_log+0xb0>
     77e:	2366      	movs	r3, #102	; 0x66
     780:	446b      	add	r3, sp
     782:	8818      	ldrh	r0, [r3, #0]
     784:	1c43      	adds	r3, r0, #1
     786:	2666      	movs	r6, #102	; 0x66
     788:	446e      	add	r6, sp
     78a:	8033      	strh	r3, [r6, #0]
     78c:	aa1a      	add	r2, sp, #104	; 0x68
     78e:	1810      	adds	r0, r2, r0
     790:	4976      	ldr	r1, [pc, #472]	; (96c <gprs_send_data_log+0x284>)
     792:	2202      	movs	r2, #2
     794:	4b71      	ldr	r3, [pc, #452]	; (95c <gprs_send_data_log+0x274>)
     796:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
     798:	466d      	mov	r5, sp
     79a:	3566      	adds	r5, #102	; 0x66
     79c:	8828      	ldrh	r0, [r5, #0]
     79e:	1c43      	adds	r3, r0, #1
     7a0:	802b      	strh	r3, [r5, #0]
     7a2:	ab1a      	add	r3, sp, #104	; 0x68
     7a4:	1818      	adds	r0, r3, r0
     7a6:	4972      	ldr	r1, [pc, #456]	; (970 <gprs_send_data_log+0x288>)
     7a8:	2202      	movs	r2, #2
     7aa:	4e6c      	ldr	r6, [pc, #432]	; (95c <gprs_send_data_log+0x274>)
     7ac:	47b0      	blx	r6
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
		
		json_begin_object(send_string, &pos, !i);
		
		sprintf(tempVar, "%d", entry.time);
     7ae:	aa13      	add	r2, sp, #76	; 0x4c
     7b0:	4691      	mov	r9, r2
     7b2:	a80f      	add	r0, sp, #60	; 0x3c
     7b4:	4963      	ldr	r1, [pc, #396]	; (944 <gprs_send_data_log+0x25c>)
     7b6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
     7b8:	4e63      	ldr	r6, [pc, #396]	; (948 <gprs_send_data_log+0x260>)
     7ba:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "t", tempVar, 1);
     7bc:	2301      	movs	r3, #1
     7be:	9300      	str	r3, [sp, #0]
     7c0:	a81a      	add	r0, sp, #104	; 0x68
     7c2:	4669      	mov	r1, sp
     7c4:	3166      	adds	r1, #102	; 0x66
     7c6:	4a6b      	ldr	r2, [pc, #428]	; (974 <gprs_send_data_log+0x28c>)
     7c8:	ab0f      	add	r3, sp, #60	; 0x3c
     7ca:	4c61      	ldr	r4, [pc, #388]	; (950 <gprs_send_data_log+0x268>)
     7cc:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lat);
     7ce:	4b6a      	ldr	r3, [pc, #424]	; (978 <gprs_send_data_log+0x290>)
     7d0:	4698      	mov	r8, r3
     7d2:	4a6a      	ldr	r2, [pc, #424]	; (97c <gprs_send_data_log+0x294>)
     7d4:	4693      	mov	fp, r2
     7d6:	464b      	mov	r3, r9
     7d8:	6858      	ldr	r0, [r3, #4]
     7da:	4790      	blx	r2
     7dc:	1c02      	adds	r2, r0, #0
     7de:	1c0b      	adds	r3, r1, #0
     7e0:	a80f      	add	r0, sp, #60	; 0x3c
     7e2:	4641      	mov	r1, r8
     7e4:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "la", tempVar, 0);
     7e6:	2700      	movs	r7, #0
     7e8:	9700      	str	r7, [sp, #0]
     7ea:	a81a      	add	r0, sp, #104	; 0x68
     7ec:	4669      	mov	r1, sp
     7ee:	3166      	adds	r1, #102	; 0x66
     7f0:	4a63      	ldr	r2, [pc, #396]	; (980 <gprs_send_data_log+0x298>)
     7f2:	ab0f      	add	r3, sp, #60	; 0x3c
     7f4:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lng);
     7f6:	464a      	mov	r2, r9
     7f8:	6890      	ldr	r0, [r2, #8]
     7fa:	47d8      	blx	fp
     7fc:	1c02      	adds	r2, r0, #0
     7fe:	1c0b      	adds	r3, r1, #0
     800:	a80f      	add	r0, sp, #60	; 0x3c
     802:	4641      	mov	r1, r8
     804:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "ln", tempVar, 0);
     806:	9700      	str	r7, [sp, #0]
     808:	a81a      	add	r0, sp, #104	; 0x68
     80a:	4669      	mov	r1, sp
     80c:	3166      	adds	r1, #102	; 0x66
     80e:	4a5d      	ldr	r2, [pc, #372]	; (984 <gprs_send_data_log+0x29c>)
     810:	ab0f      	add	r3, sp, #60	; 0x3c
     812:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.speed);
     814:	4b5c      	ldr	r3, [pc, #368]	; (988 <gprs_send_data_log+0x2a0>)
     816:	4698      	mov	r8, r3
     818:	464a      	mov	r2, r9
     81a:	68d0      	ldr	r0, [r2, #12]
     81c:	47d8      	blx	fp
     81e:	1c02      	adds	r2, r0, #0
     820:	1c0b      	adds	r3, r1, #0
     822:	a80f      	add	r0, sp, #60	; 0x3c
     824:	4641      	mov	r1, r8
     826:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "s", tempVar, 0);
     828:	9700      	str	r7, [sp, #0]
     82a:	a81a      	add	r0, sp, #104	; 0x68
     82c:	4669      	mov	r1, sp
     82e:	3166      	adds	r1, #102	; 0x66
     830:	4a56      	ldr	r2, [pc, #344]	; (98c <gprs_send_data_log+0x2a4>)
     832:	ab0f      	add	r3, sp, #60	; 0x3c
     834:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.inclination);
     836:	464b      	mov	r3, r9
     838:	7c1a      	ldrb	r2, [r3, #16]
     83a:	a80f      	add	r0, sp, #60	; 0x3c
     83c:	4941      	ldr	r1, [pc, #260]	; (944 <gprs_send_data_log+0x25c>)
     83e:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "i", tempVar, 0);
     840:	9700      	str	r7, [sp, #0]
     842:	a81a      	add	r0, sp, #104	; 0x68
     844:	4669      	mov	r1, sp
     846:	3166      	adds	r1, #102	; 0x66
     848:	4a51      	ldr	r2, [pc, #324]	; (990 <gprs_send_data_log+0x2a8>)
     84a:	ab0f      	add	r3, sp, #60	; 0x3c
     84c:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.g_force);
     84e:	464a      	mov	r2, r9
     850:	6950      	ldr	r0, [r2, #20]
     852:	47d8      	blx	fp
     854:	1c02      	adds	r2, r0, #0
     856:	1c0b      	adds	r3, r1, #0
     858:	a80f      	add	r0, sp, #60	; 0x3c
     85a:	4641      	mov	r1, r8
     85c:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "g", tempVar, 0);
     85e:	9700      	str	r7, [sp, #0]
     860:	a81a      	add	r0, sp, #104	; 0x68
     862:	4669      	mov	r1, sp
     864:	3166      	adds	r1, #102	; 0x66
     866:	4a4b      	ldr	r2, [pc, #300]	; (994 <gprs_send_data_log+0x2ac>)
     868:	ab0f      	add	r3, sp, #60	; 0x3c
     86a:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     86c:	8828      	ldrh	r0, [r5, #0]
     86e:	1c43      	adds	r3, r0, #1
     870:	802b      	strh	r3, [r5, #0]
     872:	ab1a      	add	r3, sp, #104	; 0x68
     874:	1818      	adds	r0, r3, r0
     876:	4948      	ldr	r1, [pc, #288]	; (998 <gprs_send_data_log+0x2b0>)
     878:	2202      	movs	r2, #2
     87a:	4e38      	ldr	r6, [pc, #224]	; (95c <gprs_send_data_log+0x274>)
     87c:	47b0      	blx	r6
		sprintf(tempVar, "%.1f", entry.g_force);
		json_add_variable(send_string, &pos, "g", tempVar, 0);
		
		json_close_object(send_string, &pos);
		
		i++;
     87e:	4653      	mov	r3, sl
     880:	3301      	adds	r3, #1
     882:	b2db      	uxtb	r3, r3
     884:	469a      	mov	sl, r3
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     886:	2b28      	cmp	r3, #40	; 0x28
     888:	d008      	beq.n	89c <gprs_send_data_log+0x1b4>
     88a:	4b2b      	ldr	r3, [pc, #172]	; (938 <gprs_send_data_log+0x250>)
     88c:	4a34      	ldr	r2, [pc, #208]	; (960 <gprs_send_data_log+0x278>)
     88e:	5a9a      	ldrh	r2, [r3, r2]
     890:	4934      	ldr	r1, [pc, #208]	; (964 <gprs_send_data_log+0x27c>)
     892:	5a5b      	ldrh	r3, [r3, r1]
     894:	b292      	uxth	r2, r2
     896:	429a      	cmp	r2, r3
     898:	d000      	beq.n	89c <gprs_send_data_log+0x1b4>
     89a:	e769      	b.n	770 <gprs_send_data_log+0x88>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     89c:	2266      	movs	r2, #102	; 0x66
     89e:	446a      	add	r2, sp
     8a0:	8814      	ldrh	r4, [r2, #0]
     8a2:	ab1a      	add	r3, sp, #104	; 0x68
     8a4:	1918      	adds	r0, r3, r4
     8a6:	493d      	ldr	r1, [pc, #244]	; (99c <gprs_send_data_log+0x2b4>)
     8a8:	2202      	movs	r2, #2
     8aa:	4d2c      	ldr	r5, [pc, #176]	; (95c <gprs_send_data_log+0x274>)
     8ac:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     8ae:	1ca3      	adds	r3, r4, #2
     8b0:	2666      	movs	r6, #102	; 0x66
     8b2:	446e      	add	r6, sp
     8b4:	8033      	strh	r3, [r6, #0]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     8b6:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     8b8:	b280      	uxth	r0, r0
     8ba:	aa1a      	add	r2, sp, #104	; 0x68
     8bc:	1810      	adds	r0, r2, r0
     8be:	4936      	ldr	r1, [pc, #216]	; (998 <gprs_send_data_log+0x2b0>)
     8c0:	2202      	movs	r2, #2
     8c2:	47a8      	blx	r5
	
	// ONLY FOR DEBUG:
	char *completeString;
	volatile uint16_t len;
	completeString = &send_string;
	len = strlen(completeString);
     8c4:	a81a      	add	r0, sp, #104	; 0x68
     8c6:	4c36      	ldr	r4, [pc, #216]	; (9a0 <gprs_send_data_log+0x2b8>)
     8c8:	47a0      	blx	r4
     8ca:	b280      	uxth	r0, r0
     8cc:	466b      	mov	r3, sp
     8ce:	8758      	strh	r0, [r3, #58]	; 0x3a
	
	// TODO: Send post request to server:		
	command cmd;
	char cmd_name[25];
		
	sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
     8d0:	a81a      	add	r0, sp, #104	; 0x68
     8d2:	47a0      	blx	r4
     8d4:	1c02      	adds	r2, r0, #0
     8d6:	a803      	add	r0, sp, #12
     8d8:	4932      	ldr	r1, [pc, #200]	; (9a4 <gprs_send_data_log+0x2bc>)
     8da:	4b1b      	ldr	r3, [pc, #108]	; (948 <gprs_send_data_log+0x260>)
     8dc:	4798      	blx	r3
	cmd.cmd = cmd_name;
     8de:	ab0a      	add	r3, sp, #40	; 0x28
	cmd.expected_response = "DOWNLOAD";
	cmd.callback_enabled = 0;
     8e0:	2200      	movs	r2, #0
     8e2:	721a      	strb	r2, [r3, #8]
		
	sim808_send_command(cmd);
     8e4:	a803      	add	r0, sp, #12
     8e6:	4930      	ldr	r1, [pc, #192]	; (9a8 <gprs_send_data_log+0x2c0>)
     8e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     8ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     8ec:	4c2f      	ldr	r4, [pc, #188]	; (9ac <gprs_send_data_log+0x2c4>)
     8ee:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
     8f0:	20fa      	movs	r0, #250	; 0xfa
     8f2:	0040      	lsls	r0, r0, #1
     8f4:	4b2e      	ldr	r3, [pc, #184]	; (9b0 <gprs_send_data_log+0x2c8>)
     8f6:	4798      	blx	r3
     8f8:	2800      	cmp	r0, #0
     8fa:	d011      	beq.n	920 <gprs_send_data_log+0x238>
		printf(send_string);
     8fc:	a81a      	add	r0, sp, #104	; 0x68
     8fe:	4b2d      	ldr	r3, [pc, #180]	; (9b4 <gprs_send_data_log+0x2cc>)
     900:	4798      	blx	r3
		last_command.expected_response = "OK";
     902:	4b2d      	ldr	r3, [pc, #180]	; (9b8 <gprs_send_data_log+0x2d0>)
     904:	4a2d      	ldr	r2, [pc, #180]	; (9bc <gprs_send_data_log+0x2d4>)
     906:	605a      	str	r2, [r3, #4]
		last_command.callback_enabled = 1;
     908:	2201      	movs	r2, #1
     90a:	721a      	strb	r2, [r3, #8]
		last_command.response_cb = SIM808_response_gprs_send_post_request;
     90c:	4a2c      	ldr	r2, [pc, #176]	; (9c0 <gprs_send_data_log+0x2d8>)
     90e:	60da      	str	r2, [r3, #12]
     910:	e006      	b.n	920 <gprs_send_data_log+0x238>
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     912:	a813      	add	r0, sp, #76	; 0x4c
     914:	4908      	ldr	r1, [pc, #32]	; (938 <gprs_send_data_log+0x250>)
     916:	4b14      	ldr	r3, [pc, #80]	; (968 <gprs_send_data_log+0x280>)
     918:	4798      	blx	r3
	
	char send_string[HTTP_PACKAGE_STRING_LENGTH];
	uint16_t pos = 0;
	log_entry entry;
	char tempVar[15];
	uint8_t i = 0;
     91a:	2300      	movs	r3, #0
     91c:	469a      	mov	sl, r3
     91e:	e73b      	b.n	798 <gprs_send_data_log+0xb0>
		last_command.expected_response = "OK";
		last_command.callback_enabled = 1;
		last_command.response_cb = SIM808_response_gprs_send_post_request;
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}
     920:	4b28      	ldr	r3, [pc, #160]	; (9c4 <gprs_send_data_log+0x2dc>)
     922:	449d      	add	sp, r3
     924:	bc3c      	pop	{r2, r3, r4, r5}
     926:	4690      	mov	r8, r2
     928:	4699      	mov	r9, r3
     92a:	46a2      	mov	sl, r4
     92c:	46ab      	mov	fp, r5
     92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     930:	fffff3dc 	.word	0xfffff3dc
     934:	200005b8 	.word	0x200005b8
     938:	20000ad8 	.word	0x20000ad8
     93c:	00000bb8 	.word	0x00000bb8
     940:	0000349f 	.word	0x0000349f
     944:	000096bc 	.word	0x000096bc
     948:	00003605 	.word	0x00003605
     94c:	000096c0 	.word	0x000096c0
     950:	000005b5 	.word	0x000005b5
     954:	000096c8 	.word	0x000096c8
     958:	000096d0 	.word	0x000096d0
     95c:	0000348d 	.word	0x0000348d
     960:	000017fa 	.word	0x000017fa
     964:	000017fc 	.word	0x000017fc
     968:	000006a1 	.word	0x000006a1
     96c:	000096b0 	.word	0x000096b0
     970:	000096d4 	.word	0x000096d4
     974:	000096d8 	.word	0x000096d8
     978:	000096dc 	.word	0x000096dc
     97c:	000094b5 	.word	0x000094b5
     980:	000096e4 	.word	0x000096e4
     984:	000096e8 	.word	0x000096e8
     988:	000096ec 	.word	0x000096ec
     98c:	000096f4 	.word	0x000096f4
     990:	000096f8 	.word	0x000096f8
     994:	000096fc 	.word	0x000096fc
     998:	00009700 	.word	0x00009700
     99c:	00009704 	.word	0x00009704
     9a0:	00003685 	.word	0x00003685
     9a4:	00009708 	.word	0x00009708
     9a8:	00009720 	.word	0x00009720
     9ac:	00000f2d 	.word	0x00000f2d
     9b0:	00001011 	.word	0x00001011
     9b4:	000034b1 	.word	0x000034b1
     9b8:	200005cc 	.word	0x200005cc
     9bc:	0000972c 	.word	0x0000972c
     9c0:	00000ad1 	.word	0x00000ad1
     9c4:	00000c24 	.word	0x00000c24

000009c8 <SIM808_handle_data_transfer>:
 *  Author: jiut0001
 */ 
#include "gprs_transfer_packages.h"

// Called in main loop to handle data transfer.
void SIM808_handle_data_transfer() {
     9c8:	b508      	push	{r3, lr}
	
	// Continue sending remaining packages if any.
	if(!gps_logging_enabled && gprs_log_buf.ready) {
     9ca:	4b0b      	ldr	r3, [pc, #44]	; (9f8 <SIM808_handle_data_transfer+0x30>)
     9cc:	781b      	ldrb	r3, [r3, #0]
     9ce:	2b00      	cmp	r3, #0
     9d0:	d107      	bne.n	9e2 <SIM808_handle_data_transfer+0x1a>
     9d2:	23c0      	movs	r3, #192	; 0xc0
     9d4:	015b      	lsls	r3, r3, #5
     9d6:	4a09      	ldr	r2, [pc, #36]	; (9fc <SIM808_handle_data_transfer+0x34>)
     9d8:	5cd3      	ldrb	r3, [r2, r3]
     9da:	2b00      	cmp	r3, #0
     9dc:	d001      	beq.n	9e2 <SIM808_handle_data_transfer+0x1a>
		gprs_send_data_log();
     9de:	4b08      	ldr	r3, [pc, #32]	; (a00 <SIM808_handle_data_transfer+0x38>)
     9e0:	4798      	blx	r3
	}
	
	// TODO: Should be taken care of by an alarm:
	if(gps_counter >= 5) {
     9e2:	4b08      	ldr	r3, [pc, #32]	; (a04 <SIM808_handle_data_transfer+0x3c>)
     9e4:	781b      	ldrb	r3, [r3, #0]
     9e6:	2b04      	cmp	r3, #4
     9e8:	d904      	bls.n	9f4 <SIM808_handle_data_transfer+0x2c>
		gps_counter = 0;
     9ea:	2200      	movs	r2, #0
     9ec:	4b05      	ldr	r3, [pc, #20]	; (a04 <SIM808_handle_data_transfer+0x3c>)
     9ee:	701a      	strb	r2, [r3, #0]
		gprs_send_data_log();
     9f0:	4b03      	ldr	r3, [pc, #12]	; (a00 <SIM808_handle_data_transfer+0x38>)
     9f2:	4798      	blx	r3
	}
}
     9f4:	bd08      	pop	{r3, pc}
     9f6:	46c0      	nop			; (mov r8, r8)
     9f8:	200005b8 	.word	0x200005b8
     9fc:	20000ad8 	.word	0x20000ad8
     a00:	000006e9 	.word	0x000006e9
     a04:	20000122 	.word	0x20000122

00000a08 <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
     a08:	b530      	push	{r4, r5, lr}
     a0a:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
     a0c:	ab04      	add	r3, sp, #16
     a0e:	4a0c      	ldr	r2, [pc, #48]	; (a40 <gps_utils_raw_data_to_send_buffer+0x38>)
     a10:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
     a12:	6911      	ldr	r1, [r2, #16]
     a14:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
     a16:	6954      	ldr	r4, [r2, #20]
     a18:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
     a1a:	69d2      	ldr	r2, [r2, #28]
     a1c:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
     a1e:	220e      	movs	r2, #14
     a20:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
     a22:	4a08      	ldr	r2, [pc, #32]	; (a44 <gps_utils_raw_data_to_send_buffer+0x3c>)
     a24:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
     a26:	4a08      	ldr	r2, [pc, #32]	; (a48 <gps_utils_raw_data_to_send_buffer+0x40>)
     a28:	9202      	str	r2, [sp, #8]
     a2a:	aa08      	add	r2, sp, #32
     a2c:	4669      	mov	r1, sp
     a2e:	ca30      	ldmia	r2!, {r4, r5}
     a30:	c130      	stmia	r1!, {r4, r5}
     a32:	9905      	ldr	r1, [sp, #20]
     a34:	9a06      	ldr	r2, [sp, #24]
     a36:	9b07      	ldr	r3, [sp, #28]
     a38:	4c04      	ldr	r4, [pc, #16]	; (a4c <gps_utils_raw_data_to_send_buffer+0x44>)
     a3a:	47a0      	blx	r4
}
     a3c:	b00b      	add	sp, #44	; 0x2c
     a3e:	bd30      	pop	{r4, r5, pc}
     a40:	20000a18 	.word	0x20000a18
     a44:	400d70a4 	.word	0x400d70a4
     a48:	20000ad8 	.word	0x20000ad8
     a4c:	00000655 	.word	0x00000655

00000a50 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     a50:	b5f0      	push	{r4, r5, r6, r7, lr}
     a52:	b083      	sub	sp, #12
     a54:	af00      	add	r7, sp, #0
     a56:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     a58:	212e      	movs	r1, #46	; 0x2e
     a5a:	4b17      	ldr	r3, [pc, #92]	; (ab8 <gps_utils_coord_to_dec+0x68>)
     a5c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     a5e:	1b06      	subs	r6, r0, r4
     a60:	1df3      	adds	r3, r6, #7
     a62:	08db      	lsrs	r3, r3, #3
     a64:	00db      	lsls	r3, r3, #3
     a66:	466a      	mov	r2, sp
     a68:	1ad2      	subs	r2, r2, r3
     a6a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     a6c:	1e81      	subs	r1, r0, #2
     a6e:	1c38      	adds	r0, r7, #0
     a70:	2207      	movs	r2, #7
     a72:	4d12      	ldr	r5, [pc, #72]	; (abc <gps_utils_coord_to_dec+0x6c>)
     a74:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     a76:	1eb2      	subs	r2, r6, #2
     a78:	4668      	mov	r0, sp
     a7a:	1c21      	adds	r1, r4, #0
     a7c:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     a7e:	4668      	mov	r0, sp
     a80:	4e0f      	ldr	r6, [pc, #60]	; (ac0 <gps_utils_coord_to_dec+0x70>)
     a82:	47b0      	blx	r6
     a84:	1c04      	adds	r4, r0, #0
     a86:	1c0d      	adds	r5, r1, #0
     a88:	1c38      	adds	r0, r7, #0
     a8a:	47b0      	blx	r6
     a8c:	4b09      	ldr	r3, [pc, #36]	; (ab4 <gps_utils_coord_to_dec+0x64>)
     a8e:	4a08      	ldr	r2, [pc, #32]	; (ab0 <gps_utils_coord_to_dec+0x60>)
     a90:	4e0c      	ldr	r6, [pc, #48]	; (ac4 <gps_utils_coord_to_dec+0x74>)
     a92:	47b0      	blx	r6
     a94:	1c02      	adds	r2, r0, #0
     a96:	1c0b      	adds	r3, r1, #0
     a98:	1c20      	adds	r0, r4, #0
     a9a:	1c29      	adds	r1, r5, #0
     a9c:	4c0a      	ldr	r4, [pc, #40]	; (ac8 <gps_utils_coord_to_dec+0x78>)
     a9e:	47a0      	blx	r4
     aa0:	4b0a      	ldr	r3, [pc, #40]	; (acc <gps_utils_coord_to_dec+0x7c>)
     aa2:	4798      	blx	r3
	
	return o;
     aa4:	46bd      	mov	sp, r7
     aa6:	b003      	add	sp, #12
     aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     aaa:	46c0      	nop			; (mov r8, r8)
     aac:	46c0      	nop			; (mov r8, r8)
     aae:	46c0      	nop			; (mov r8, r8)
     ab0:	00000000 	.word	0x00000000
     ab4:	404e0000 	.word	0x404e0000
     ab8:	00003649 	.word	0x00003649
     abc:	00003693 	.word	0x00003693
     ac0:	00003429 	.word	0x00003429
     ac4:	00007f0d 	.word	0x00007f0d
     ac8:	000078c9 	.word	0x000078c9
     acc:	00009559 	.word	0x00009559

00000ad0 <SIM808_response_gprs_send_post_request>:
 *  Author: jiut0001
 */ 
#include "response_actions.h"

// Send previously added JSON POST data to web server.
void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
     ad0:	b510      	push	{r4, lr}
     ad2:	b084      	sub	sp, #16
     ad4:	466b      	mov	r3, sp
     ad6:	71d8      	strb	r0, [r3, #7]
     ad8:	3307      	adds	r3, #7
	if(success == 1) {
     ada:	781b      	ldrb	r3, [r3, #0]
     adc:	2b01      	cmp	r3, #1
     ade:	d111      	bne.n	b04 <SIM808_response_gprs_send_post_request+0x34>
		sim808_send_command(CMD_GPRS_POST_REQ);	
     ae0:	4b09      	ldr	r3, [pc, #36]	; (b08 <SIM808_response_gprs_send_post_request+0x38>)
     ae2:	6818      	ldr	r0, [r3, #0]
     ae4:	6859      	ldr	r1, [r3, #4]
     ae6:	689a      	ldr	r2, [r3, #8]
     ae8:	68db      	ldr	r3, [r3, #12]
     aea:	4c08      	ldr	r4, [pc, #32]	; (b0c <SIM808_response_gprs_send_post_request+0x3c>)
     aec:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); // Perhaps make asynchronous.
     aee:	20fa      	movs	r0, #250	; 0xfa
     af0:	0040      	lsls	r0, r0, #1
     af2:	4b07      	ldr	r3, [pc, #28]	; (b10 <SIM808_response_gprs_send_post_request+0x40>)
     af4:	4798      	blx	r3
     af6:	466b      	mov	r3, sp
     af8:	73d8      	strb	r0, [r3, #15]
		last_command.callback_enabled = 1;
     afa:	4b06      	ldr	r3, [pc, #24]	; (b14 <SIM808_response_gprs_send_post_request+0x44>)
     afc:	2201      	movs	r2, #1
     afe:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
     b00:	4a05      	ldr	r2, [pc, #20]	; (b18 <SIM808_response_gprs_send_post_request+0x48>)
     b02:	605a      	str	r2, [r3, #4]
	}
}
     b04:	b004      	add	sp, #16
     b06:	bd10      	pop	{r4, pc}
     b08:	20000ac8 	.word	0x20000ac8
     b0c:	00000f2d 	.word	0x00000f2d
     b10:	00001011 	.word	0x00001011
     b14:	200005cc 	.word	0x200005cc
     b18:	00009760 	.word	0x00009760

00000b1c <SIM808_response_gprs_post>:

void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
     b1c:	b510      	push	{r4, lr}
     b1e:	b084      	sub	sp, #16
     b20:	1c0c      	adds	r4, r1, #0
     b22:	466b      	mov	r3, sp
     b24:	71d8      	strb	r0, [r3, #7]
     b26:	3307      	adds	r3, #7
	if(success) {
     b28:	781b      	ldrb	r3, [r3, #0]
     b2a:	2b00      	cmp	r3, #0
     b2c:	d037      	beq.n	b9e <SIM808_response_gprs_post+0x82>
		if(strcmp(last_command.expected_response, "OK") == 0) {
     b2e:	4b1d      	ldr	r3, [pc, #116]	; (ba4 <SIM808_response_gprs_post+0x88>)
     b30:	6858      	ldr	r0, [r3, #4]
     b32:	491d      	ldr	r1, [pc, #116]	; (ba8 <SIM808_response_gprs_post+0x8c>)
     b34:	4b1d      	ldr	r3, [pc, #116]	; (bac <SIM808_response_gprs_post+0x90>)
     b36:	4798      	blx	r3
     b38:	2800      	cmp	r0, #0
     b3a:	d103      	bne.n	b44 <SIM808_response_gprs_post+0x28>
			last_command.expected_response = "+HTTPACTION";
     b3c:	4a1c      	ldr	r2, [pc, #112]	; (bb0 <SIM808_response_gprs_post+0x94>)
     b3e:	4b19      	ldr	r3, [pc, #100]	; (ba4 <SIM808_response_gprs_post+0x88>)
     b40:	605a      	str	r2, [r3, #4]
     b42:	e02c      	b.n	b9e <SIM808_response_gprs_post+0x82>
		}
		else {	 
			gprs_log_buf.ready = 1;		//The buffer is free to use again
     b44:	4b1b      	ldr	r3, [pc, #108]	; (bb4 <SIM808_response_gprs_post+0x98>)
     b46:	2101      	movs	r1, #1
     b48:	22c0      	movs	r2, #192	; 0xc0
     b4a:	0152      	lsls	r2, r2, #5
     b4c:	5499      	strb	r1, [r3, r2]
			
			// Enable gps communication if transfer complete.
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
     b4e:	4a1a      	ldr	r2, [pc, #104]	; (bb8 <SIM808_response_gprs_post+0x9c>)
     b50:	5a9a      	ldrh	r2, [r3, r2]
     b52:	491a      	ldr	r1, [pc, #104]	; (bbc <SIM808_response_gprs_post+0xa0>)
     b54:	5a5b      	ldrh	r3, [r3, r1]
     b56:	b292      	uxth	r2, r2
     b58:	429a      	cmp	r2, r3
     b5a:	d102      	bne.n	b62 <SIM808_response_gprs_post+0x46>
				gps_logging_enabled = 1;	
     b5c:	2201      	movs	r2, #1
     b5e:	4b18      	ldr	r3, [pc, #96]	; (bc0 <SIM808_response_gprs_post+0xa4>)
     b60:	701a      	strb	r2, [r3, #0]
			}
			
			volatile uint8_t len = strlen(cmd);
     b62:	1c20      	adds	r0, r4, #0
     b64:	4b17      	ldr	r3, [pc, #92]	; (bc4 <SIM808_response_gprs_post+0xa8>)
     b66:	4798      	blx	r3
     b68:	b2c0      	uxtb	r0, r0
     b6a:	466b      	mov	r3, sp
     b6c:	73d8      	strb	r0, [r3, #15]
			char *errorCodeString = cmd+15;		// Beginning of error code
			*(errorCodeString+3) = '\0';		// Close string after error code
     b6e:	2300      	movs	r3, #0
     b70:	74a3      	strb	r3, [r4, #18]
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
				gps_logging_enabled = 1;	
			}
			
			volatile uint8_t len = strlen(cmd);
			char *errorCodeString = cmd+15;		// Beginning of error code
     b72:	1c20      	adds	r0, r4, #0
     b74:	300f      	adds	r0, #15
			*(errorCodeString+3) = '\0';		// Close string after error code
			
			// Bttre att jmfra strngvrdet prestandamssigt?
			uint16_t errorCode = atoi(errorCodeString);	
     b76:	4b14      	ldr	r3, [pc, #80]	; (bc8 <SIM808_response_gprs_post+0xac>)
     b78:	4798      	blx	r3
			
			//SKA VARA 200
			if(errorCode == 400) {
     b7a:	b280      	uxth	r0, r0
     b7c:	23c8      	movs	r3, #200	; 0xc8
     b7e:	005b      	lsls	r3, r3, #1
     b80:	4298      	cmp	r0, r3
     b82:	d106      	bne.n	b92 <SIM808_response_gprs_post+0x76>
				//Success
				gprs_log_buf.tail = gprs_log_buf.temp_tail;
     b84:	4b0b      	ldr	r3, [pc, #44]	; (bb4 <SIM808_response_gprs_post+0x98>)
     b86:	4a0c      	ldr	r2, [pc, #48]	; (bb8 <SIM808_response_gprs_post+0x9c>)
     b88:	5a99      	ldrh	r1, [r3, r2]
     b8a:	b289      	uxth	r1, r1
     b8c:	4a0f      	ldr	r2, [pc, #60]	; (bcc <SIM808_response_gprs_post+0xb0>)
     b8e:	5299      	strh	r1, [r3, r2]
     b90:	e005      	b.n	b9e <SIM808_response_gprs_post+0x82>
				
			}
			else {
				//Fail
				gprs_log_buf.temp_tail = gprs_log_buf.tail;
     b92:	4b08      	ldr	r3, [pc, #32]	; (bb4 <SIM808_response_gprs_post+0x98>)
     b94:	4a0d      	ldr	r2, [pc, #52]	; (bcc <SIM808_response_gprs_post+0xb0>)
     b96:	5a99      	ldrh	r1, [r3, r2]
     b98:	b289      	uxth	r1, r1
     b9a:	4a07      	ldr	r2, [pc, #28]	; (bb8 <SIM808_response_gprs_post+0x9c>)
     b9c:	5299      	strh	r1, [r3, r2]
		}
	}
	else {
		// TODO: Wrong command received, handle error.
	}
}
     b9e:	b004      	add	sp, #16
     ba0:	bd10      	pop	{r4, pc}
     ba2:	46c0      	nop			; (mov r8, r8)
     ba4:	200005cc 	.word	0x200005cc
     ba8:	0000972c 	.word	0x0000972c
     bac:	00003661 	.word	0x00003661
     bb0:	00009760 	.word	0x00009760
     bb4:	20000ad8 	.word	0x20000ad8
     bb8:	000017fc 	.word	0x000017fc
     bbc:	000017fa 	.word	0x000017fa
     bc0:	200005b8 	.word	0x200005b8
     bc4:	00003685 	.word	0x00003685
     bc8:	00003433 	.word	0x00003433
     bcc:	000017fe 	.word	0x000017fe

00000bd0 <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     bd0:	b082      	sub	sp, #8
     bd2:	466b      	mov	r3, sp
     bd4:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     bd6:	4a02      	ldr	r2, [pc, #8]	; (be0 <SIM808_response_gprs_get+0x10>)
     bd8:	4b02      	ldr	r3, [pc, #8]	; (be4 <SIM808_response_gprs_get+0x14>)
     bda:	605a      	str	r2, [r3, #4]
}
     bdc:	b002      	add	sp, #8
     bde:	4770      	bx	lr
     be0:	00009760 	.word	0x00009760
     be4:	200005cc 	.word	0x200005cc

00000be8 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     be8:	b570      	push	{r4, r5, r6, lr}
     bea:	b086      	sub	sp, #24
     bec:	1c0c      	adds	r4, r1, #0
     bee:	466b      	mov	r3, sp
     bf0:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     bf2:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     bf4:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     bf6:	b2c9      	uxtb	r1, r1
     bf8:	466a      	mov	r2, sp
     bfa:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     bfc:	781b      	ldrb	r3, [r3, #0]
     bfe:	b2db      	uxtb	r3, r3
     c00:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     c02:	1c20      	adds	r0, r4, #0
     c04:	212c      	movs	r1, #44	; 0x2c
     c06:	4b3e      	ldr	r3, [pc, #248]	; (d00 <SIM808_response_gps_data+0x118>)
     c08:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     c0a:	2800      	cmp	r0, #0
     c0c:	d06e      	beq.n	cec <SIM808_response_gps_data+0x104>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     c0e:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     c10:	4e3c      	ldr	r6, [pc, #240]	; (d04 <SIM808_response_gps_data+0x11c>)
     c12:	e066      	b.n	ce2 <SIM808_response_gps_data+0xfa>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     c14:	7819      	ldrb	r1, [r3, #0]
     c16:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     c18:	3301      	adds	r3, #1
     c1a:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     c1c:	4283      	cmp	r3, r0
     c1e:	d1f9      	bne.n	c14 <SIM808_response_gps_data+0x2c>
     c20:	1b01      	subs	r1, r0, r4
     c22:	1c04      	adds	r4, r0, #0
     c24:	e000      	b.n	c28 <SIM808_response_gps_data+0x40>
     c26:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     c28:	2200      	movs	r2, #0
     c2a:	ab02      	add	r3, sp, #8
     c2c:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     c2e:	2d0b      	cmp	r5, #11
     c30:	d84e      	bhi.n	cd0 <SIM808_response_gps_data+0xe8>
     c32:	00ab      	lsls	r3, r5, #2
     c34:	58f3      	ldr	r3, [r6, r3]
     c36:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
     c38:	a802      	add	r0, sp, #8
     c3a:	4b33      	ldr	r3, [pc, #204]	; (d08 <SIM808_response_gps_data+0x120>)
     c3c:	4798      	blx	r3
     c3e:	4b33      	ldr	r3, [pc, #204]	; (d0c <SIM808_response_gps_data+0x124>)
     c40:	6098      	str	r0, [r3, #8]
			break;
     c42:	e045      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 2:
			gps_data.status = field[0];
     c44:	ab02      	add	r3, sp, #8
     c46:	781a      	ldrb	r2, [r3, #0]
     c48:	4b30      	ldr	r3, [pc, #192]	; (d0c <SIM808_response_gps_data+0x124>)
     c4a:	731a      	strb	r2, [r3, #12]
			break;
     c4c:	e040      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 3:
			if(gps_data.status != 'V') {
     c4e:	4b2f      	ldr	r3, [pc, #188]	; (d0c <SIM808_response_gps_data+0x124>)
     c50:	7b1b      	ldrb	r3, [r3, #12]
     c52:	2b56      	cmp	r3, #86	; 0x56
     c54:	d005      	beq.n	c62 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
     c56:	a802      	add	r0, sp, #8
     c58:	4b2d      	ldr	r3, [pc, #180]	; (d10 <SIM808_response_gps_data+0x128>)
     c5a:	4798      	blx	r3
     c5c:	4b2b      	ldr	r3, [pc, #172]	; (d0c <SIM808_response_gps_data+0x124>)
     c5e:	6118      	str	r0, [r3, #16]
     c60:	e036      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lat = 0;
     c62:	2200      	movs	r2, #0
     c64:	4b29      	ldr	r3, [pc, #164]	; (d0c <SIM808_response_gps_data+0x124>)
     c66:	611a      	str	r2, [r3, #16]
     c68:	e032      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     c6a:	ab02      	add	r3, sp, #8
     c6c:	781a      	ldrb	r2, [r3, #0]
     c6e:	4b27      	ldr	r3, [pc, #156]	; (d0c <SIM808_response_gps_data+0x124>)
     c70:	761a      	strb	r2, [r3, #24]
			break;
     c72:	e02d      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 5:
			if(gps_data.status != 'V') {
     c74:	4b25      	ldr	r3, [pc, #148]	; (d0c <SIM808_response_gps_data+0x124>)
     c76:	7b1b      	ldrb	r3, [r3, #12]
     c78:	2b56      	cmp	r3, #86	; 0x56
     c7a:	d005      	beq.n	c88 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
     c7c:	a802      	add	r0, sp, #8
     c7e:	4b24      	ldr	r3, [pc, #144]	; (d10 <SIM808_response_gps_data+0x128>)
     c80:	4798      	blx	r3
     c82:	4b22      	ldr	r3, [pc, #136]	; (d0c <SIM808_response_gps_data+0x124>)
     c84:	6158      	str	r0, [r3, #20]
     c86:	e023      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lng = 0;
     c88:	2200      	movs	r2, #0
     c8a:	4b20      	ldr	r3, [pc, #128]	; (d0c <SIM808_response_gps_data+0x124>)
     c8c:	615a      	str	r2, [r3, #20]
     c8e:	e01f      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     c90:	ab02      	add	r3, sp, #8
     c92:	781a      	ldrb	r2, [r3, #0]
     c94:	4b1d      	ldr	r3, [pc, #116]	; (d0c <SIM808_response_gps_data+0x124>)
     c96:	765a      	strb	r2, [r3, #25]
			break;
     c98:	e01a      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 7:
			gps_data.ground_speed = atof(field);
     c9a:	a802      	add	r0, sp, #8
     c9c:	4b1d      	ldr	r3, [pc, #116]	; (d14 <SIM808_response_gps_data+0x12c>)
     c9e:	4798      	blx	r3
     ca0:	4b1d      	ldr	r3, [pc, #116]	; (d18 <SIM808_response_gps_data+0x130>)
     ca2:	4798      	blx	r3
     ca4:	4b19      	ldr	r3, [pc, #100]	; (d0c <SIM808_response_gps_data+0x124>)
     ca6:	61d8      	str	r0, [r3, #28]
			break;
     ca8:	e012      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 8:
			gps_data.ground_course = atof(field);
     caa:	a802      	add	r0, sp, #8
     cac:	4b19      	ldr	r3, [pc, #100]	; (d14 <SIM808_response_gps_data+0x12c>)
     cae:	4798      	blx	r3
     cb0:	4b19      	ldr	r3, [pc, #100]	; (d18 <SIM808_response_gps_data+0x130>)
     cb2:	4798      	blx	r3
     cb4:	4b15      	ldr	r3, [pc, #84]	; (d0c <SIM808_response_gps_data+0x124>)
     cb6:	6218      	str	r0, [r3, #32]
			break;
     cb8:	e00a      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 9:
			gps_data.date = atoi(field);
     cba:	a802      	add	r0, sp, #8
     cbc:	4912      	ldr	r1, [pc, #72]	; (d08 <SIM808_response_gps_data+0x120>)
     cbe:	4788      	blx	r1
     cc0:	4b12      	ldr	r3, [pc, #72]	; (d0c <SIM808_response_gps_data+0x124>)
     cc2:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     cc4:	e004      	b.n	cd0 <SIM808_response_gps_data+0xe8>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     cc6:	ab02      	add	r3, sp, #8
     cc8:	781a      	ldrb	r2, [r3, #0]
     cca:	2328      	movs	r3, #40	; 0x28
     ccc:	490f      	ldr	r1, [pc, #60]	; (d0c <SIM808_response_gps_data+0x124>)
     cce:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     cd0:	3401      	adds	r4, #1
		j++;
     cd2:	3501      	adds	r5, #1
     cd4:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     cd6:	1c20      	adds	r0, r4, #0
     cd8:	212c      	movs	r1, #44	; 0x2c
     cda:	4b09      	ldr	r3, [pc, #36]	; (d00 <SIM808_response_gps_data+0x118>)
     cdc:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     cde:	2800      	cmp	r0, #0
     ce0:	d004      	beq.n	cec <SIM808_response_gps_data+0x104>
		int i = 0;

		while (position < comma) {
     ce2:	4284      	cmp	r4, r0
     ce4:	d29f      	bcs.n	c26 <SIM808_response_gps_data+0x3e>
     ce6:	aa02      	add	r2, sp, #8
     ce8:	1c23      	adds	r3, r4, #0
     cea:	e793      	b.n	c14 <SIM808_response_gps_data+0x2c>
		comma = strchr (position, ',');
	}
	
	//Commented for debug only
	//if(gps_data.status == 'A') {
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
     cec:	480b      	ldr	r0, [pc, #44]	; (d1c <SIM808_response_gps_data+0x134>)
     cee:	4b0c      	ldr	r3, [pc, #48]	; (d20 <SIM808_response_gps_data+0x138>)
     cf0:	4798      	blx	r3
		gps_counter++;
     cf2:	4b0c      	ldr	r3, [pc, #48]	; (d24 <SIM808_response_gps_data+0x13c>)
     cf4:	781a      	ldrb	r2, [r3, #0]
     cf6:	3201      	adds	r2, #1
     cf8:	701a      	strb	r2, [r3, #0]
	//}
}
     cfa:	b006      	add	sp, #24
     cfc:	bd70      	pop	{r4, r5, r6, pc}
     cfe:	46c0      	nop			; (mov r8, r8)
     d00:	00003649 	.word	0x00003649
     d04:	00009730 	.word	0x00009730
     d08:	00003433 	.word	0x00003433
     d0c:	20000a18 	.word	0x20000a18
     d10:	00000a51 	.word	0x00000a51
     d14:	00003429 	.word	0x00003429
     d18:	00009559 	.word	0x00009559
     d1c:	20000ad8 	.word	0x20000ad8
     d20:	00000a09 	.word	0x00000a09
     d24:	20000122 	.word	0x20000122

00000d28 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     d28:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     d2a:	4d0d      	ldr	r5, [pc, #52]	; (d60 <rtc_match_callback+0x38>)
     d2c:	4c0d      	ldr	r4, [pc, #52]	; (d64 <rtc_match_callback+0x3c>)
     d2e:	1c28      	adds	r0, r5, #0
     d30:	1c21      	adds	r1, r4, #0
     d32:	2200      	movs	r2, #0
     d34:	4b0c      	ldr	r3, [pc, #48]	; (d68 <rtc_match_callback+0x40>)
     d36:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     d38:	2307      	movs	r3, #7
     d3a:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     d3c:	7820      	ldrb	r0, [r4, #0]
     d3e:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     d40:	b2c0      	uxtb	r0, r0
     d42:	213c      	movs	r1, #60	; 0x3c
     d44:	4b09      	ldr	r3, [pc, #36]	; (d6c <rtc_match_callback+0x44>)
     d46:	4798      	blx	r3
     d48:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     d4a:	1c28      	adds	r0, r5, #0
     d4c:	1c21      	adds	r1, r4, #0
     d4e:	2200      	movs	r2, #0
     d50:	4b07      	ldr	r3, [pc, #28]	; (d70 <rtc_match_callback+0x48>)
     d52:	4798      	blx	r3
	
	if (*external_callback_func)
     d54:	4b07      	ldr	r3, [pc, #28]	; (d74 <rtc_match_callback+0x4c>)
     d56:	681b      	ldr	r3, [r3, #0]
     d58:	2b00      	cmp	r3, #0
     d5a:	d000      	beq.n	d5e <rtc_match_callback+0x36>
	{
		external_callback_func();
     d5c:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     d5e:	bd38      	pop	{r3, r4, r5, pc}
     d60:	20002380 	.word	0x20002380
     d64:	200000d0 	.word	0x200000d0
     d68:	00000425 	.word	0x00000425
     d6c:	000076f1 	.word	0x000076f1
     d70:	0000035d 	.word	0x0000035d
     d74:	20002394 	.word	0x20002394

00000d78 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     d78:	b510      	push	{r4, lr}
     d7a:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     d7c:	aa01      	add	r2, sp, #4
     d7e:	23a0      	movs	r3, #160	; 0xa0
     d80:	011b      	lsls	r3, r3, #4
     d82:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     d84:	2300      	movs	r3, #0
     d86:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     d88:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     d8a:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     d8c:	21fa      	movs	r1, #250	; 0xfa
     d8e:	00c9      	lsls	r1, r1, #3
     d90:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     d92:	a803      	add	r0, sp, #12
     d94:	7003      	strb	r3, [r0, #0]
     d96:	4668      	mov	r0, sp
     d98:	7343      	strb	r3, [r0, #13]
     d9a:	4668      	mov	r0, sp
     d9c:	7383      	strb	r3, [r0, #14]
     d9e:	4668      	mov	r0, sp
     da0:	73c3      	strb	r3, [r0, #15]
     da2:	2301      	movs	r3, #1
     da4:	a804      	add	r0, sp, #16
     da6:	7003      	strb	r3, [r0, #0]
     da8:	4668      	mov	r0, sp
     daa:	7443      	strb	r3, [r0, #17]
     dac:	466b      	mov	r3, sp
     dae:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     db0:	2306      	movs	r3, #6
     db2:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     db4:	4c09      	ldr	r4, [pc, #36]	; (ddc <configure_rtc_calendar+0x64>)
     db6:	1c20      	adds	r0, r4, #0
     db8:	4909      	ldr	r1, [pc, #36]	; (de0 <configure_rtc_calendar+0x68>)
     dba:	4b0a      	ldr	r3, [pc, #40]	; (de4 <configure_rtc_calendar+0x6c>)
     dbc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     dbe:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     dc0:	2208      	movs	r2, #8
     dc2:	4b09      	ldr	r3, [pc, #36]	; (de8 <configure_rtc_calendar+0x70>)
     dc4:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     dc6:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     dc8:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     dca:	b25b      	sxtb	r3, r3
     dcc:	2b00      	cmp	r3, #0
     dce:	dbfb      	blt.n	dc8 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     dd0:	880a      	ldrh	r2, [r1, #0]
     dd2:	2302      	movs	r3, #2
     dd4:	4313      	orrs	r3, r2
     dd6:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     dd8:	b006      	add	sp, #24
     dda:	bd10      	pop	{r4, pc}
     ddc:	20002380 	.word	0x20002380
     de0:	40001400 	.word	0x40001400
     de4:	00000391 	.word	0x00000391
     de8:	e000e100 	.word	0xe000e100

00000dec <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     dec:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     dee:	4b06      	ldr	r3, [pc, #24]	; (e08 <configure_rtc_callbacks+0x1c>)
     df0:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     df2:	4c06      	ldr	r4, [pc, #24]	; (e0c <configure_rtc_callbacks+0x20>)
     df4:	1c20      	adds	r0, r4, #0
     df6:	4906      	ldr	r1, [pc, #24]	; (e10 <configure_rtc_callbacks+0x24>)
     df8:	2200      	movs	r2, #0
     dfa:	4b06      	ldr	r3, [pc, #24]	; (e14 <configure_rtc_callbacks+0x28>)
     dfc:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     dfe:	1c20      	adds	r0, r4, #0
     e00:	2100      	movs	r1, #0
     e02:	4b05      	ldr	r3, [pc, #20]	; (e18 <configure_rtc_callbacks+0x2c>)
     e04:	4798      	blx	r3
}
     e06:	bd10      	pop	{r4, pc}
     e08:	20002394 	.word	0x20002394
     e0c:	20002380 	.word	0x20002380
     e10:	00000d29 	.word	0x00000d29
     e14:	0000044d 	.word	0x0000044d
     e18:	0000046d 	.word	0x0000046d

00000e1c <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     e1c:	b570      	push	{r4, r5, r6, lr}
     e1e:	b086      	sub	sp, #24
     e20:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     e22:	ac04      	add	r4, sp, #16
     e24:	2300      	movs	r3, #0
     e26:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     e28:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     e2a:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     e2c:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     e2e:	2601      	movs	r6, #1
     e30:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     e32:	4b0c      	ldr	r3, [pc, #48]	; (e64 <rtc_simple_configuration+0x48>)
     e34:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     e36:	230a      	movs	r3, #10
     e38:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     e3a:	4b0b      	ldr	r3, [pc, #44]	; (e68 <rtc_simple_configuration+0x4c>)
     e3c:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     e3e:	1c28      	adds	r0, r5, #0
     e40:	4b0a      	ldr	r3, [pc, #40]	; (e6c <rtc_simple_configuration+0x50>)
     e42:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     e44:	4d0a      	ldr	r5, [pc, #40]	; (e70 <rtc_simple_configuration+0x54>)
     e46:	1c28      	adds	r0, r5, #0
     e48:	1c21      	adds	r1, r4, #0
     e4a:	4b0a      	ldr	r3, [pc, #40]	; (e74 <rtc_simple_configuration+0x58>)
     e4c:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     e4e:	a901      	add	r1, sp, #4
     e50:	1c0b      	adds	r3, r1, #0
     e52:	cc05      	ldmia	r4!, {r0, r2}
     e54:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     e56:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     e58:	1c28      	adds	r0, r5, #0
     e5a:	2200      	movs	r2, #0
     e5c:	4b06      	ldr	r3, [pc, #24]	; (e78 <rtc_simple_configuration+0x5c>)
     e5e:	4798      	blx	r3
     e60:	b006      	add	sp, #24
     e62:	bd70      	pop	{r4, r5, r6, pc}
     e64:	000007df 	.word	0x000007df
     e68:	00000d79 	.word	0x00000d79
     e6c:	00000ded 	.word	0x00000ded
     e70:	20002380 	.word	0x20002380
     e74:	00000345 	.word	0x00000345
     e78:	0000035d 	.word	0x0000035d

00000e7c <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
     e7c:	4770      	bx	lr
     e7e:	46c0      	nop			; (mov r8, r8)

00000e80 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
     e80:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
     e82:	4b15      	ldr	r3, [pc, #84]	; (ed8 <usart_read_callback+0x58>)
     e84:	781b      	ldrb	r3, [r3, #0]
     e86:	2b0a      	cmp	r3, #10
     e88:	d10f      	bne.n	eaa <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
     e8a:	2380      	movs	r3, #128	; 0x80
     e8c:	4a13      	ldr	r2, [pc, #76]	; (edc <usart_read_callback+0x5c>)
     e8e:	5cd3      	ldrb	r3, [r2, r3]
     e90:	b2db      	uxtb	r3, r3
     e92:	2b01      	cmp	r3, #1
     e94:	d919      	bls.n	eca <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
     e96:	1c13      	adds	r3, r2, #0
     e98:	2280      	movs	r2, #128	; 0x80
     e9a:	5c9a      	ldrb	r2, [r3, r2]
     e9c:	b2d2      	uxtb	r2, r2
     e9e:	2100      	movs	r1, #0
     ea0:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
     ea2:	2101      	movs	r1, #1
     ea4:	2281      	movs	r2, #129	; 0x81
     ea6:	5499      	strb	r1, [r3, r2]
     ea8:	e00f      	b.n	eca <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
     eaa:	4b0b      	ldr	r3, [pc, #44]	; (ed8 <usart_read_callback+0x58>)
     eac:	781b      	ldrb	r3, [r3, #0]
     eae:	2b0d      	cmp	r3, #13
     eb0:	d00b      	beq.n	eca <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
     eb2:	4b0a      	ldr	r3, [pc, #40]	; (edc <usart_read_callback+0x5c>)
     eb4:	2280      	movs	r2, #128	; 0x80
     eb6:	5c99      	ldrb	r1, [r3, r2]
     eb8:	b2c9      	uxtb	r1, r1
     eba:	4807      	ldr	r0, [pc, #28]	; (ed8 <usart_read_callback+0x58>)
     ebc:	7800      	ldrb	r0, [r0, #0]
     ebe:	b2c0      	uxtb	r0, r0
     ec0:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
     ec2:	5c99      	ldrb	r1, [r3, r2]
     ec4:	3101      	adds	r1, #1
     ec6:	b2c9      	uxtb	r1, r1
     ec8:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
     eca:	4805      	ldr	r0, [pc, #20]	; (ee0 <usart_read_callback+0x60>)
     ecc:	4902      	ldr	r1, [pc, #8]	; (ed8 <usart_read_callback+0x58>)
     ece:	2201      	movs	r2, #1
     ed0:	4b04      	ldr	r3, [pc, #16]	; (ee4 <usart_read_callback+0x64>)
     ed2:	4798      	blx	r3
}
     ed4:	bd08      	pop	{r3, pc}
     ed6:	46c0      	nop			; (mov r8, r8)
     ed8:	20000160 	.word	0x20000160
     edc:	20000a44 	.word	0x20000a44
     ee0:	20002344 	.word	0x20002344
     ee4:	00002575 	.word	0x00002575

00000ee8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     ee8:	b570      	push	{r4, r5, r6, lr}
     eea:	b082      	sub	sp, #8
     eec:	1c05      	adds	r5, r0, #0
     eee:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
     ef0:	2200      	movs	r2, #0
     ef2:	466b      	mov	r3, sp
     ef4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     ef6:	4c06      	ldr	r4, [pc, #24]	; (f10 <usart_serial_getchar+0x28>)
     ef8:	1c28      	adds	r0, r5, #0
     efa:	4669      	mov	r1, sp
     efc:	3106      	adds	r1, #6
     efe:	47a0      	blx	r4
     f00:	2800      	cmp	r0, #0
     f02:	d1f9      	bne.n	ef8 <usart_serial_getchar+0x10>

	*c = temp;
     f04:	466b      	mov	r3, sp
     f06:	3306      	adds	r3, #6
     f08:	881b      	ldrh	r3, [r3, #0]
     f0a:	7033      	strb	r3, [r6, #0]
}
     f0c:	b002      	add	sp, #8
     f0e:	bd70      	pop	{r4, r5, r6, pc}
     f10:	00002495 	.word	0x00002495

00000f14 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     f14:	b570      	push	{r4, r5, r6, lr}
     f16:	1c06      	adds	r6, r0, #0
     f18:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
     f1a:	4c03      	ldr	r4, [pc, #12]	; (f28 <usart_serial_putchar+0x14>)
     f1c:	1c30      	adds	r0, r6, #0
     f1e:	1c29      	adds	r1, r5, #0
     f20:	47a0      	blx	r4
     f22:	2800      	cmp	r0, #0
     f24:	d1fa      	bne.n	f1c <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     f26:	bd70      	pop	{r4, r5, r6, pc}
     f28:	00002469 	.word	0x00002469

00000f2c <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
     f2c:	b570      	push	{r4, r5, r6, lr}
     f2e:	b084      	sub	sp, #16
     f30:	466c      	mov	r4, sp
     f32:	9000      	str	r0, [sp, #0]
     f34:	9101      	str	r1, [sp, #4]
     f36:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
     f38:	4a05      	ldr	r2, [pc, #20]	; (f50 <sim808_send_command+0x24>)
     f3a:	1c11      	adds	r1, r2, #0
     f3c:	cc61      	ldmia	r4!, {r0, r5, r6}
     f3e:	c161      	stmia	r1!, {r0, r5, r6}
     f40:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
     f42:	4804      	ldr	r0, [pc, #16]	; (f54 <sim808_send_command+0x28>)
     f44:	9900      	ldr	r1, [sp, #0]
     f46:	4b04      	ldr	r3, [pc, #16]	; (f58 <sim808_send_command+0x2c>)
     f48:	4798      	blx	r3
}
     f4a:	b004      	add	sp, #16
     f4c:	bd70      	pop	{r4, r5, r6, pc}
     f4e:	46c0      	nop			; (mov r8, r8)
     f50:	200005cc 	.word	0x200005cc
     f54:	0000976c 	.word	0x0000976c
     f58:	000034b1 	.word	0x000034b1

00000f5c <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
     f5c:	b570      	push	{r4, r5, r6, lr}
     f5e:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
     f60:	2200      	movs	r2, #0
     f62:	466b      	mov	r3, sp
     f64:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
     f66:	4e25      	ldr	r6, [pc, #148]	; (ffc <sim808_parse_response+0xa0>)
     f68:	2380      	movs	r3, #128	; 0x80
     f6a:	5cf3      	ldrb	r3, [r6, r3]
     f6c:	b2db      	uxtb	r3, r3
     f6e:	466c      	mov	r4, sp
     f70:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     f72:	4b23      	ldr	r3, [pc, #140]	; (1000 <sim808_parse_response+0xa4>)
     f74:	685d      	ldr	r5, [r3, #4]
     f76:	1c28      	adds	r0, r5, #0
     f78:	4b22      	ldr	r3, [pc, #136]	; (1004 <sim808_parse_response+0xa8>)
     f7a:	4798      	blx	r3
     f7c:	b2c0      	uxtb	r0, r0
     f7e:	466b      	mov	r3, sp
     f80:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     f82:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     f84:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     f86:	b2d2      	uxtb	r2, r2
     f88:	5cb1      	ldrb	r1, [r6, r2]
     f8a:	b2c9      	uxtb	r1, r1
     f8c:	aa01      	add	r2, sp, #4
     f8e:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
     f90:	79a2      	ldrb	r2, [r4, #6]
     f92:	781b      	ldrb	r3, [r3, #0]
     f94:	b2d2      	uxtb	r2, r2
     f96:	429a      	cmp	r2, r3
     f98:	d905      	bls.n	fa6 <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
     f9a:	466b      	mov	r3, sp
     f9c:	3305      	adds	r3, #5
     f9e:	781b      	ldrb	r3, [r3, #0]
     fa0:	b2db      	uxtb	r3, r3
     fa2:	2100      	movs	r1, #0
     fa4:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
     fa6:	4815      	ldr	r0, [pc, #84]	; (ffc <sim808_parse_response+0xa0>)
     fa8:	1c29      	adds	r1, r5, #0
     faa:	4b17      	ldr	r3, [pc, #92]	; (1008 <sim808_parse_response+0xac>)
     fac:	4798      	blx	r3
     fae:	2800      	cmp	r0, #0
     fb0:	d102      	bne.n	fb8 <sim808_parse_response+0x5c>
		result = 1;
     fb2:	2201      	movs	r2, #1
     fb4:	466b      	mov	r3, sp
     fb6:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
     fb8:	466b      	mov	r3, sp
     fba:	3305      	adds	r3, #5
     fbc:	781b      	ldrb	r3, [r3, #0]
     fbe:	b2db      	uxtb	r3, r3
     fc0:	aa01      	add	r2, sp, #4
     fc2:	7811      	ldrb	r1, [r2, #0]
     fc4:	b2c9      	uxtb	r1, r1
     fc6:	4a0d      	ldr	r2, [pc, #52]	; (ffc <sim808_parse_response+0xa0>)
     fc8:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
     fca:	4b0d      	ldr	r3, [pc, #52]	; (1000 <sim808_parse_response+0xa4>)
     fcc:	7a1b      	ldrb	r3, [r3, #8]
     fce:	2b00      	cmp	r3, #0
     fd0:	d006      	beq.n	fe0 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
     fd2:	466b      	mov	r3, sp
     fd4:	79d8      	ldrb	r0, [r3, #7]
     fd6:	b2c0      	uxtb	r0, r0
     fd8:	4b09      	ldr	r3, [pc, #36]	; (1000 <sim808_parse_response+0xa4>)
     fda:	68db      	ldr	r3, [r3, #12]
     fdc:	1c11      	adds	r1, r2, #0
     fde:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
     fe0:	4806      	ldr	r0, [pc, #24]	; (ffc <sim808_parse_response+0xa0>)
     fe2:	2300      	movs	r3, #0
     fe4:	2281      	movs	r2, #129	; 0x81
     fe6:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
     fe8:	2280      	movs	r2, #128	; 0x80
     fea:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
     fec:	2100      	movs	r1, #0
     fee:	4b07      	ldr	r3, [pc, #28]	; (100c <sim808_parse_response+0xb0>)
     ff0:	4798      	blx	r3
	
	return result;
     ff2:	466b      	mov	r3, sp
     ff4:	79d8      	ldrb	r0, [r3, #7]
     ff6:	b2c0      	uxtb	r0, r0
}
     ff8:	b002      	add	sp, #8
     ffa:	bd70      	pop	{r4, r5, r6, pc}
     ffc:	20000a44 	.word	0x20000a44
    1000:	200005cc 	.word	0x200005cc
    1004:	00003685 	.word	0x00003685
    1008:	00003661 	.word	0x00003661
    100c:	0000349f 	.word	0x0000349f

00001010 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    1010:	b5f0      	push	{r4, r5, r6, r7, lr}
    1012:	b083      	sub	sp, #12
    1014:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    1016:	466b      	mov	r3, sp
    1018:	2200      	movs	r2, #0
    101a:	80da      	strh	r2, [r3, #6]
    101c:	3306      	adds	r3, #6
	
	while(i < timeout) {
    101e:	881b      	ldrh	r3, [r3, #0]
    1020:	b29b      	uxth	r3, r3
    1022:	4298      	cmp	r0, r3
    1024:	d91c      	bls.n	1060 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    1026:	2381      	movs	r3, #129	; 0x81
    1028:	4a0f      	ldr	r2, [pc, #60]	; (1068 <sim808_parse_response_wait+0x58>)
    102a:	5cd3      	ldrb	r3, [r2, r3]
    102c:	2b01      	cmp	r3, #1
    102e:	d107      	bne.n	1040 <sim808_parse_response_wait+0x30>
    1030:	e003      	b.n	103a <sim808_parse_response_wait+0x2a>
    1032:	2381      	movs	r3, #129	; 0x81
    1034:	5cfb      	ldrb	r3, [r7, r3]
    1036:	2b01      	cmp	r3, #1
    1038:	d106      	bne.n	1048 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    103a:	4b0c      	ldr	r3, [pc, #48]	; (106c <sim808_parse_response_wait+0x5c>)
    103c:	4798      	blx	r3
    103e:	e010      	b.n	1062 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    1040:	4e0b      	ldr	r6, [pc, #44]	; (1070 <sim808_parse_response_wait+0x60>)
		i++;
    1042:	466c      	mov	r4, sp
    1044:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    1046:	4f08      	ldr	r7, [pc, #32]	; (1068 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    1048:	2001      	movs	r0, #1
    104a:	47b0      	blx	r6
		i++;
    104c:	8823      	ldrh	r3, [r4, #0]
    104e:	3301      	adds	r3, #1
    1050:	b29b      	uxth	r3, r3
    1052:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    1054:	8823      	ldrh	r3, [r4, #0]
    1056:	b29b      	uxth	r3, r3
    1058:	42ab      	cmp	r3, r5
    105a:	d3ea      	bcc.n	1032 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    105c:	2000      	movs	r0, #0
    105e:	e000      	b.n	1062 <sim808_parse_response_wait+0x52>
    1060:	2000      	movs	r0, #0
	
}
    1062:	b003      	add	sp, #12
    1064:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1066:	46c0      	nop			; (mov r8, r8)
    1068:	20000a44 	.word	0x20000a44
    106c:	00000f5d 	.word	0x00000f5d
    1070:	000016e9 	.word	0x000016e9

00001074 <sim808_reset>:
		sim808_init_http();
		connection = sim808_connect();	
	} while(connection == 0);
}

void sim808_reset() {
    1074:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1076:	4d0e      	ldr	r5, [pc, #56]	; (10b0 <sim808_reset+0x3c>)
    1078:	2680      	movs	r6, #128	; 0x80
    107a:	0536      	lsls	r6, r6, #20
    107c:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    107e:	480d      	ldr	r0, [pc, #52]	; (10b4 <sim808_reset+0x40>)
    1080:	4c0d      	ldr	r4, [pc, #52]	; (10b8 <sim808_reset+0x44>)
    1082:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1084:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    1086:	2064      	movs	r0, #100	; 0x64
    1088:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    108a:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    108c:	20fa      	movs	r0, #250	; 0xfa
    108e:	0100      	lsls	r0, r0, #4
    1090:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1092:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1094:	4b09      	ldr	r3, [pc, #36]	; (10bc <sim808_reset+0x48>)
    1096:	6818      	ldr	r0, [r3, #0]
    1098:	6859      	ldr	r1, [r3, #4]
    109a:	689a      	ldr	r2, [r3, #8]
    109c:	68db      	ldr	r3, [r3, #12]
    109e:	4d08      	ldr	r5, [pc, #32]	; (10c0 <sim808_reset+0x4c>)
    10a0:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    10a2:	20fa      	movs	r0, #250	; 0xfa
    10a4:	0040      	lsls	r0, r0, #1
    10a6:	4b07      	ldr	r3, [pc, #28]	; (10c4 <sim808_reset+0x50>)
    10a8:	4798      	blx	r3
	delay_ms(200);
    10aa:	20c8      	movs	r0, #200	; 0xc8
    10ac:	47a0      	blx	r4
}
    10ae:	bd70      	pop	{r4, r5, r6, pc}
    10b0:	41004400 	.word	0x41004400
    10b4:	00000bb8 	.word	0x00000bb8
    10b8:	000016e9 	.word	0x000016e9
    10bc:	200005a8 	.word	0x200005a8
    10c0:	00000f2d 	.word	0x00000f2d
    10c4:	00001011 	.word	0x00001011

000010c8 <sim808_init_http>:

void sim808_init_http() {
    10c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ca:	465f      	mov	r7, fp
    10cc:	4656      	mov	r6, sl
    10ce:	464d      	mov	r5, r9
    10d0:	4644      	mov	r4, r8
    10d2:	b4f0      	push	{r4, r5, r6, r7}
    10d4:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    10d6:	2200      	movs	r2, #0
    10d8:	466b      	mov	r3, sp
    10da:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    10dc:	ab01      	add	r3, sp, #4
    10de:	4941      	ldr	r1, [pc, #260]	; (11e4 <sim808_init_http+0x11c>)
    10e0:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    10e2:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    10e4:	4840      	ldr	r0, [pc, #256]	; (11e8 <sim808_init_http+0x120>)
    10e6:	4b41      	ldr	r3, [pc, #260]	; (11ec <sim808_init_http+0x124>)
    10e8:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    10ea:	2300      	movs	r3, #0
    10ec:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    10ee:	466c      	mov	r4, sp
    10f0:	3417      	adds	r4, #23
    10f2:	2301      	movs	r3, #1
    10f4:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    10f6:	4e3e      	ldr	r6, [pc, #248]	; (11f0 <sim808_init_http+0x128>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    10f8:	465b      	mov	r3, fp
    10fa:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    10fc:	483d      	ldr	r0, [pc, #244]	; (11f4 <sim808_init_http+0x12c>)
    10fe:	9902      	ldr	r1, [sp, #8]
    1100:	9a03      	ldr	r2, [sp, #12]
    1102:	9b04      	ldr	r3, [sp, #16]
    1104:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1106:	23fa      	movs	r3, #250	; 0xfa
    1108:	005b      	lsls	r3, r3, #1
    110a:	4699      	mov	r9, r3
    110c:	1c18      	adds	r0, r3, #0
    110e:	4d3a      	ldr	r5, [pc, #232]	; (11f8 <sim808_init_http+0x130>)
    1110:	47a8      	blx	r5
		delay_ms(400);
    1112:	23c8      	movs	r3, #200	; 0xc8
    1114:	005b      	lsls	r3, r3, #1
    1116:	4698      	mov	r8, r3
    1118:	1c18      	adds	r0, r3, #0
    111a:	4f38      	ldr	r7, [pc, #224]	; (11fc <sim808_init_http+0x134>)
    111c:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    111e:	4838      	ldr	r0, [pc, #224]	; (1200 <sim808_init_http+0x138>)
    1120:	9902      	ldr	r1, [sp, #8]
    1122:	9a03      	ldr	r2, [sp, #12]
    1124:	9b04      	ldr	r3, [sp, #16]
    1126:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1128:	4648      	mov	r0, r9
    112a:	47a8      	blx	r5
		delay_ms(400);
    112c:	4640      	mov	r0, r8
    112e:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    1130:	4834      	ldr	r0, [pc, #208]	; (1204 <sim808_init_http+0x13c>)
    1132:	9902      	ldr	r1, [sp, #8]
    1134:	9a03      	ldr	r2, [sp, #12]
    1136:	9b04      	ldr	r3, [sp, #16]
    1138:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    113a:	27fa      	movs	r7, #250	; 0xfa
    113c:	00ff      	lsls	r7, r7, #3
    113e:	1c38      	adds	r0, r7, #0
    1140:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    1142:	4831      	ldr	r0, [pc, #196]	; (1208 <sim808_init_http+0x140>)
    1144:	9902      	ldr	r1, [sp, #8]
    1146:	9a03      	ldr	r2, [sp, #12]
    1148:	9b04      	ldr	r3, [sp, #16]
    114a:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    114c:	1c38      	adds	r0, r7, #0
    114e:	47a8      	blx	r5
    1150:	2800      	cmp	r0, #0
    1152:	d101      	bne.n	1158 <sim808_init_http+0x90>
    1154:	2300      	movs	r3, #0
    1156:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    1158:	482c      	ldr	r0, [pc, #176]	; (120c <sim808_init_http+0x144>)
    115a:	9902      	ldr	r1, [sp, #8]
    115c:	9a03      	ldr	r2, [sp, #12]
    115e:	9b04      	ldr	r3, [sp, #16]
    1160:	4d23      	ldr	r5, [pc, #140]	; (11f0 <sim808_init_http+0x128>)
    1162:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1164:	20fa      	movs	r0, #250	; 0xfa
    1166:	00c0      	lsls	r0, r0, #3
    1168:	4b23      	ldr	r3, [pc, #140]	; (11f8 <sim808_init_http+0x130>)
    116a:	4798      	blx	r3
    116c:	2800      	cmp	r0, #0
    116e:	d101      	bne.n	1174 <sim808_init_http+0xac>
    1170:	2300      	movs	r3, #0
    1172:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    1174:	4826      	ldr	r0, [pc, #152]	; (1210 <sim808_init_http+0x148>)
    1176:	9902      	ldr	r1, [sp, #8]
    1178:	9a03      	ldr	r2, [sp, #12]
    117a:	9b04      	ldr	r3, [sp, #16]
    117c:	4d1c      	ldr	r5, [pc, #112]	; (11f0 <sim808_init_http+0x128>)
    117e:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1180:	20fa      	movs	r0, #250	; 0xfa
    1182:	00c0      	lsls	r0, r0, #3
    1184:	4b1c      	ldr	r3, [pc, #112]	; (11f8 <sim808_init_http+0x130>)
    1186:	4798      	blx	r3
    1188:	2800      	cmp	r0, #0
    118a:	d101      	bne.n	1190 <sim808_init_http+0xc8>
    118c:	2300      	movs	r3, #0
    118e:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    1190:	4820      	ldr	r0, [pc, #128]	; (1214 <sim808_init_http+0x14c>)
    1192:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    1194:	9902      	ldr	r1, [sp, #8]
    1196:	9a03      	ldr	r2, [sp, #12]
    1198:	9b04      	ldr	r3, [sp, #16]
    119a:	4d15      	ldr	r5, [pc, #84]	; (11f0 <sim808_init_http+0x128>)
    119c:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    119e:	20fa      	movs	r0, #250	; 0xfa
    11a0:	00c0      	lsls	r0, r0, #3
    11a2:	4b15      	ldr	r3, [pc, #84]	; (11f8 <sim808_init_http+0x130>)
    11a4:	4798      	blx	r3
    11a6:	2800      	cmp	r0, #0
    11a8:	d101      	bne.n	11ae <sim808_init_http+0xe6>
    11aa:	2300      	movs	r3, #0
    11ac:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    11ae:	7823      	ldrb	r3, [r4, #0]
    11b0:	2b00      	cmp	r3, #0
    11b2:	d10c      	bne.n	11ce <sim808_init_http+0x106>
			if(fail_counter >= 3) {		//Could not connect to the network.
    11b4:	4653      	mov	r3, sl
    11b6:	2b02      	cmp	r3, #2
    11b8:	d903      	bls.n	11c2 <sim808_init_http+0xfa>
				sim808_fail_to_connect_platform();
    11ba:	4b17      	ldr	r3, [pc, #92]	; (1218 <sim808_init_http+0x150>)
    11bc:	4798      	blx	r3
				fail_counter = 0;
    11be:	2300      	movs	r3, #0
    11c0:	469a      	mov	sl, r3
			}		
			fail_counter++;
    11c2:	4653      	mov	r3, sl
    11c4:	3301      	adds	r3, #1
    11c6:	b2db      	uxtb	r3, r3
    11c8:	469a      	mov	sl, r3
			sim808_reset();			
    11ca:	4b14      	ldr	r3, [pc, #80]	; (121c <sim808_init_http+0x154>)
    11cc:	4798      	blx	r3
		}
	} while(result == 0);
    11ce:	7823      	ldrb	r3, [r4, #0]
    11d0:	2b00      	cmp	r3, #0
    11d2:	d091      	beq.n	10f8 <sim808_init_http+0x30>
}
    11d4:	b007      	add	sp, #28
    11d6:	bc3c      	pop	{r2, r3, r4, r5}
    11d8:	4690      	mov	r8, r2
    11da:	4699      	mov	r9, r3
    11dc:	46a2      	mov	sl, r4
    11de:	46ab      	mov	fp, r5
    11e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11e2:	46c0      	nop			; (mov r8, r8)
    11e4:	0000972c 	.word	0x0000972c
    11e8:	20000ad8 	.word	0x20000ad8
    11ec:	00000625 	.word	0x00000625
    11f0:	00000f2d 	.word	0x00000f2d
    11f4:	00009774 	.word	0x00009774
    11f8:	00001011 	.word	0x00001011
    11fc:	000016e9 	.word	0x000016e9
    1200:	00009794 	.word	0x00009794
    1204:	000097bc 	.word	0x000097bc
    1208:	000097c8 	.word	0x000097c8
    120c:	000097dc 	.word	0x000097dc
    1210:	000097f4 	.word	0x000097f4
    1214:	0000983c 	.word	0x0000983c
    1218:	000004d5 	.word	0x000004d5
    121c:	00001075 	.word	0x00001075

00001220 <sim808_connect>:

uint8_t sim808_connect() {
    1220:	b5f0      	push	{r4, r5, r6, r7, lr}
    1222:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    1224:	2201      	movs	r2, #1
    1226:	466b      	mov	r3, sp
    1228:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    122a:	ac01      	add	r4, sp, #4
    122c:	4913      	ldr	r1, [pc, #76]	; (127c <sim808_connect+0x5c>)
    122e:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1230:	2300      	movs	r3, #0
    1232:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    1234:	4812      	ldr	r0, [pc, #72]	; (1280 <sim808_connect+0x60>)
    1236:	9a03      	ldr	r2, [sp, #12]
    1238:	9b04      	ldr	r3, [sp, #16]
    123a:	4f12      	ldr	r7, [pc, #72]	; (1284 <sim808_connect+0x64>)
    123c:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    123e:	4e12      	ldr	r6, [pc, #72]	; (1288 <sim808_connect+0x68>)
    1240:	1c30      	adds	r0, r6, #0
    1242:	4d12      	ldr	r5, [pc, #72]	; (128c <sim808_connect+0x6c>)
    1244:	47a8      	blx	r5
	delay_ms(2000);
    1246:	20fa      	movs	r0, #250	; 0xfa
    1248:	00c0      	lsls	r0, r0, #3
    124a:	4b11      	ldr	r3, [pc, #68]	; (1290 <sim808_connect+0x70>)
    124c:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    124e:	4811      	ldr	r0, [pc, #68]	; (1294 <sim808_connect+0x74>)
    1250:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    1252:	6861      	ldr	r1, [r4, #4]
    1254:	68a2      	ldr	r2, [r4, #8]
    1256:	68e3      	ldr	r3, [r4, #12]
    1258:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    125a:	1c30      	adds	r0, r6, #0
    125c:	47a8      	blx	r5
    125e:	2800      	cmp	r0, #0
    1260:	d102      	bne.n	1268 <sim808_connect+0x48>
    1262:	2200      	movs	r2, #0
    1264:	466b      	mov	r3, sp
    1266:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    1268:	20fa      	movs	r0, #250	; 0xfa
    126a:	0040      	lsls	r0, r0, #1
    126c:	4b08      	ldr	r3, [pc, #32]	; (1290 <sim808_connect+0x70>)
    126e:	4798      	blx	r3

	return res;
    1270:	466b      	mov	r3, sp
    1272:	7dd8      	ldrb	r0, [r3, #23]
    1274:	b2c0      	uxtb	r0, r0
}
    1276:	b007      	add	sp, #28
    1278:	bdf0      	pop	{r4, r5, r6, r7, pc}
    127a:	46c0      	nop			; (mov r8, r8)
    127c:	0000972c 	.word	0x0000972c
    1280:	00009858 	.word	0x00009858
    1284:	00000f2d 	.word	0x00000f2d
    1288:	00002710 	.word	0x00002710
    128c:	00001011 	.word	0x00001011
    1290:	000016e9 	.word	0x000016e9
    1294:	00009868 	.word	0x00009868

00001298 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    1298:	b570      	push	{r4, r5, r6, lr}
    129a:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    129c:	2380      	movs	r3, #128	; 0x80
    129e:	05db      	lsls	r3, r3, #23
    12a0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    12a2:	2300      	movs	r3, #0
    12a4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    12a6:	22ff      	movs	r2, #255	; 0xff
    12a8:	4668      	mov	r0, sp
    12aa:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    12ac:	2200      	movs	r2, #0
    12ae:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    12b0:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    12b2:	2101      	movs	r1, #1
    12b4:	2024      	movs	r0, #36	; 0x24
    12b6:	466c      	mov	r4, sp
    12b8:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    12ba:	2025      	movs	r0, #37	; 0x25
    12bc:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    12be:	2126      	movs	r1, #38	; 0x26
    12c0:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    12c2:	2127      	movs	r1, #39	; 0x27
    12c4:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    12c6:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    12c8:	2188      	movs	r1, #136	; 0x88
    12ca:	0349      	lsls	r1, r1, #13
    12cc:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    12ce:	212c      	movs	r1, #44	; 0x2c
    12d0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    12d2:	212d      	movs	r1, #45	; 0x2d
    12d4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    12d6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    12d8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    12da:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    12dc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    12de:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    12e0:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    12e2:	2313      	movs	r3, #19
    12e4:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    12e6:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    12e8:	4b20      	ldr	r3, [pc, #128]	; (136c <init_SIM808_uart+0xd4>)
    12ea:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    12ec:	4b20      	ldr	r3, [pc, #128]	; (1370 <init_SIM808_uart+0xd8>)
    12ee:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    12f0:	2301      	movs	r3, #1
    12f2:	425b      	negs	r3, r3
    12f4:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    12f6:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    12f8:	23e1      	movs	r3, #225	; 0xe1
    12fa:	025b      	lsls	r3, r3, #9
    12fc:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    12fe:	4e1d      	ldr	r6, [pc, #116]	; (1374 <init_SIM808_uart+0xdc>)
    1300:	4d1d      	ldr	r5, [pc, #116]	; (1378 <init_SIM808_uart+0xe0>)
    1302:	4c1e      	ldr	r4, [pc, #120]	; (137c <init_SIM808_uart+0xe4>)
    1304:	1c30      	adds	r0, r6, #0
    1306:	1c29      	adds	r1, r5, #0
    1308:	466a      	mov	r2, sp
    130a:	47a0      	blx	r4
    130c:	2800      	cmp	r0, #0
    130e:	d1f9      	bne.n	1304 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1310:	4c18      	ldr	r4, [pc, #96]	; (1374 <init_SIM808_uart+0xdc>)
    1312:	4b1b      	ldr	r3, [pc, #108]	; (1380 <init_SIM808_uart+0xe8>)
    1314:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1316:	4a1b      	ldr	r2, [pc, #108]	; (1384 <init_SIM808_uart+0xec>)
    1318:	4b1b      	ldr	r3, [pc, #108]	; (1388 <init_SIM808_uart+0xf0>)
    131a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    131c:	4a1b      	ldr	r2, [pc, #108]	; (138c <init_SIM808_uart+0xf4>)
    131e:	4b1c      	ldr	r3, [pc, #112]	; (1390 <init_SIM808_uart+0xf8>)
    1320:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    1322:	1c20      	adds	r0, r4, #0
    1324:	4914      	ldr	r1, [pc, #80]	; (1378 <init_SIM808_uart+0xe0>)
    1326:	466a      	mov	r2, sp
    1328:	4b14      	ldr	r3, [pc, #80]	; (137c <init_SIM808_uart+0xe4>)
    132a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    132c:	4e19      	ldr	r6, [pc, #100]	; (1394 <init_SIM808_uart+0xfc>)
    132e:	6833      	ldr	r3, [r6, #0]
    1330:	6898      	ldr	r0, [r3, #8]
    1332:	2100      	movs	r1, #0
    1334:	4d18      	ldr	r5, [pc, #96]	; (1398 <init_SIM808_uart+0x100>)
    1336:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1338:	6833      	ldr	r3, [r6, #0]
    133a:	6858      	ldr	r0, [r3, #4]
    133c:	2100      	movs	r1, #0
    133e:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1340:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1342:	1c28      	adds	r0, r5, #0
    1344:	4b15      	ldr	r3, [pc, #84]	; (139c <init_SIM808_uart+0x104>)
    1346:	4798      	blx	r3
    1348:	231f      	movs	r3, #31
    134a:	4018      	ands	r0, r3
    134c:	2301      	movs	r3, #1
    134e:	4083      	lsls	r3, r0
    1350:	1c18      	adds	r0, r3, #0
    1352:	4b13      	ldr	r3, [pc, #76]	; (13a0 <init_SIM808_uart+0x108>)
    1354:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1356:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1358:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    135a:	2b00      	cmp	r3, #0
    135c:	d1fc      	bne.n	1358 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    135e:	682a      	ldr	r2, [r5, #0]
    1360:	2302      	movs	r3, #2
    1362:	4313      	orrs	r3, r2
    1364:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    1366:	b010      	add	sp, #64	; 0x40
    1368:	bd70      	pop	{r4, r5, r6, pc}
    136a:	46c0      	nop			; (mov r8, r8)
    136c:	000a0002 	.word	0x000a0002
    1370:	00090002 	.word	0x00090002
    1374:	20002344 	.word	0x20002344
    1378:	42000800 	.word	0x42000800
    137c:	00002171 	.word	0x00002171
    1380:	2000240c 	.word	0x2000240c
    1384:	00000f15 	.word	0x00000f15
    1388:	20002408 	.word	0x20002408
    138c:	00000ee9 	.word	0x00000ee9
    1390:	20002404 	.word	0x20002404
    1394:	20000070 	.word	0x20000070
    1398:	000034e5 	.word	0x000034e5
    139c:	00002091 	.word	0x00002091
    13a0:	e000e100 	.word	0xe000e100

000013a4 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    13a4:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    13a6:	4c06      	ldr	r4, [pc, #24]	; (13c0 <init_sim808_usart_callbacks+0x1c>)
    13a8:	1c20      	adds	r0, r4, #0
    13aa:	4906      	ldr	r1, [pc, #24]	; (13c4 <init_sim808_usart_callbacks+0x20>)
    13ac:	2200      	movs	r2, #0
    13ae:	4b06      	ldr	r3, [pc, #24]	; (13c8 <init_sim808_usart_callbacks+0x24>)
    13b0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    13b2:	2331      	movs	r3, #49	; 0x31
    13b4:	5ce1      	ldrb	r1, [r4, r3]
    13b6:	2203      	movs	r2, #3
    13b8:	430a      	orrs	r2, r1
    13ba:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    13bc:	bd10      	pop	{r4, pc}
    13be:	46c0      	nop			; (mov r8, r8)
    13c0:	20002344 	.word	0x20002344
    13c4:	00000e7d 	.word	0x00000e7d
    13c8:	0000255d 	.word	0x0000255d

000013cc <sim808_init_commands>:

void sim808_init_commands() {
    13cc:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    13ce:	491c      	ldr	r1, [pc, #112]	; (1440 <sim808_init_commands+0x74>)
    13d0:	4b1c      	ldr	r3, [pc, #112]	; (1444 <sim808_init_commands+0x78>)
    13d2:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    13d4:	4b1c      	ldr	r3, [pc, #112]	; (1448 <sim808_init_commands+0x7c>)
    13d6:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    13d8:	2200      	movs	r2, #0
    13da:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    13dc:	491b      	ldr	r1, [pc, #108]	; (144c <sim808_init_commands+0x80>)
    13de:	481c      	ldr	r0, [pc, #112]	; (1450 <sim808_init_commands+0x84>)
    13e0:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    13e2:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    13e4:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    13e6:	491b      	ldr	r1, [pc, #108]	; (1454 <sim808_init_commands+0x88>)
    13e8:	481b      	ldr	r0, [pc, #108]	; (1458 <sim808_init_commands+0x8c>)
    13ea:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    13ec:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    13ee:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    13f0:	491a      	ldr	r1, [pc, #104]	; (145c <sim808_init_commands+0x90>)
    13f2:	481b      	ldr	r0, [pc, #108]	; (1460 <sim808_init_commands+0x94>)
    13f4:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    13f6:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    13f8:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    13fa:	491a      	ldr	r1, [pc, #104]	; (1464 <sim808_init_commands+0x98>)
    13fc:	481a      	ldr	r0, [pc, #104]	; (1468 <sim808_init_commands+0x9c>)
    13fe:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    1400:	2001      	movs	r0, #1
    1402:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    1404:	4c19      	ldr	r4, [pc, #100]	; (146c <sim808_init_commands+0xa0>)
    1406:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    1408:	4c19      	ldr	r4, [pc, #100]	; (1470 <sim808_init_commands+0xa4>)
    140a:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    140c:	4919      	ldr	r1, [pc, #100]	; (1474 <sim808_init_commands+0xa8>)
    140e:	4c1a      	ldr	r4, [pc, #104]	; (1478 <sim808_init_commands+0xac>)
    1410:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    1412:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    1414:	4c19      	ldr	r4, [pc, #100]	; (147c <sim808_init_commands+0xb0>)
    1416:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    1418:	4919      	ldr	r1, [pc, #100]	; (1480 <sim808_init_commands+0xb4>)
    141a:	4c1a      	ldr	r4, [pc, #104]	; (1484 <sim808_init_commands+0xb8>)
    141c:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    141e:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    1420:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    1422:	4819      	ldr	r0, [pc, #100]	; (1488 <sim808_init_commands+0xbc>)
    1424:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    1426:	4919      	ldr	r1, [pc, #100]	; (148c <sim808_init_commands+0xc0>)
    1428:	4819      	ldr	r0, [pc, #100]	; (1490 <sim808_init_commands+0xc4>)
    142a:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    142c:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    142e:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    1430:	4818      	ldr	r0, [pc, #96]	; (1494 <sim808_init_commands+0xc8>)
    1432:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    1434:	4918      	ldr	r1, [pc, #96]	; (1498 <sim808_init_commands+0xcc>)
    1436:	4819      	ldr	r0, [pc, #100]	; (149c <sim808_init_commands+0xd0>)
    1438:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    143a:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    143c:	604b      	str	r3, [r1, #4]
    143e:	bd10      	pop	{r4, pc}
    1440:	200005bc 	.word	0x200005bc
    1444:	00009878 	.word	0x00009878
    1448:	0000972c 	.word	0x0000972c
    144c:	20000130 	.word	0x20000130
    1450:	00009880 	.word	0x00009880
    1454:	200005a8 	.word	0x200005a8
    1458:	00009888 	.word	0x00009888
    145c:	20000a08 	.word	0x20000a08
    1460:	00009898 	.word	0x00009898
    1464:	20000150 	.word	0x20000150
    1468:	000098a8 	.word	0x000098a8
    146c:	000098b8 	.word	0x000098b8
    1470:	00000be9 	.word	0x00000be9
    1474:	20000140 	.word	0x20000140
    1478:	000098c4 	.word	0x000098c4
    147c:	000098d4 	.word	0x000098d4
    1480:	20000564 	.word	0x20000564
    1484:	000098e0 	.word	0x000098e0
    1488:	00000bd1 	.word	0x00000bd1
    148c:	20000ac8 	.word	0x20000ac8
    1490:	000098f0 	.word	0x000098f0
    1494:	00000b1d 	.word	0x00000b1d
    1498:	200009dc 	.word	0x200009dc
    149c:	00009900 	.word	0x00009900

000014a0 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    14a0:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	gps_logging_enabled = 1;
    14a2:	2401      	movs	r4, #1
    14a4:	4b37      	ldr	r3, [pc, #220]	; (1584 <sim808_init+0xe4>)
    14a6:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    14a8:	4937      	ldr	r1, [pc, #220]	; (1588 <sim808_init+0xe8>)
    14aa:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    14ac:	2300      	movs	r3, #0
    14ae:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    14b0:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    14b2:	201b      	movs	r0, #27
    14b4:	4b35      	ldr	r3, [pc, #212]	; (158c <sim808_init+0xec>)
    14b6:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    14b8:	2280      	movs	r2, #128	; 0x80
    14ba:	0512      	lsls	r2, r2, #20
    14bc:	4b34      	ldr	r3, [pc, #208]	; (1590 <sim808_init+0xf0>)
    14be:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    14c0:	4b34      	ldr	r3, [pc, #208]	; (1594 <sim808_init+0xf4>)
    14c2:	4798      	blx	r3
	init_sim808_usart_callbacks();
    14c4:	4b34      	ldr	r3, [pc, #208]	; (1598 <sim808_init+0xf8>)
    14c6:	4798      	blx	r3
	sim808_init_commands();
    14c8:	4b34      	ldr	r3, [pc, #208]	; (159c <sim808_init+0xfc>)
    14ca:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    14cc:	4b34      	ldr	r3, [pc, #208]	; (15a0 <sim808_init+0x100>)
    14ce:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    14d0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    14d4:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    14d6:	4c33      	ldr	r4, [pc, #204]	; (15a4 <sim808_init+0x104>)
    14d8:	1c20      	adds	r0, r4, #0
    14da:	4933      	ldr	r1, [pc, #204]	; (15a8 <sim808_init+0x108>)
    14dc:	2201      	movs	r2, #1
    14de:	4b33      	ldr	r3, [pc, #204]	; (15ac <sim808_init+0x10c>)
    14e0:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    14e2:	1c20      	adds	r0, r4, #0
    14e4:	4932      	ldr	r1, [pc, #200]	; (15b0 <sim808_init+0x110>)
    14e6:	2201      	movs	r2, #1
    14e8:	4b32      	ldr	r3, [pc, #200]	; (15b4 <sim808_init+0x114>)
    14ea:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    14ec:	4b32      	ldr	r3, [pc, #200]	; (15b8 <sim808_init+0x118>)
    14ee:	6818      	ldr	r0, [r3, #0]
    14f0:	6859      	ldr	r1, [r3, #4]
    14f2:	689a      	ldr	r2, [r3, #8]
    14f4:	68db      	ldr	r3, [r3, #12]
    14f6:	4c31      	ldr	r4, [pc, #196]	; (15bc <sim808_init+0x11c>)
    14f8:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    14fa:	20fa      	movs	r0, #250	; 0xfa
    14fc:	0040      	lsls	r0, r0, #1
    14fe:	4b30      	ldr	r3, [pc, #192]	; (15c0 <sim808_init+0x120>)
    1500:	4798      	blx	r3
    1502:	2800      	cmp	r0, #0
    1504:	d10a      	bne.n	151c <sim808_init+0x7c>
		//Enable the module if turned off:
		delay_ms(400);
    1506:	20c8      	movs	r0, #200	; 0xc8
    1508:	0040      	lsls	r0, r0, #1
    150a:	4e2e      	ldr	r6, [pc, #184]	; (15c4 <sim808_init+0x124>)
    150c:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    150e:	4c20      	ldr	r4, [pc, #128]	; (1590 <sim808_init+0xf0>)
    1510:	2580      	movs	r5, #128	; 0x80
    1512:	052d      	lsls	r5, r5, #20
    1514:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(6000);
    1516:	482c      	ldr	r0, [pc, #176]	; (15c8 <sim808_init+0x128>)
    1518:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    151a:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    151c:	4c21      	ldr	r4, [pc, #132]	; (15a4 <sim808_init+0x104>)
    151e:	2531      	movs	r5, #49	; 0x31
    1520:	5d63      	ldrb	r3, [r4, r5]
    1522:	2202      	movs	r2, #2
    1524:	4393      	bics	r3, r2
    1526:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    1528:	4b28      	ldr	r3, [pc, #160]	; (15cc <sim808_init+0x12c>)
    152a:	6818      	ldr	r0, [r3, #0]
    152c:	6859      	ldr	r1, [r3, #4]
    152e:	689a      	ldr	r2, [r3, #8]
    1530:	68db      	ldr	r3, [r3, #12]
    1532:	4e22      	ldr	r6, [pc, #136]	; (15bc <sim808_init+0x11c>)
    1534:	47b0      	blx	r6
		delay_ms(400);
    1536:	20c8      	movs	r0, #200	; 0xc8
    1538:	0040      	lsls	r0, r0, #1
    153a:	4b22      	ldr	r3, [pc, #136]	; (15c4 <sim808_init+0x124>)
    153c:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    153e:	4b24      	ldr	r3, [pc, #144]	; (15d0 <sim808_init+0x130>)
    1540:	6818      	ldr	r0, [r3, #0]
    1542:	6859      	ldr	r1, [r3, #4]
    1544:	689a      	ldr	r2, [r3, #8]
    1546:	68db      	ldr	r3, [r3, #12]
    1548:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    154a:	5d62      	ldrb	r2, [r4, r5]
    154c:	2302      	movs	r3, #2
    154e:	4313      	orrs	r3, r2
    1550:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1552:	1c20      	adds	r0, r4, #0
    1554:	4916      	ldr	r1, [pc, #88]	; (15b0 <sim808_init+0x110>)
    1556:	2201      	movs	r2, #1
    1558:	4b16      	ldr	r3, [pc, #88]	; (15b4 <sim808_init+0x114>)
    155a:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    155c:	25fa      	movs	r5, #250	; 0xfa
    155e:	006d      	lsls	r5, r5, #1
    1560:	1c28      	adds	r0, r5, #0
    1562:	4c17      	ldr	r4, [pc, #92]	; (15c0 <sim808_init+0x120>)
    1564:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1566:	4b1b      	ldr	r3, [pc, #108]	; (15d4 <sim808_init+0x134>)
    1568:	6818      	ldr	r0, [r3, #0]
    156a:	6859      	ldr	r1, [r3, #4]
    156c:	689a      	ldr	r2, [r3, #8]
    156e:	68db      	ldr	r3, [r3, #12]
    1570:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1572:	1c28      	adds	r0, r5, #0
    1574:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1576:	4d18      	ldr	r5, [pc, #96]	; (15d8 <sim808_init+0x138>)
		connection = sim808_connect();	
    1578:	4c18      	ldr	r4, [pc, #96]	; (15dc <sim808_init+0x13c>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    157a:	47a8      	blx	r5
		connection = sim808_connect();	
    157c:	47a0      	blx	r4
	} while(connection == 0);
    157e:	2800      	cmp	r0, #0
    1580:	d0fb      	beq.n	157a <sim808_init+0xda>
}
    1582:	bd70      	pop	{r4, r5, r6, pc}
    1584:	200005b8 	.word	0x200005b8
    1588:	20002318 	.word	0x20002318
    158c:	00001cb1 	.word	0x00001cb1
    1590:	41004400 	.word	0x41004400
    1594:	00001299 	.word	0x00001299
    1598:	000013a5 	.word	0x000013a5
    159c:	000013cd 	.word	0x000013cd
    15a0:	2000000c 	.word	0x2000000c
    15a4:	20002344 	.word	0x20002344
    15a8:	00000e81 	.word	0x00000e81
    15ac:	0000255d 	.word	0x0000255d
    15b0:	20000160 	.word	0x20000160
    15b4:	00002575 	.word	0x00002575
    15b8:	200009dc 	.word	0x200009dc
    15bc:	00000f2d 	.word	0x00000f2d
    15c0:	00001011 	.word	0x00001011
    15c4:	000016e9 	.word	0x000016e9
    15c8:	00001770 	.word	0x00001770
    15cc:	200005bc 	.word	0x200005bc
    15d0:	20000130 	.word	0x20000130
    15d4:	200005a8 	.word	0x200005a8
    15d8:	000010c9 	.word	0x000010c9
    15dc:	00001221 	.word	0x00001221

000015e0 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    15e0:	b510      	push	{r4, lr}
    15e2:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    15e4:	aa01      	add	r2, sp, #4
    15e6:	2300      	movs	r3, #0
    15e8:	2100      	movs	r1, #0
    15ea:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    15ec:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    15ee:	2400      	movs	r4, #0
    15f0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    15f2:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    15f4:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    15f6:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    15f8:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    15fa:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    15fc:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    15fe:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1600:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1602:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1604:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1606:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1608:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    160a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    160c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    160e:	2304      	movs	r3, #4
    1610:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    1612:	23a0      	movs	r3, #160	; 0xa0
    1614:	00db      	lsls	r3, r3, #3
    1616:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    1618:	232a      	movs	r3, #42	; 0x2a
    161a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    161c:	2329      	movs	r3, #41	; 0x29
    161e:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    1620:	2328      	movs	r3, #40	; 0x28
    1622:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    1624:	4c07      	ldr	r4, [pc, #28]	; (1644 <configure_tc_bg+0x64>)
    1626:	1c20      	adds	r0, r4, #0
    1628:	4907      	ldr	r1, [pc, #28]	; (1648 <configure_tc_bg+0x68>)
    162a:	4b08      	ldr	r3, [pc, #32]	; (164c <configure_tc_bg+0x6c>)
    162c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    162e:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1630:	217f      	movs	r1, #127	; 0x7f
    1632:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1634:	438b      	bics	r3, r1
    1636:	d1fc      	bne.n	1632 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1638:	8811      	ldrh	r1, [r2, #0]
    163a:	2302      	movs	r3, #2
    163c:	430b      	orrs	r3, r1
    163e:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    1640:	b00e      	add	sp, #56	; 0x38
    1642:	bd10      	pop	{r4, pc}
    1644:	200023c4 	.word	0x200023c4
    1648:	42002c00 	.word	0x42002c00
    164c:	00002df5 	.word	0x00002df5

00001650 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    1650:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    1652:	20ff      	movs	r0, #255	; 0xff
    1654:	4b01      	ldr	r3, [pc, #4]	; (165c <configure_tc+0xc>)
    1656:	4798      	blx	r3
}
    1658:	bd08      	pop	{r3, pc}
    165a:	46c0      	nop			; (mov r8, r8)
    165c:	000015e1 	.word	0x000015e1

00001660 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    1660:	b510      	push	{r4, lr}
    1662:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    1664:	4c0c      	ldr	r4, [pc, #48]	; (1698 <configure_tc_callbacks+0x38>)
    1666:	1c20      	adds	r0, r4, #0
    1668:	2200      	movs	r2, #0
    166a:	4b0c      	ldr	r3, [pc, #48]	; (169c <configure_tc_callbacks+0x3c>)
    166c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    166e:	6820      	ldr	r0, [r4, #0]
    1670:	4b0b      	ldr	r3, [pc, #44]	; (16a0 <configure_tc_callbacks+0x40>)
    1672:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1674:	4b0b      	ldr	r3, [pc, #44]	; (16a4 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1676:	5c1b      	ldrb	r3, [r3, r0]
    1678:	211f      	movs	r1, #31
    167a:	4019      	ands	r1, r3
    167c:	2301      	movs	r3, #1
    167e:	1c1a      	adds	r2, r3, #0
    1680:	408a      	lsls	r2, r1
    1682:	1c11      	adds	r1, r2, #0
    1684:	4a08      	ldr	r2, [pc, #32]	; (16a8 <configure_tc_callbacks+0x48>)
    1686:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1688:	7e61      	ldrb	r1, [r4, #25]
    168a:	2201      	movs	r2, #1
    168c:	430a      	orrs	r2, r1
    168e:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1690:	6822      	ldr	r2, [r4, #0]
    1692:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    1694:	bd10      	pop	{r4, pc}
    1696:	46c0      	nop			; (mov r8, r8)
    1698:	200023c4 	.word	0x200023c4
    169c:	00003069 	.word	0x00003069
    16a0:	00002dbd 	.word	0x00002dbd
    16a4:	00009904 	.word	0x00009904
    16a8:	e000e100 	.word	0xe000e100

000016ac <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    16ac:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    16ae:	2000      	movs	r0, #0
    16b0:	4b08      	ldr	r3, [pc, #32]	; (16d4 <delay_init+0x28>)
    16b2:	4798      	blx	r3
	cycles_per_ms /= 1000;
    16b4:	4c08      	ldr	r4, [pc, #32]	; (16d8 <delay_init+0x2c>)
    16b6:	21fa      	movs	r1, #250	; 0xfa
    16b8:	0089      	lsls	r1, r1, #2
    16ba:	47a0      	blx	r4
    16bc:	4b07      	ldr	r3, [pc, #28]	; (16dc <delay_init+0x30>)
    16be:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    16c0:	21fa      	movs	r1, #250	; 0xfa
    16c2:	0089      	lsls	r1, r1, #2
    16c4:	47a0      	blx	r4
    16c6:	4b06      	ldr	r3, [pc, #24]	; (16e0 <delay_init+0x34>)
    16c8:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    16ca:	2205      	movs	r2, #5
    16cc:	4b05      	ldr	r3, [pc, #20]	; (16e4 <delay_init+0x38>)
    16ce:	601a      	str	r2, [r3, #0]
}
    16d0:	bd10      	pop	{r4, pc}
    16d2:	46c0      	nop			; (mov r8, r8)
    16d4:	00002b6d 	.word	0x00002b6d
    16d8:	00007669 	.word	0x00007669
    16dc:	20000008 	.word	0x20000008
    16e0:	20000004 	.word	0x20000004
    16e4:	e000e010 	.word	0xe000e010

000016e8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    16e8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    16ea:	4b08      	ldr	r3, [pc, #32]	; (170c <delay_cycles_ms+0x24>)
    16ec:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    16ee:	4a08      	ldr	r2, [pc, #32]	; (1710 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    16f0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    16f2:	2180      	movs	r1, #128	; 0x80
    16f4:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    16f6:	e006      	b.n	1706 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    16f8:	2c00      	cmp	r4, #0
    16fa:	d004      	beq.n	1706 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    16fc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    16fe:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1700:	6813      	ldr	r3, [r2, #0]
    1702:	420b      	tst	r3, r1
    1704:	d0fc      	beq.n	1700 <delay_cycles_ms+0x18>
    1706:	3801      	subs	r0, #1
    1708:	d2f6      	bcs.n	16f8 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    170a:	bd30      	pop	{r4, r5, pc}
    170c:	20000008 	.word	0x20000008
    1710:	e000e010 	.word	0xe000e010

00001714 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1714:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1716:	2200      	movs	r2, #0
    1718:	2300      	movs	r3, #0
    171a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    171c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    171e:	2100      	movs	r1, #0
    1720:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1722:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1724:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    1726:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    1728:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    172a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    172c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    172e:	24c0      	movs	r4, #192	; 0xc0
    1730:	0164      	lsls	r4, r4, #5
    1732:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1734:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1736:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    1738:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    173a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    173c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    173e:	242a      	movs	r4, #42	; 0x2a
    1740:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    1742:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    1744:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    1746:	2424      	movs	r4, #36	; 0x24
    1748:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    174a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    174c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    174e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    1750:	232b      	movs	r3, #43	; 0x2b
    1752:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    1754:	232c      	movs	r3, #44	; 0x2c
    1756:	54c1      	strb	r1, [r0, r3]
}
    1758:	bd10      	pop	{r4, pc}
    175a:	46c0      	nop			; (mov r8, r8)

0000175c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    175c:	b5f0      	push	{r4, r5, r6, r7, lr}
    175e:	465f      	mov	r7, fp
    1760:	4656      	mov	r6, sl
    1762:	464d      	mov	r5, r9
    1764:	4644      	mov	r4, r8
    1766:	b4f0      	push	{r4, r5, r6, r7}
    1768:	b099      	sub	sp, #100	; 0x64
    176a:	1c06      	adds	r6, r0, #0
    176c:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    176e:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1770:	4bbc      	ldr	r3, [pc, #752]	; (1a64 <adc_init+0x308>)
    1772:	6a18      	ldr	r0, [r3, #32]
    1774:	2280      	movs	r2, #128	; 0x80
    1776:	0252      	lsls	r2, r2, #9
    1778:	4302      	orrs	r2, r0
    177a:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    177c:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    177e:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1780:	07da      	lsls	r2, r3, #31
    1782:	d500      	bpl.n	1786 <adc_init+0x2a>
    1784:	e1f6      	b.n	1b74 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    1786:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    1788:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    178a:	0799      	lsls	r1, r3, #30
    178c:	d500      	bpl.n	1790 <adc_init+0x34>
    178e:	e1f1      	b.n	1b74 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    1790:	7863      	ldrb	r3, [r4, #1]
    1792:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    1794:	2b00      	cmp	r3, #0
    1796:	d000      	beq.n	179a <adc_init+0x3e>
    1798:	e1dc      	b.n	1b54 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    179a:	4bb3      	ldr	r3, [pc, #716]	; (1a68 <adc_init+0x30c>)
    179c:	6c19      	ldr	r1, [r3, #64]	; 0x40
    179e:	2204      	movs	r2, #4
    17a0:	430a      	orrs	r2, r1
    17a2:	641a      	str	r2, [r3, #64]	; 0x40
    17a4:	e1d6      	b.n	1b54 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    17a6:	7d23      	ldrb	r3, [r4, #20]
    17a8:	2b00      	cmp	r3, #0
    17aa:	d102      	bne.n	17b2 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    17ac:	2301      	movs	r3, #1
    17ae:	7773      	strb	r3, [r6, #29]
    17b0:	e001      	b.n	17b6 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    17b2:	2300      	movs	r3, #0
    17b4:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    17b6:	6832      	ldr	r2, [r6, #0]
    17b8:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    17ba:	7823      	ldrb	r3, [r4, #0]
    17bc:	4668      	mov	r0, sp
    17be:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    17c0:	201e      	movs	r0, #30
    17c2:	a902      	add	r1, sp, #8
    17c4:	4ba9      	ldr	r3, [pc, #676]	; (1a6c <adc_init+0x310>)
    17c6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    17c8:	201e      	movs	r0, #30
    17ca:	4ba9      	ldr	r3, [pc, #676]	; (1a70 <adc_init+0x314>)
    17cc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    17ce:	232c      	movs	r3, #44	; 0x2c
    17d0:	5ce3      	ldrb	r3, [r4, r3]
    17d2:	2b00      	cmp	r3, #0
    17d4:	d042      	beq.n	185c <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    17d6:	222b      	movs	r2, #43	; 0x2b
    17d8:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    17da:	7b21      	ldrb	r1, [r4, #12]
    17dc:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    17de:	194a      	adds	r2, r1, r5
    17e0:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    17e2:	18d3      	adds	r3, r2, r3
    17e4:	b2db      	uxtb	r3, r3
    17e6:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    17e8:	429a      	cmp	r2, r3
    17ea:	d221      	bcs.n	1830 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    17ec:	4aa1      	ldr	r2, [pc, #644]	; (1a74 <adc_init+0x318>)
    17ee:	4693      	mov	fp, r2
    17f0:	4ba1      	ldr	r3, [pc, #644]	; (1a78 <adc_init+0x31c>)
    17f2:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    17f4:	270f      	movs	r7, #15
    17f6:	402f      	ands	r7, r5
    17f8:	7b23      	ldrb	r3, [r4, #12]
    17fa:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    17fc:	a804      	add	r0, sp, #16
    17fe:	4659      	mov	r1, fp
    1800:	2250      	movs	r2, #80	; 0x50
    1802:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1804:	2f13      	cmp	r7, #19
    1806:	d80c      	bhi.n	1822 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1808:	00bf      	lsls	r7, r7, #2
    180a:	ab04      	add	r3, sp, #16
    180c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    180e:	a903      	add	r1, sp, #12
    1810:	2300      	movs	r3, #0
    1812:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1814:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1816:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1818:	2301      	movs	r3, #1
    181a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    181c:	b2c0      	uxtb	r0, r0
    181e:	4a97      	ldr	r2, [pc, #604]	; (1a7c <adc_init+0x320>)
    1820:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    1822:	3501      	adds	r5, #1
    1824:	b2ed      	uxtb	r5, r5
    1826:	4640      	mov	r0, r8
    1828:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    182a:	b2db      	uxtb	r3, r3
    182c:	454b      	cmp	r3, r9
    182e:	d3e1      	bcc.n	17f4 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    1830:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1832:	a804      	add	r0, sp, #16
    1834:	498f      	ldr	r1, [pc, #572]	; (1a74 <adc_init+0x318>)
    1836:	2250      	movs	r2, #80	; 0x50
    1838:	4b8f      	ldr	r3, [pc, #572]	; (1a78 <adc_init+0x31c>)
    183a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    183c:	2d13      	cmp	r5, #19
    183e:	d837      	bhi.n	18b0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1840:	00ad      	lsls	r5, r5, #2
    1842:	ab04      	add	r3, sp, #16
    1844:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1846:	a903      	add	r1, sp, #12
    1848:	2300      	movs	r3, #0
    184a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    184c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    184e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1850:	2301      	movs	r3, #1
    1852:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1854:	b2c0      	uxtb	r0, r0
    1856:	4b89      	ldr	r3, [pc, #548]	; (1a7c <adc_init+0x320>)
    1858:	4798      	blx	r3
    185a:	e029      	b.n	18b0 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    185c:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    185e:	a804      	add	r0, sp, #16
    1860:	4984      	ldr	r1, [pc, #528]	; (1a74 <adc_init+0x318>)
    1862:	2250      	movs	r2, #80	; 0x50
    1864:	4b84      	ldr	r3, [pc, #528]	; (1a78 <adc_init+0x31c>)
    1866:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1868:	2d13      	cmp	r5, #19
    186a:	d80c      	bhi.n	1886 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    186c:	00ad      	lsls	r5, r5, #2
    186e:	ab04      	add	r3, sp, #16
    1870:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1872:	a903      	add	r1, sp, #12
    1874:	2300      	movs	r3, #0
    1876:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1878:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    187a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    187c:	2301      	movs	r3, #1
    187e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1880:	b2c0      	uxtb	r0, r0
    1882:	4b7e      	ldr	r3, [pc, #504]	; (1a7c <adc_init+0x320>)
    1884:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    1886:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1888:	a804      	add	r0, sp, #16
    188a:	497a      	ldr	r1, [pc, #488]	; (1a74 <adc_init+0x318>)
    188c:	2250      	movs	r2, #80	; 0x50
    188e:	4b7a      	ldr	r3, [pc, #488]	; (1a78 <adc_init+0x31c>)
    1890:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1892:	2d13      	cmp	r5, #19
    1894:	d80c      	bhi.n	18b0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1896:	00ad      	lsls	r5, r5, #2
    1898:	ab04      	add	r3, sp, #16
    189a:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    189c:	a903      	add	r1, sp, #12
    189e:	2300      	movs	r3, #0
    18a0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    18a2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    18a4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    18a6:	2301      	movs	r3, #1
    18a8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    18aa:	b2c0      	uxtb	r0, r0
    18ac:	4b73      	ldr	r3, [pc, #460]	; (1a7c <adc_init+0x320>)
    18ae:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    18b0:	7d63      	ldrb	r3, [r4, #21]
    18b2:	009b      	lsls	r3, r3, #2
    18b4:	b2db      	uxtb	r3, r3
    18b6:	9901      	ldr	r1, [sp, #4]
    18b8:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    18ba:	7da3      	ldrb	r3, [r4, #22]
    18bc:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    18be:	7862      	ldrb	r2, [r4, #1]
    18c0:	4313      	orrs	r3, r2
    18c2:	b2db      	uxtb	r3, r3
    18c4:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    18c6:	7923      	ldrb	r3, [r4, #4]
    18c8:	2b34      	cmp	r3, #52	; 0x34
    18ca:	d900      	bls.n	18ce <adc_init+0x172>
    18cc:	e140      	b.n	1b50 <adc_init+0x3f4>
    18ce:	009b      	lsls	r3, r3, #2
    18d0:	4a6b      	ldr	r2, [pc, #428]	; (1a80 <adc_init+0x324>)
    18d2:	58d3      	ldr	r3, [r2, r3]
    18d4:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    18d6:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18d8:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    18da:	2301      	movs	r3, #1
    18dc:	e01a      	b.n	1914 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    18de:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    18e0:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18e2:	2510      	movs	r5, #16
    18e4:	e016      	b.n	1914 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    18e6:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18e8:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    18ea:	2301      	movs	r3, #1
    18ec:	e012      	b.n	1914 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    18ee:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18f0:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    18f2:	2300      	movs	r3, #0
    18f4:	e00e      	b.n	1914 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    18f6:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    18f8:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    18fa:	2300      	movs	r3, #0
    18fc:	e00a      	b.n	1914 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    18fe:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1900:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1902:	2300      	movs	r3, #0
    1904:	e006      	b.n	1914 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1906:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1908:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    190a:	2300      	movs	r3, #0
    190c:	e002      	b.n	1914 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    190e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1910:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    1912:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1914:	011b      	lsls	r3, r3, #4
    1916:	2170      	movs	r1, #112	; 0x70
    1918:	400b      	ands	r3, r1
    191a:	4313      	orrs	r3, r2
    191c:	9a01      	ldr	r2, [sp, #4]
    191e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1920:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    1922:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1924:	2b3f      	cmp	r3, #63	; 0x3f
    1926:	d900      	bls.n	192a <adc_init+0x1ce>
    1928:	e124      	b.n	1b74 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    192a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    192c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    192e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1930:	b25b      	sxtb	r3, r3
    1932:	2b00      	cmp	r3, #0
    1934:	dbfb      	blt.n	192e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1936:	7ce2      	ldrb	r2, [r4, #19]
    1938:	8863      	ldrh	r3, [r4, #2]
    193a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    193c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    193e:	5ca2      	ldrb	r2, [r4, r2]
    1940:	00d2      	lsls	r2, r2, #3
    1942:	4313      	orrs	r3, r2
    1944:	7d22      	ldrb	r2, [r4, #20]
    1946:	0092      	lsls	r2, r2, #2
    1948:	4313      	orrs	r3, r2
    194a:	7ca2      	ldrb	r2, [r4, #18]
    194c:	0052      	lsls	r2, r2, #1
    194e:	4313      	orrs	r3, r2
    1950:	432b      	orrs	r3, r5
    1952:	9801      	ldr	r0, [sp, #4]
    1954:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1956:	7e23      	ldrb	r3, [r4, #24]
    1958:	2b00      	cmp	r3, #0
    195a:	d101      	bne.n	1960 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    195c:	6831      	ldr	r1, [r6, #0]
    195e:	e097      	b.n	1a90 <adc_init+0x334>
		switch (resolution) {
    1960:	2d10      	cmp	r5, #16
    1962:	d05f      	beq.n	1a24 <adc_init+0x2c8>
    1964:	d802      	bhi.n	196c <adc_init+0x210>
    1966:	2d00      	cmp	r5, #0
    1968:	d03c      	beq.n	19e4 <adc_init+0x288>
    196a:	e7f7      	b.n	195c <adc_init+0x200>
    196c:	2d20      	cmp	r5, #32
    196e:	d019      	beq.n	19a4 <adc_init+0x248>
    1970:	2d30      	cmp	r5, #48	; 0x30
    1972:	d1f3      	bne.n	195c <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1974:	7ce2      	ldrb	r2, [r4, #19]
    1976:	2a00      	cmp	r2, #0
    1978:	d00a      	beq.n	1990 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    197a:	69e2      	ldr	r2, [r4, #28]
    197c:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    197e:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1980:	2aff      	cmp	r2, #255	; 0xff
    1982:	d900      	bls.n	1986 <adc_init+0x22a>
    1984:	e0f6      	b.n	1b74 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    1986:	6a22      	ldr	r2, [r4, #32]
    1988:	3280      	adds	r2, #128	; 0x80
    198a:	2aff      	cmp	r2, #255	; 0xff
    198c:	d900      	bls.n	1990 <adc_init+0x234>
    198e:	e0f1      	b.n	1b74 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1990:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    1992:	69e1      	ldr	r1, [r4, #28]
    1994:	29ff      	cmp	r1, #255	; 0xff
    1996:	dd00      	ble.n	199a <adc_init+0x23e>
    1998:	e0ec      	b.n	1b74 <adc_init+0x418>
    199a:	6a22      	ldr	r2, [r4, #32]
    199c:	2aff      	cmp	r2, #255	; 0xff
    199e:	dd00      	ble.n	19a2 <adc_init+0x246>
    19a0:	e0e8      	b.n	1b74 <adc_init+0x418>
    19a2:	e7db      	b.n	195c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    19a4:	7ce2      	ldrb	r2, [r4, #19]
    19a6:	2a00      	cmp	r2, #0
    19a8:	d011      	beq.n	19ce <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    19aa:	69e0      	ldr	r0, [r4, #28]
    19ac:	2280      	movs	r2, #128	; 0x80
    19ae:	0092      	lsls	r2, r2, #2
    19b0:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19b2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    19b4:	4a33      	ldr	r2, [pc, #204]	; (1a84 <adc_init+0x328>)
    19b6:	4291      	cmp	r1, r2
    19b8:	d900      	bls.n	19bc <adc_init+0x260>
    19ba:	e0db      	b.n	1b74 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    19bc:	6a20      	ldr	r0, [r4, #32]
    19be:	2280      	movs	r2, #128	; 0x80
    19c0:	0092      	lsls	r2, r2, #2
    19c2:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19c4:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    19c6:	4a2f      	ldr	r2, [pc, #188]	; (1a84 <adc_init+0x328>)
    19c8:	4291      	cmp	r1, r2
    19ca:	d900      	bls.n	19ce <adc_init+0x272>
    19cc:	e0d2      	b.n	1b74 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19ce:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    19d0:	4a2c      	ldr	r2, [pc, #176]	; (1a84 <adc_init+0x328>)
    19d2:	69e1      	ldr	r1, [r4, #28]
    19d4:	4291      	cmp	r1, r2
    19d6:	dd00      	ble.n	19da <adc_init+0x27e>
    19d8:	e0cc      	b.n	1b74 <adc_init+0x418>
    19da:	6a21      	ldr	r1, [r4, #32]
    19dc:	4291      	cmp	r1, r2
    19de:	dd00      	ble.n	19e2 <adc_init+0x286>
    19e0:	e0c8      	b.n	1b74 <adc_init+0x418>
    19e2:	e7bb      	b.n	195c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    19e4:	7ce2      	ldrb	r2, [r4, #19]
    19e6:	2a00      	cmp	r2, #0
    19e8:	d011      	beq.n	1a0e <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    19ea:	69e2      	ldr	r2, [r4, #28]
    19ec:	2080      	movs	r0, #128	; 0x80
    19ee:	0100      	lsls	r0, r0, #4
    19f0:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19f2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    19f4:	4a24      	ldr	r2, [pc, #144]	; (1a88 <adc_init+0x32c>)
    19f6:	4291      	cmp	r1, r2
    19f8:	d900      	bls.n	19fc <adc_init+0x2a0>
    19fa:	e0bb      	b.n	1b74 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    19fc:	6a22      	ldr	r2, [r4, #32]
    19fe:	2080      	movs	r0, #128	; 0x80
    1a00:	0100      	lsls	r0, r0, #4
    1a02:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a04:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1a06:	4a20      	ldr	r2, [pc, #128]	; (1a88 <adc_init+0x32c>)
    1a08:	4291      	cmp	r1, r2
    1a0a:	d900      	bls.n	1a0e <adc_init+0x2b2>
    1a0c:	e0b2      	b.n	1b74 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a0e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    1a10:	4a1d      	ldr	r2, [pc, #116]	; (1a88 <adc_init+0x32c>)
    1a12:	69e1      	ldr	r1, [r4, #28]
    1a14:	4291      	cmp	r1, r2
    1a16:	dd00      	ble.n	1a1a <adc_init+0x2be>
    1a18:	e0ac      	b.n	1b74 <adc_init+0x418>
    1a1a:	6a21      	ldr	r1, [r4, #32]
    1a1c:	4291      	cmp	r1, r2
    1a1e:	dd00      	ble.n	1a22 <adc_init+0x2c6>
    1a20:	e0a8      	b.n	1b74 <adc_init+0x418>
    1a22:	e79b      	b.n	195c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1a24:	7ce2      	ldrb	r2, [r4, #19]
    1a26:	2a00      	cmp	r2, #0
    1a28:	d011      	beq.n	1a4e <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    1a2a:	69e2      	ldr	r2, [r4, #28]
    1a2c:	2080      	movs	r0, #128	; 0x80
    1a2e:	0200      	lsls	r0, r0, #8
    1a30:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a32:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1a34:	4a15      	ldr	r2, [pc, #84]	; (1a8c <adc_init+0x330>)
    1a36:	4291      	cmp	r1, r2
    1a38:	d900      	bls.n	1a3c <adc_init+0x2e0>
    1a3a:	e09b      	b.n	1b74 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1a3c:	6a22      	ldr	r2, [r4, #32]
    1a3e:	2080      	movs	r0, #128	; 0x80
    1a40:	0200      	lsls	r0, r0, #8
    1a42:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a44:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1a46:	4a11      	ldr	r2, [pc, #68]	; (1a8c <adc_init+0x330>)
    1a48:	4291      	cmp	r1, r2
    1a4a:	d900      	bls.n	1a4e <adc_init+0x2f2>
    1a4c:	e092      	b.n	1b74 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a4e:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    1a50:	4a0e      	ldr	r2, [pc, #56]	; (1a8c <adc_init+0x330>)
    1a52:	69e1      	ldr	r1, [r4, #28]
    1a54:	4291      	cmp	r1, r2
    1a56:	dd00      	ble.n	1a5a <adc_init+0x2fe>
    1a58:	e08c      	b.n	1b74 <adc_init+0x418>
    1a5a:	6a21      	ldr	r1, [r4, #32]
    1a5c:	4291      	cmp	r1, r2
    1a5e:	dd00      	ble.n	1a62 <adc_init+0x306>
    1a60:	e088      	b.n	1b74 <adc_init+0x418>
    1a62:	e77b      	b.n	195c <adc_init+0x200>
    1a64:	40000400 	.word	0x40000400
    1a68:	40000800 	.word	0x40000800
    1a6c:	00002c85 	.word	0x00002c85
    1a70:	00002bf9 	.word	0x00002bf9
    1a74:	000099dc 	.word	0x000099dc
    1a78:	0000348d 	.word	0x0000348d
    1a7c:	00002d61 	.word	0x00002d61
    1a80:	00009908 	.word	0x00009908
    1a84:	000003ff 	.word	0x000003ff
    1a88:	00000fff 	.word	0x00000fff
    1a8c:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1a90:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    1a92:	b252      	sxtb	r2, r2
    1a94:	2a00      	cmp	r2, #0
    1a96:	dbfb      	blt.n	1a90 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    1a98:	9a01      	ldr	r2, [sp, #4]
    1a9a:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1a9c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1a9e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1aa0:	b25b      	sxtb	r3, r3
    1aa2:	2b00      	cmp	r3, #0
    1aa4:	dbfb      	blt.n	1a9e <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    1aa6:	8ba3      	ldrh	r3, [r4, #28]
    1aa8:	9801      	ldr	r0, [sp, #4]
    1aaa:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1aac:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1aae:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1ab0:	b25b      	sxtb	r3, r3
    1ab2:	2b00      	cmp	r3, #0
    1ab4:	dbfb      	blt.n	1aae <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1ab6:	8c23      	ldrh	r3, [r4, #32]
    1ab8:	9901      	ldr	r1, [sp, #4]
    1aba:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    1abc:	232c      	movs	r3, #44	; 0x2c
    1abe:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    1ac0:	2b00      	cmp	r3, #0
    1ac2:	d004      	beq.n	1ace <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1ac4:	3b01      	subs	r3, #1
    1ac6:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1ac8:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1aca:	2b0f      	cmp	r3, #15
    1acc:	d852      	bhi.n	1b74 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    1ace:	222b      	movs	r2, #43	; 0x2b
    1ad0:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1ad2:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1ad4:	2a0f      	cmp	r2, #15
    1ad6:	d84d      	bhi.n	1b74 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1ad8:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1ada:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    1adc:	b240      	sxtb	r0, r0
    1ade:	2800      	cmp	r0, #0
    1ae0:	dbfb      	blt.n	1ada <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1ae2:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1ae4:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    1ae6:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1ae8:	68a0      	ldr	r0, [r4, #8]
    1aea:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    1aec:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1aee:	430a      	orrs	r2, r1
    1af0:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1af2:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1af4:	9901      	ldr	r1, [sp, #4]
    1af6:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1af8:	232a      	movs	r3, #42	; 0x2a
    1afa:	5ce3      	ldrb	r3, [r4, r3]
    1afc:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1afe:	230f      	movs	r3, #15
    1b00:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1b02:	2324      	movs	r3, #36	; 0x24
    1b04:	5ce3      	ldrb	r3, [r4, r3]
    1b06:	2b00      	cmp	r3, #0
    1b08:	d010      	beq.n	1b2c <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1b0a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    1b0c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1b0e:	4a1d      	ldr	r2, [pc, #116]	; (1b84 <adc_init+0x428>)
    1b10:	4293      	cmp	r3, r2
    1b12:	d82f      	bhi.n	1b74 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1b14:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1b16:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1b18:	2080      	movs	r0, #128	; 0x80
    1b1a:	0100      	lsls	r0, r0, #4
    1b1c:	1819      	adds	r1, r3, r0
    1b1e:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1b20:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1b22:	4a18      	ldr	r2, [pc, #96]	; (1b84 <adc_init+0x428>)
    1b24:	4291      	cmp	r1, r2
    1b26:	d825      	bhi.n	1b74 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1b28:	9901      	ldr	r1, [sp, #4]
    1b2a:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1b2c:	4b16      	ldr	r3, [pc, #88]	; (1b88 <adc_init+0x42c>)
    1b2e:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1b30:	0152      	lsls	r2, r2, #5
    1b32:	23e0      	movs	r3, #224	; 0xe0
    1b34:	00db      	lsls	r3, r3, #3
    1b36:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1b38:	4b14      	ldr	r3, [pc, #80]	; (1b8c <adc_init+0x430>)
    1b3a:	6858      	ldr	r0, [r3, #4]
    1b3c:	0141      	lsls	r1, r0, #5
    1b3e:	681b      	ldr	r3, [r3, #0]
    1b40:	0edb      	lsrs	r3, r3, #27
    1b42:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1b44:	b2db      	uxtb	r3, r3
    1b46:	4313      	orrs	r3, r2
    1b48:	9901      	ldr	r1, [sp, #4]
    1b4a:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1b4c:	2000      	movs	r0, #0
    1b4e:	e011      	b.n	1b74 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1b50:	2017      	movs	r0, #23
    1b52:	e00f      	b.n	1b74 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1b54:	2300      	movs	r3, #0
    1b56:	60b3      	str	r3, [r6, #8]
    1b58:	60f3      	str	r3, [r6, #12]
    1b5a:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    1b5c:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    1b5e:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    1b60:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    1b62:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    1b64:	4b0a      	ldr	r3, [pc, #40]	; (1b90 <adc_init+0x434>)
    1b66:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1b68:	232a      	movs	r3, #42	; 0x2a
    1b6a:	5ce3      	ldrb	r3, [r4, r3]
    1b6c:	2b00      	cmp	r3, #0
    1b6e:	d100      	bne.n	1b72 <adc_init+0x416>
    1b70:	e619      	b.n	17a6 <adc_init+0x4a>
    1b72:	e61e      	b.n	17b2 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    1b74:	b019      	add	sp, #100	; 0x64
    1b76:	bc3c      	pop	{r2, r3, r4, r5}
    1b78:	4690      	mov	r8, r2
    1b7a:	4699      	mov	r9, r3
    1b7c:	46a2      	mov	sl, r4
    1b7e:	46ab      	mov	fp, r5
    1b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b82:	46c0      	nop			; (mov r8, r8)
    1b84:	00000fff 	.word	0x00000fff
    1b88:	00806024 	.word	0x00806024
    1b8c:	00806020 	.word	0x00806020
    1b90:	200023e4 	.word	0x200023e4

00001b94 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1b94:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    1b96:	4b2d      	ldr	r3, [pc, #180]	; (1c4c <ADC_Handler+0xb8>)
    1b98:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    1b9a:	6823      	ldr	r3, [r4, #0]
    1b9c:	7e1d      	ldrb	r5, [r3, #24]
    1b9e:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1ba0:	07e9      	lsls	r1, r5, #31
    1ba2:	d535      	bpl.n	1c10 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1ba4:	7ee2      	ldrb	r2, [r4, #27]
    1ba6:	07d1      	lsls	r1, r2, #31
    1ba8:	d532      	bpl.n	1c10 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    1baa:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1bac:	07d1      	lsls	r1, r2, #31
    1bae:	d52f      	bpl.n	1c10 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1bb0:	2201      	movs	r2, #1
    1bb2:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1bb4:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1bb6:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1bb8:	b25b      	sxtb	r3, r3
    1bba:	2b00      	cmp	r3, #0
    1bbc:	dbfb      	blt.n	1bb6 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    1bbe:	6963      	ldr	r3, [r4, #20]
    1bc0:	1c99      	adds	r1, r3, #2
    1bc2:	6161      	str	r1, [r4, #20]
    1bc4:	8b52      	ldrh	r2, [r2, #26]
    1bc6:	b292      	uxth	r2, r2
    1bc8:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    1bca:	8b23      	ldrh	r3, [r4, #24]
    1bcc:	3b01      	subs	r3, #1
    1bce:	b29b      	uxth	r3, r3
    1bd0:	8323      	strh	r3, [r4, #24]
    1bd2:	2b00      	cmp	r3, #0
    1bd4:	d011      	beq.n	1bfa <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1bd6:	7f63      	ldrb	r3, [r4, #29]
    1bd8:	2b00      	cmp	r3, #0
    1bda:	d019      	beq.n	1c10 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1bdc:	6823      	ldr	r3, [r4, #0]
    1bde:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    1be0:	b252      	sxtb	r2, r2
    1be2:	2a00      	cmp	r2, #0
    1be4:	dbfb      	blt.n	1bde <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1be6:	7b19      	ldrb	r1, [r3, #12]
    1be8:	2202      	movs	r2, #2
    1bea:	430a      	orrs	r2, r1
    1bec:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1bee:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1bf0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1bf2:	b25b      	sxtb	r3, r3
    1bf4:	2b00      	cmp	r3, #0
    1bf6:	dbfb      	blt.n	1bf0 <ADC_Handler+0x5c>
    1bf8:	e00a      	b.n	1c10 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    1bfa:	7f23      	ldrb	r3, [r4, #28]
    1bfc:	2b05      	cmp	r3, #5
    1bfe:	d107      	bne.n	1c10 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1c00:	2300      	movs	r3, #0
    1c02:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1c04:	2301      	movs	r3, #1
    1c06:	6822      	ldr	r2, [r4, #0]
    1c08:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    1c0a:	1c20      	adds	r0, r4, #0
    1c0c:	68a3      	ldr	r3, [r4, #8]
    1c0e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1c10:	0769      	lsls	r1, r5, #29
    1c12:	d50b      	bpl.n	1c2c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1c14:	2304      	movs	r3, #4
    1c16:	6822      	ldr	r2, [r4, #0]
    1c18:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1c1a:	7ee3      	ldrb	r3, [r4, #27]
    1c1c:	0799      	lsls	r1, r3, #30
    1c1e:	d505      	bpl.n	1c2c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1c20:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1c22:	079a      	lsls	r2, r3, #30
    1c24:	d502      	bpl.n	1c2c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1c26:	1c20      	adds	r0, r4, #0
    1c28:	68e3      	ldr	r3, [r4, #12]
    1c2a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    1c2c:	07a9      	lsls	r1, r5, #30
    1c2e:	d50b      	bpl.n	1c48 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1c30:	2302      	movs	r3, #2
    1c32:	6822      	ldr	r2, [r4, #0]
    1c34:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1c36:	7ee3      	ldrb	r3, [r4, #27]
    1c38:	0759      	lsls	r1, r3, #29
    1c3a:	d505      	bpl.n	1c48 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    1c3c:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1c3e:	075a      	lsls	r2, r3, #29
    1c40:	d502      	bpl.n	1c48 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    1c42:	6923      	ldr	r3, [r4, #16]
    1c44:	1c20      	adds	r0, r4, #0
    1c46:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1c48:	bd38      	pop	{r3, r4, r5, pc}
    1c4a:	46c0      	nop			; (mov r8, r8)
    1c4c:	200023e4 	.word	0x200023e4

00001c50 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1c50:	1c93      	adds	r3, r2, #2
    1c52:	009b      	lsls	r3, r3, #2
    1c54:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    1c56:	2301      	movs	r3, #1
    1c58:	4093      	lsls	r3, r2
    1c5a:	1c1a      	adds	r2, r3, #0
    1c5c:	7e83      	ldrb	r3, [r0, #26]
    1c5e:	431a      	orrs	r2, r3
    1c60:	7682      	strb	r2, [r0, #26]
}
    1c62:	4770      	bx	lr

00001c64 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    1c64:	b510      	push	{r4, lr}
    1c66:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1c68:	8b04      	ldrh	r4, [r0, #24]
    1c6a:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    1c6c:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1c6e:	2c00      	cmp	r4, #0
    1c70:	d11d      	bne.n	1cae <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    1c72:	7f18      	ldrb	r0, [r3, #28]
    1c74:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1c76:	2805      	cmp	r0, #5
    1c78:	d019      	beq.n	1cae <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    1c7a:	2005      	movs	r0, #5
    1c7c:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    1c7e:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    1c80:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    1c82:	2201      	movs	r2, #1
    1c84:	6819      	ldr	r1, [r3, #0]
    1c86:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1c88:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1c8a:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1c8c:	2a00      	cmp	r2, #0
    1c8e:	d00e      	beq.n	1cae <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1c90:	681a      	ldr	r2, [r3, #0]
    1c92:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1c94:	b249      	sxtb	r1, r1
    1c96:	2900      	cmp	r1, #0
    1c98:	dbfb      	blt.n	1c92 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1c9a:	7b10      	ldrb	r0, [r2, #12]
    1c9c:	2102      	movs	r1, #2
    1c9e:	4301      	orrs	r1, r0
    1ca0:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1ca2:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1ca4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1ca6:	b25b      	sxtb	r3, r3
    1ca8:	2b00      	cmp	r3, #0
    1caa:	dbfb      	blt.n	1ca4 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1cac:	2000      	movs	r0, #0
}
    1cae:	bd10      	pop	{r4, pc}

00001cb0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1cb0:	b500      	push	{lr}
    1cb2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1cb4:	ab01      	add	r3, sp, #4
    1cb6:	2280      	movs	r2, #128	; 0x80
    1cb8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1cba:	780a      	ldrb	r2, [r1, #0]
    1cbc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1cbe:	784a      	ldrb	r2, [r1, #1]
    1cc0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1cc2:	788a      	ldrb	r2, [r1, #2]
    1cc4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1cc6:	1c19      	adds	r1, r3, #0
    1cc8:	4b01      	ldr	r3, [pc, #4]	; (1cd0 <port_pin_set_config+0x20>)
    1cca:	4798      	blx	r3
}
    1ccc:	b003      	add	sp, #12
    1cce:	bd00      	pop	{pc}
    1cd0:	00002d61 	.word	0x00002d61

00001cd4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1cd4:	b510      	push	{r4, lr}
    1cd6:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cd8:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cda:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cdc:	4299      	cmp	r1, r3
    1cde:	d30c      	bcc.n	1cfa <_sercom_get_sync_baud_val+0x26>
    1ce0:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1ce2:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1ce4:	1c60      	adds	r0, r4, #1
    1ce6:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1ce8:	428b      	cmp	r3, r1
    1cea:	d801      	bhi.n	1cf0 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1cec:	1c04      	adds	r4, r0, #0
    1cee:	e7f8      	b.n	1ce2 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cf0:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1cf2:	2cff      	cmp	r4, #255	; 0xff
    1cf4:	d801      	bhi.n	1cfa <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1cf6:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1cf8:	2000      	movs	r0, #0
	}
}
    1cfa:	bd10      	pop	{r4, pc}
    1cfc:	0000      	movs	r0, r0
	...

00001d00 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1d00:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d02:	465f      	mov	r7, fp
    1d04:	4656      	mov	r6, sl
    1d06:	464d      	mov	r5, r9
    1d08:	4644      	mov	r4, r8
    1d0a:	b4f0      	push	{r4, r5, r6, r7}
    1d0c:	b087      	sub	sp, #28
    1d0e:	1c06      	adds	r6, r0, #0
    1d10:	1c0d      	adds	r5, r1, #0
    1d12:	9204      	str	r2, [sp, #16]
    1d14:	aa10      	add	r2, sp, #64	; 0x40
    1d16:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1d18:	1c32      	adds	r2, r6, #0
    1d1a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d1c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1d1e:	428a      	cmp	r2, r1
    1d20:	d900      	bls.n	1d24 <_sercom_get_async_baud_val+0x24>
    1d22:	e0b3      	b.n	1e8c <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1d24:	2b00      	cmp	r3, #0
    1d26:	d14b      	bne.n	1dc0 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1d28:	2100      	movs	r1, #0
    1d2a:	1c32      	adds	r2, r6, #0
    1d2c:	4c5e      	ldr	r4, [pc, #376]	; (1ea8 <_sercom_get_async_baud_val+0x1a8>)
    1d2e:	47a0      	blx	r4
    1d30:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1d32:	1c2e      	adds	r6, r5, #0
    1d34:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d36:	2000      	movs	r0, #0
    1d38:	2100      	movs	r1, #0
    1d3a:	2200      	movs	r2, #0
    1d3c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1d3e:	243f      	movs	r4, #63	; 0x3f
    1d40:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    1d42:	2501      	movs	r5, #1
    1d44:	46a8      	mov	r8, r5
    1d46:	9002      	str	r0, [sp, #8]
    1d48:	9103      	str	r1, [sp, #12]
    1d4a:	4661      	mov	r1, ip
    1d4c:	3920      	subs	r1, #32
    1d4e:	d403      	bmi.n	1d58 <_sercom_get_async_baud_val+0x58>
    1d50:	4640      	mov	r0, r8
    1d52:	4088      	lsls	r0, r1
    1d54:	4681      	mov	r9, r0
    1d56:	e005      	b.n	1d64 <_sercom_get_async_baud_val+0x64>
    1d58:	2120      	movs	r1, #32
    1d5a:	4665      	mov	r5, ip
    1d5c:	1b4c      	subs	r4, r1, r5
    1d5e:	4640      	mov	r0, r8
    1d60:	40e0      	lsrs	r0, r4
    1d62:	4681      	mov	r9, r0
    1d64:	4641      	mov	r1, r8
    1d66:	4664      	mov	r4, ip
    1d68:	40a1      	lsls	r1, r4
    1d6a:	468a      	mov	sl, r1

		r = r << 1;
    1d6c:	1c10      	adds	r0, r2, #0
    1d6e:	1c19      	adds	r1, r3, #0
    1d70:	1880      	adds	r0, r0, r2
    1d72:	4159      	adcs	r1, r3
    1d74:	1c02      	adds	r2, r0, #0
    1d76:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1d78:	465d      	mov	r5, fp
    1d7a:	464c      	mov	r4, r9
    1d7c:	4225      	tst	r5, r4
    1d7e:	d002      	beq.n	1d86 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    1d80:	4642      	mov	r2, r8
    1d82:	4302      	orrs	r2, r0
    1d84:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1d86:	429f      	cmp	r7, r3
    1d88:	d80c      	bhi.n	1da4 <_sercom_get_async_baud_val+0xa4>
    1d8a:	d101      	bne.n	1d90 <_sercom_get_async_baud_val+0x90>
    1d8c:	4296      	cmp	r6, r2
    1d8e:	d809      	bhi.n	1da4 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    1d90:	1b92      	subs	r2, r2, r6
    1d92:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1d94:	4650      	mov	r0, sl
    1d96:	9d02      	ldr	r5, [sp, #8]
    1d98:	4328      	orrs	r0, r5
    1d9a:	4649      	mov	r1, r9
    1d9c:	9c03      	ldr	r4, [sp, #12]
    1d9e:	4321      	orrs	r1, r4
    1da0:	9002      	str	r0, [sp, #8]
    1da2:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1da4:	4665      	mov	r5, ip
    1da6:	3d01      	subs	r5, #1
    1da8:	46ac      	mov	ip, r5
    1daa:	d2ce      	bcs.n	1d4a <_sercom_get_async_baud_val+0x4a>
    1dac:	9802      	ldr	r0, [sp, #8]
    1dae:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1db0:	4b3c      	ldr	r3, [pc, #240]	; (1ea4 <_sercom_get_async_baud_val+0x1a4>)
    1db2:	4a3b      	ldr	r2, [pc, #236]	; (1ea0 <_sercom_get_async_baud_val+0x1a0>)
    1db4:	1a12      	subs	r2, r2, r0
    1db6:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1db8:	0c12      	lsrs	r2, r2, #16
    1dba:	041b      	lsls	r3, r3, #16
    1dbc:	431a      	orrs	r2, r3
    1dbe:	e062      	b.n	1e86 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1dc0:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1dc2:	2b01      	cmp	r3, #1
    1dc4:	d15f      	bne.n	1e86 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1dc6:	0f4f      	lsrs	r7, r1, #29
    1dc8:	46b9      	mov	r9, r7
    1dca:	00cd      	lsls	r5, r1, #3
    1dcc:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1dce:	2100      	movs	r1, #0
    1dd0:	1c32      	adds	r2, r6, #0
    1dd2:	2300      	movs	r3, #0
    1dd4:	4c34      	ldr	r4, [pc, #208]	; (1ea8 <_sercom_get_async_baud_val+0x1a8>)
    1dd6:	47a0      	blx	r4
    1dd8:	1c06      	adds	r6, r0, #0
    1dda:	1c0f      	adds	r7, r1, #0
    1ddc:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1dde:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1de0:	9602      	str	r6, [sp, #8]
    1de2:	9703      	str	r7, [sp, #12]
    1de4:	469a      	mov	sl, r3
    1de6:	4650      	mov	r0, sl
    1de8:	b2c0      	uxtb	r0, r0
    1dea:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1dec:	2100      	movs	r1, #0
    1dee:	4688      	mov	r8, r1
    1df0:	2200      	movs	r2, #0
    1df2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1df4:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1df6:	1c27      	adds	r7, r4, #0
    1df8:	3f20      	subs	r7, #32
    1dfa:	d403      	bmi.n	1e04 <_sercom_get_async_baud_val+0x104>
    1dfc:	1c2e      	adds	r6, r5, #0
    1dfe:	40be      	lsls	r6, r7
    1e00:	9601      	str	r6, [sp, #4]
    1e02:	e004      	b.n	1e0e <_sercom_get_async_baud_val+0x10e>
    1e04:	2020      	movs	r0, #32
    1e06:	1b07      	subs	r7, r0, r4
    1e08:	1c29      	adds	r1, r5, #0
    1e0a:	40f9      	lsrs	r1, r7
    1e0c:	9101      	str	r1, [sp, #4]
    1e0e:	1c2e      	adds	r6, r5, #0
    1e10:	40a6      	lsls	r6, r4
    1e12:	9600      	str	r6, [sp, #0]

		r = r << 1;
    1e14:	1c10      	adds	r0, r2, #0
    1e16:	1c19      	adds	r1, r3, #0
    1e18:	1880      	adds	r0, r0, r2
    1e1a:	4159      	adcs	r1, r3
    1e1c:	1c02      	adds	r2, r0, #0
    1e1e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1e20:	465f      	mov	r7, fp
    1e22:	4037      	ands	r7, r6
    1e24:	46bc      	mov	ip, r7
    1e26:	9e01      	ldr	r6, [sp, #4]
    1e28:	464f      	mov	r7, r9
    1e2a:	403e      	ands	r6, r7
    1e2c:	4667      	mov	r7, ip
    1e2e:	433e      	orrs	r6, r7
    1e30:	d002      	beq.n	1e38 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    1e32:	1c2a      	adds	r2, r5, #0
    1e34:	4302      	orrs	r2, r0
    1e36:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1e38:	9803      	ldr	r0, [sp, #12]
    1e3a:	4298      	cmp	r0, r3
    1e3c:	d80b      	bhi.n	1e56 <_sercom_get_async_baud_val+0x156>
    1e3e:	d102      	bne.n	1e46 <_sercom_get_async_baud_val+0x146>
    1e40:	9902      	ldr	r1, [sp, #8]
    1e42:	4291      	cmp	r1, r2
    1e44:	d807      	bhi.n	1e56 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    1e46:	9e02      	ldr	r6, [sp, #8]
    1e48:	9f03      	ldr	r7, [sp, #12]
    1e4a:	1b92      	subs	r2, r2, r6
    1e4c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1e4e:	4647      	mov	r7, r8
    1e50:	9800      	ldr	r0, [sp, #0]
    1e52:	4307      	orrs	r7, r0
    1e54:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1e56:	3c01      	subs	r4, #1
    1e58:	d2cd      	bcs.n	1df6 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e5a:	4641      	mov	r1, r8
    1e5c:	4652      	mov	r2, sl
    1e5e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1e60:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e62:	4c12      	ldr	r4, [pc, #72]	; (1eac <_sercom_get_async_baud_val+0x1ac>)
    1e64:	42a3      	cmp	r3, r4
    1e66:	d908      	bls.n	1e7a <_sercom_get_async_baud_val+0x17a>
    1e68:	9a05      	ldr	r2, [sp, #20]
    1e6a:	3201      	adds	r2, #1
    1e6c:	b2d2      	uxtb	r2, r2
    1e6e:	9205      	str	r2, [sp, #20]
    1e70:	2601      	movs	r6, #1
    1e72:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e74:	4657      	mov	r7, sl
    1e76:	2f08      	cmp	r7, #8
    1e78:	d1b5      	bne.n	1de6 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e7a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e7c:	9805      	ldr	r0, [sp, #20]
    1e7e:	2808      	cmp	r0, #8
    1e80:	d004      	beq.n	1e8c <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e82:	0342      	lsls	r2, r0, #13
    1e84:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1e86:	9c04      	ldr	r4, [sp, #16]
    1e88:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    1e8a:	2400      	movs	r4, #0
}
    1e8c:	1c20      	adds	r0, r4, #0
    1e8e:	b007      	add	sp, #28
    1e90:	bc3c      	pop	{r2, r3, r4, r5}
    1e92:	4690      	mov	r8, r2
    1e94:	4699      	mov	r9, r3
    1e96:	46a2      	mov	sl, r4
    1e98:	46ab      	mov	fp, r5
    1e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e9c:	46c0      	nop			; (mov r8, r8)
    1e9e:	46c0      	nop			; (mov r8, r8)
    1ea0:	00000000 	.word	0x00000000
    1ea4:	00000001 	.word	0x00000001
    1ea8:	00007845 	.word	0x00007845
    1eac:	00001fff 	.word	0x00001fff

00001eb0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1eb0:	b510      	push	{r4, lr}
    1eb2:	b082      	sub	sp, #8
    1eb4:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1eb6:	4b0f      	ldr	r3, [pc, #60]	; (1ef4 <sercom_set_gclk_generator+0x44>)
    1eb8:	781b      	ldrb	r3, [r3, #0]
    1eba:	2b00      	cmp	r3, #0
    1ebc:	d001      	beq.n	1ec2 <sercom_set_gclk_generator+0x12>
    1ebe:	2900      	cmp	r1, #0
    1ec0:	d00d      	beq.n	1ede <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1ec2:	a901      	add	r1, sp, #4
    1ec4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1ec6:	2013      	movs	r0, #19
    1ec8:	4b0b      	ldr	r3, [pc, #44]	; (1ef8 <sercom_set_gclk_generator+0x48>)
    1eca:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1ecc:	2013      	movs	r0, #19
    1ece:	4b0b      	ldr	r3, [pc, #44]	; (1efc <sercom_set_gclk_generator+0x4c>)
    1ed0:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1ed2:	4b08      	ldr	r3, [pc, #32]	; (1ef4 <sercom_set_gclk_generator+0x44>)
    1ed4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1ed6:	2201      	movs	r2, #1
    1ed8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1eda:	2000      	movs	r0, #0
    1edc:	e007      	b.n	1eee <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1ede:	4b05      	ldr	r3, [pc, #20]	; (1ef4 <sercom_set_gclk_generator+0x44>)
    1ee0:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1ee2:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1ee4:	1b14      	subs	r4, r2, r4
    1ee6:	1e62      	subs	r2, r4, #1
    1ee8:	4194      	sbcs	r4, r2
    1eea:	4264      	negs	r4, r4
    1eec:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1eee:	b002      	add	sp, #8
    1ef0:	bd10      	pop	{r4, pc}
    1ef2:	46c0      	nop			; (mov r8, r8)
    1ef4:	200000dc 	.word	0x200000dc
    1ef8:	00002c85 	.word	0x00002c85
    1efc:	00002bf9 	.word	0x00002bf9

00001f00 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1f00:	4b2e      	ldr	r3, [pc, #184]	; (1fbc <_sercom_get_default_pad+0xbc>)
    1f02:	4298      	cmp	r0, r3
    1f04:	d01c      	beq.n	1f40 <_sercom_get_default_pad+0x40>
    1f06:	d803      	bhi.n	1f10 <_sercom_get_default_pad+0x10>
    1f08:	4b2d      	ldr	r3, [pc, #180]	; (1fc0 <_sercom_get_default_pad+0xc0>)
    1f0a:	4298      	cmp	r0, r3
    1f0c:	d007      	beq.n	1f1e <_sercom_get_default_pad+0x1e>
    1f0e:	e04a      	b.n	1fa6 <_sercom_get_default_pad+0xa6>
    1f10:	4b2c      	ldr	r3, [pc, #176]	; (1fc4 <_sercom_get_default_pad+0xc4>)
    1f12:	4298      	cmp	r0, r3
    1f14:	d025      	beq.n	1f62 <_sercom_get_default_pad+0x62>
    1f16:	4b2c      	ldr	r3, [pc, #176]	; (1fc8 <_sercom_get_default_pad+0xc8>)
    1f18:	4298      	cmp	r0, r3
    1f1a:	d033      	beq.n	1f84 <_sercom_get_default_pad+0x84>
    1f1c:	e043      	b.n	1fa6 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f1e:	2901      	cmp	r1, #1
    1f20:	d043      	beq.n	1faa <_sercom_get_default_pad+0xaa>
    1f22:	2900      	cmp	r1, #0
    1f24:	d004      	beq.n	1f30 <_sercom_get_default_pad+0x30>
    1f26:	2902      	cmp	r1, #2
    1f28:	d006      	beq.n	1f38 <_sercom_get_default_pad+0x38>
    1f2a:	2903      	cmp	r1, #3
    1f2c:	d006      	beq.n	1f3c <_sercom_get_default_pad+0x3c>
    1f2e:	e001      	b.n	1f34 <_sercom_get_default_pad+0x34>
    1f30:	4826      	ldr	r0, [pc, #152]	; (1fcc <_sercom_get_default_pad+0xcc>)
    1f32:	e041      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f34:	2000      	movs	r0, #0
    1f36:	e03f      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f38:	4825      	ldr	r0, [pc, #148]	; (1fd0 <_sercom_get_default_pad+0xd0>)
    1f3a:	e03d      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1f3c:	4825      	ldr	r0, [pc, #148]	; (1fd4 <_sercom_get_default_pad+0xd4>)
    1f3e:	e03b      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1f40:	2901      	cmp	r1, #1
    1f42:	d034      	beq.n	1fae <_sercom_get_default_pad+0xae>
    1f44:	2900      	cmp	r1, #0
    1f46:	d004      	beq.n	1f52 <_sercom_get_default_pad+0x52>
    1f48:	2902      	cmp	r1, #2
    1f4a:	d006      	beq.n	1f5a <_sercom_get_default_pad+0x5a>
    1f4c:	2903      	cmp	r1, #3
    1f4e:	d006      	beq.n	1f5e <_sercom_get_default_pad+0x5e>
    1f50:	e001      	b.n	1f56 <_sercom_get_default_pad+0x56>
    1f52:	2003      	movs	r0, #3
    1f54:	e030      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f56:	2000      	movs	r0, #0
    1f58:	e02e      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f5a:	481f      	ldr	r0, [pc, #124]	; (1fd8 <_sercom_get_default_pad+0xd8>)
    1f5c:	e02c      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1f5e:	481f      	ldr	r0, [pc, #124]	; (1fdc <_sercom_get_default_pad+0xdc>)
    1f60:	e02a      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1f62:	2901      	cmp	r1, #1
    1f64:	d025      	beq.n	1fb2 <_sercom_get_default_pad+0xb2>
    1f66:	2900      	cmp	r1, #0
    1f68:	d004      	beq.n	1f74 <_sercom_get_default_pad+0x74>
    1f6a:	2902      	cmp	r1, #2
    1f6c:	d006      	beq.n	1f7c <_sercom_get_default_pad+0x7c>
    1f6e:	2903      	cmp	r1, #3
    1f70:	d006      	beq.n	1f80 <_sercom_get_default_pad+0x80>
    1f72:	e001      	b.n	1f78 <_sercom_get_default_pad+0x78>
    1f74:	481a      	ldr	r0, [pc, #104]	; (1fe0 <_sercom_get_default_pad+0xe0>)
    1f76:	e01f      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f78:	2000      	movs	r0, #0
    1f7a:	e01d      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f7c:	4819      	ldr	r0, [pc, #100]	; (1fe4 <_sercom_get_default_pad+0xe4>)
    1f7e:	e01b      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1f80:	4819      	ldr	r0, [pc, #100]	; (1fe8 <_sercom_get_default_pad+0xe8>)
    1f82:	e019      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1f84:	2901      	cmp	r1, #1
    1f86:	d016      	beq.n	1fb6 <_sercom_get_default_pad+0xb6>
    1f88:	2900      	cmp	r1, #0
    1f8a:	d004      	beq.n	1f96 <_sercom_get_default_pad+0x96>
    1f8c:	2902      	cmp	r1, #2
    1f8e:	d006      	beq.n	1f9e <_sercom_get_default_pad+0x9e>
    1f90:	2903      	cmp	r1, #3
    1f92:	d006      	beq.n	1fa2 <_sercom_get_default_pad+0xa2>
    1f94:	e001      	b.n	1f9a <_sercom_get_default_pad+0x9a>
    1f96:	4815      	ldr	r0, [pc, #84]	; (1fec <_sercom_get_default_pad+0xec>)
    1f98:	e00e      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f9a:	2000      	movs	r0, #0
    1f9c:	e00c      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f9e:	4814      	ldr	r0, [pc, #80]	; (1ff0 <_sercom_get_default_pad+0xf0>)
    1fa0:	e00a      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1fa2:	4814      	ldr	r0, [pc, #80]	; (1ff4 <_sercom_get_default_pad+0xf4>)
    1fa4:	e008      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1fa6:	2000      	movs	r0, #0
    1fa8:	e006      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1faa:	4813      	ldr	r0, [pc, #76]	; (1ff8 <_sercom_get_default_pad+0xf8>)
    1fac:	e004      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1fae:	4813      	ldr	r0, [pc, #76]	; (1ffc <_sercom_get_default_pad+0xfc>)
    1fb0:	e002      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1fb2:	4813      	ldr	r0, [pc, #76]	; (2000 <STACK_SIZE>)
    1fb4:	e000      	b.n	1fb8 <_sercom_get_default_pad+0xb8>
    1fb6:	4813      	ldr	r0, [pc, #76]	; (2004 <STACK_SIZE+0x4>)
	}

	Assert(false);
	return 0;
}
    1fb8:	4770      	bx	lr
    1fba:	46c0      	nop			; (mov r8, r8)
    1fbc:	42000c00 	.word	0x42000c00
    1fc0:	42000800 	.word	0x42000800
    1fc4:	42001000 	.word	0x42001000
    1fc8:	42001400 	.word	0x42001400
    1fcc:	00040003 	.word	0x00040003
    1fd0:	00060003 	.word	0x00060003
    1fd4:	00070003 	.word	0x00070003
    1fd8:	001e0003 	.word	0x001e0003
    1fdc:	001f0003 	.word	0x001f0003
    1fe0:	00080003 	.word	0x00080003
    1fe4:	000a0003 	.word	0x000a0003
    1fe8:	000b0003 	.word	0x000b0003
    1fec:	00100003 	.word	0x00100003
    1ff0:	00120003 	.word	0x00120003
    1ff4:	00130003 	.word	0x00130003
    1ff8:	00050003 	.word	0x00050003
    1ffc:	00010003 	.word	0x00010003
    2000:	00090003 	.word	0x00090003
    2004:	00110003 	.word	0x00110003

00002008 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2008:	b570      	push	{r4, r5, r6, lr}
    200a:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    200c:	4a0e      	ldr	r2, [pc, #56]	; (2048 <_sercom_get_sercom_inst_index+0x40>)
    200e:	4669      	mov	r1, sp
    2010:	ca70      	ldmia	r2!, {r4, r5, r6}
    2012:	c170      	stmia	r1!, {r4, r5, r6}
    2014:	6812      	ldr	r2, [r2, #0]
    2016:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2018:	1c03      	adds	r3, r0, #0
    201a:	9a00      	ldr	r2, [sp, #0]
    201c:	4282      	cmp	r2, r0
    201e:	d00f      	beq.n	2040 <_sercom_get_sercom_inst_index+0x38>
    2020:	9c01      	ldr	r4, [sp, #4]
    2022:	4284      	cmp	r4, r0
    2024:	d008      	beq.n	2038 <_sercom_get_sercom_inst_index+0x30>
    2026:	9d02      	ldr	r5, [sp, #8]
    2028:	4285      	cmp	r5, r0
    202a:	d007      	beq.n	203c <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    202c:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    202e:	9e03      	ldr	r6, [sp, #12]
    2030:	429e      	cmp	r6, r3
    2032:	d107      	bne.n	2044 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2034:	2003      	movs	r0, #3
    2036:	e004      	b.n	2042 <_sercom_get_sercom_inst_index+0x3a>
    2038:	2001      	movs	r0, #1
    203a:	e002      	b.n	2042 <_sercom_get_sercom_inst_index+0x3a>
    203c:	2002      	movs	r0, #2
    203e:	e000      	b.n	2042 <_sercom_get_sercom_inst_index+0x3a>
    2040:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2042:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2044:	b004      	add	sp, #16
    2046:	bd70      	pop	{r4, r5, r6, pc}
    2048:	00009a2c 	.word	0x00009a2c

0000204c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    204c:	4770      	bx	lr
    204e:	46c0      	nop			; (mov r8, r8)

00002050 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2050:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2052:	4b0b      	ldr	r3, [pc, #44]	; (2080 <_sercom_set_handler+0x30>)
    2054:	781b      	ldrb	r3, [r3, #0]
    2056:	2b00      	cmp	r3, #0
    2058:	d10e      	bne.n	2078 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    205a:	4c0a      	ldr	r4, [pc, #40]	; (2084 <_sercom_set_handler+0x34>)
    205c:	4d0a      	ldr	r5, [pc, #40]	; (2088 <_sercom_set_handler+0x38>)
    205e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2060:	4b0a      	ldr	r3, [pc, #40]	; (208c <_sercom_set_handler+0x3c>)
    2062:	2200      	movs	r2, #0
    2064:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2066:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2068:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    206a:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    206c:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    206e:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2070:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2072:	2201      	movs	r2, #1
    2074:	4b02      	ldr	r3, [pc, #8]	; (2080 <_sercom_set_handler+0x30>)
    2076:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2078:	0080      	lsls	r0, r0, #2
    207a:	4b02      	ldr	r3, [pc, #8]	; (2084 <_sercom_set_handler+0x34>)
    207c:	50c1      	str	r1, [r0, r3]
}
    207e:	bd30      	pop	{r4, r5, pc}
    2080:	200000e0 	.word	0x200000e0
    2084:	200000e4 	.word	0x200000e4
    2088:	0000204d 	.word	0x0000204d
    208c:	200023e8 	.word	0x200023e8

00002090 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2090:	b530      	push	{r4, r5, lr}
    2092:	b083      	sub	sp, #12
    2094:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2096:	ac01      	add	r4, sp, #4
    2098:	1c20      	adds	r0, r4, #0
    209a:	4905      	ldr	r1, [pc, #20]	; (20b0 <_sercom_get_interrupt_vector+0x20>)
    209c:	2204      	movs	r2, #4
    209e:	4b05      	ldr	r3, [pc, #20]	; (20b4 <_sercom_get_interrupt_vector+0x24>)
    20a0:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    20a2:	1c28      	adds	r0, r5, #0
    20a4:	4b04      	ldr	r3, [pc, #16]	; (20b8 <_sercom_get_interrupt_vector+0x28>)
    20a6:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    20a8:	5620      	ldrsb	r0, [r4, r0]
}
    20aa:	b003      	add	sp, #12
    20ac:	bd30      	pop	{r4, r5, pc}
    20ae:	46c0      	nop			; (mov r8, r8)
    20b0:	00009a3c 	.word	0x00009a3c
    20b4:	0000348d 	.word	0x0000348d
    20b8:	00002009 	.word	0x00002009

000020bc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    20bc:	b508      	push	{r3, lr}
    20be:	4b02      	ldr	r3, [pc, #8]	; (20c8 <SERCOM0_Handler+0xc>)
    20c0:	681b      	ldr	r3, [r3, #0]
    20c2:	2000      	movs	r0, #0
    20c4:	4798      	blx	r3
    20c6:	bd08      	pop	{r3, pc}
    20c8:	200000e4 	.word	0x200000e4

000020cc <SERCOM1_Handler>:
    20cc:	b508      	push	{r3, lr}
    20ce:	4b02      	ldr	r3, [pc, #8]	; (20d8 <SERCOM1_Handler+0xc>)
    20d0:	685b      	ldr	r3, [r3, #4]
    20d2:	2001      	movs	r0, #1
    20d4:	4798      	blx	r3
    20d6:	bd08      	pop	{r3, pc}
    20d8:	200000e4 	.word	0x200000e4

000020dc <SERCOM2_Handler>:
    20dc:	b508      	push	{r3, lr}
    20de:	4b02      	ldr	r3, [pc, #8]	; (20e8 <SERCOM2_Handler+0xc>)
    20e0:	689b      	ldr	r3, [r3, #8]
    20e2:	2002      	movs	r0, #2
    20e4:	4798      	blx	r3
    20e6:	bd08      	pop	{r3, pc}
    20e8:	200000e4 	.word	0x200000e4

000020ec <SERCOM3_Handler>:
    20ec:	b508      	push	{r3, lr}
    20ee:	4b02      	ldr	r3, [pc, #8]	; (20f8 <SERCOM3_Handler+0xc>)
    20f0:	68db      	ldr	r3, [r3, #12]
    20f2:	2003      	movs	r0, #3
    20f4:	4798      	blx	r3
    20f6:	bd08      	pop	{r3, pc}
    20f8:	200000e4 	.word	0x200000e4

000020fc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    20fc:	4770      	bx	lr
    20fe:	46c0      	nop			; (mov r8, r8)

00002100 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2100:	4b0c      	ldr	r3, [pc, #48]	; (2134 <cpu_irq_enter_critical+0x34>)
    2102:	681b      	ldr	r3, [r3, #0]
    2104:	2b00      	cmp	r3, #0
    2106:	d110      	bne.n	212a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2108:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    210c:	2b00      	cmp	r3, #0
    210e:	d109      	bne.n	2124 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2110:	b672      	cpsid	i
    2112:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2116:	2200      	movs	r2, #0
    2118:	4b07      	ldr	r3, [pc, #28]	; (2138 <cpu_irq_enter_critical+0x38>)
    211a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    211c:	2201      	movs	r2, #1
    211e:	4b07      	ldr	r3, [pc, #28]	; (213c <cpu_irq_enter_critical+0x3c>)
    2120:	701a      	strb	r2, [r3, #0]
    2122:	e002      	b.n	212a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2124:	2200      	movs	r2, #0
    2126:	4b05      	ldr	r3, [pc, #20]	; (213c <cpu_irq_enter_critical+0x3c>)
    2128:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    212a:	4b02      	ldr	r3, [pc, #8]	; (2134 <cpu_irq_enter_critical+0x34>)
    212c:	681a      	ldr	r2, [r3, #0]
    212e:	3201      	adds	r2, #1
    2130:	601a      	str	r2, [r3, #0]
}
    2132:	4770      	bx	lr
    2134:	200000f4 	.word	0x200000f4
    2138:	2000000c 	.word	0x2000000c
    213c:	200000f8 	.word	0x200000f8

00002140 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2140:	4b08      	ldr	r3, [pc, #32]	; (2164 <cpu_irq_leave_critical+0x24>)
    2142:	681a      	ldr	r2, [r3, #0]
    2144:	3a01      	subs	r2, #1
    2146:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2148:	681b      	ldr	r3, [r3, #0]
    214a:	2b00      	cmp	r3, #0
    214c:	d109      	bne.n	2162 <cpu_irq_leave_critical+0x22>
    214e:	4b06      	ldr	r3, [pc, #24]	; (2168 <cpu_irq_leave_critical+0x28>)
    2150:	781b      	ldrb	r3, [r3, #0]
    2152:	2b00      	cmp	r3, #0
    2154:	d005      	beq.n	2162 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2156:	2201      	movs	r2, #1
    2158:	4b04      	ldr	r3, [pc, #16]	; (216c <cpu_irq_leave_critical+0x2c>)
    215a:	701a      	strb	r2, [r3, #0]
    215c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2160:	b662      	cpsie	i
	}
}
    2162:	4770      	bx	lr
    2164:	200000f4 	.word	0x200000f4
    2168:	200000f8 	.word	0x200000f8
    216c:	2000000c 	.word	0x2000000c

00002170 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2170:	b5f0      	push	{r4, r5, r6, r7, lr}
    2172:	465f      	mov	r7, fp
    2174:	4656      	mov	r6, sl
    2176:	464d      	mov	r5, r9
    2178:	4644      	mov	r4, r8
    217a:	b4f0      	push	{r4, r5, r6, r7}
    217c:	b093      	sub	sp, #76	; 0x4c
    217e:	1c05      	adds	r5, r0, #0
    2180:	1c0c      	adds	r4, r1, #0
    2182:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2184:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2186:	1c08      	adds	r0, r1, #0
    2188:	4ba9      	ldr	r3, [pc, #676]	; (2430 <usart_init+0x2c0>)
    218a:	4798      	blx	r3
    218c:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    218e:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2190:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2192:	07d9      	lsls	r1, r3, #31
    2194:	d500      	bpl.n	2198 <usart_init+0x28>
    2196:	e143      	b.n	2420 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2198:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    219a:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    219c:	079f      	lsls	r7, r3, #30
    219e:	d500      	bpl.n	21a2 <usart_init+0x32>
    21a0:	e13e      	b.n	2420 <usart_init+0x2b0>
    21a2:	4ba4      	ldr	r3, [pc, #656]	; (2434 <usart_init+0x2c4>)
    21a4:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    21a6:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    21a8:	2701      	movs	r7, #1
    21aa:	408f      	lsls	r7, r1
    21ac:	1c39      	adds	r1, r7, #0
    21ae:	4301      	orrs	r1, r0
    21b0:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    21b2:	a911      	add	r1, sp, #68	; 0x44
    21b4:	272d      	movs	r7, #45	; 0x2d
    21b6:	5df3      	ldrb	r3, [r6, r7]
    21b8:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    21ba:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    21bc:	b2d2      	uxtb	r2, r2
    21be:	4690      	mov	r8, r2
    21c0:	1c10      	adds	r0, r2, #0
    21c2:	4b9d      	ldr	r3, [pc, #628]	; (2438 <usart_init+0x2c8>)
    21c4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    21c6:	4640      	mov	r0, r8
    21c8:	4b9c      	ldr	r3, [pc, #624]	; (243c <usart_init+0x2cc>)
    21ca:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    21cc:	5df0      	ldrb	r0, [r6, r7]
    21ce:	2100      	movs	r1, #0
    21d0:	4b9b      	ldr	r3, [pc, #620]	; (2440 <usart_init+0x2d0>)
    21d2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    21d4:	7af3      	ldrb	r3, [r6, #11]
    21d6:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    21d8:	2324      	movs	r3, #36	; 0x24
    21da:	5cf3      	ldrb	r3, [r6, r3]
    21dc:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    21de:	2325      	movs	r3, #37	; 0x25
    21e0:	5cf3      	ldrb	r3, [r6, r3]
    21e2:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    21e4:	7ef3      	ldrb	r3, [r6, #27]
    21e6:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    21e8:	7f33      	ldrb	r3, [r6, #28]
    21ea:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21ec:	6829      	ldr	r1, [r5, #0]
    21ee:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    21f0:	1c08      	adds	r0, r1, #0
    21f2:	4b8f      	ldr	r3, [pc, #572]	; (2430 <usart_init+0x2c0>)
    21f4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    21f6:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    21f8:	2200      	movs	r2, #0
    21fa:	466b      	mov	r3, sp
    21fc:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    21fe:	8a32      	ldrh	r2, [r6, #16]
    2200:	9203      	str	r2, [sp, #12]
    2202:	2380      	movs	r3, #128	; 0x80
    2204:	01db      	lsls	r3, r3, #7
    2206:	429a      	cmp	r2, r3
    2208:	d021      	beq.n	224e <usart_init+0xde>
    220a:	2380      	movs	r3, #128	; 0x80
    220c:	01db      	lsls	r3, r3, #7
    220e:	429a      	cmp	r2, r3
    2210:	d804      	bhi.n	221c <usart_init+0xac>
    2212:	2380      	movs	r3, #128	; 0x80
    2214:	019b      	lsls	r3, r3, #6
    2216:	429a      	cmp	r2, r3
    2218:	d011      	beq.n	223e <usart_init+0xce>
    221a:	e008      	b.n	222e <usart_init+0xbe>
    221c:	23c0      	movs	r3, #192	; 0xc0
    221e:	01db      	lsls	r3, r3, #7
    2220:	9f03      	ldr	r7, [sp, #12]
    2222:	429f      	cmp	r7, r3
    2224:	d00f      	beq.n	2246 <usart_init+0xd6>
    2226:	2380      	movs	r3, #128	; 0x80
    2228:	021b      	lsls	r3, r3, #8
    222a:	429f      	cmp	r7, r3
    222c:	d003      	beq.n	2236 <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    222e:	2710      	movs	r7, #16
    2230:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2232:	2700      	movs	r7, #0
    2234:	e00e      	b.n	2254 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2236:	2703      	movs	r7, #3
    2238:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    223a:	2700      	movs	r7, #0
    223c:	e00a      	b.n	2254 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    223e:	2710      	movs	r7, #16
    2240:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2242:	2701      	movs	r7, #1
    2244:	e006      	b.n	2254 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2246:	2708      	movs	r7, #8
    2248:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    224a:	2701      	movs	r7, #1
    224c:	e002      	b.n	2254 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    224e:	2708      	movs	r7, #8
    2250:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2252:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2254:	6831      	ldr	r1, [r6, #0]
    2256:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    2258:	68f2      	ldr	r2, [r6, #12]
    225a:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    225c:	6973      	ldr	r3, [r6, #20]
    225e:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2260:	7e31      	ldrb	r1, [r6, #24]
    2262:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2264:	2326      	movs	r3, #38	; 0x26
    2266:	5cf3      	ldrb	r3, [r6, r3]
    2268:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    226a:	6872      	ldr	r2, [r6, #4]
    226c:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    226e:	2a00      	cmp	r2, #0
    2270:	d013      	beq.n	229a <usart_init+0x12a>
    2272:	2380      	movs	r3, #128	; 0x80
    2274:	055b      	lsls	r3, r3, #21
    2276:	429a      	cmp	r2, r3
    2278:	d12e      	bne.n	22d8 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    227a:	2327      	movs	r3, #39	; 0x27
    227c:	5cf3      	ldrb	r3, [r6, r3]
    227e:	2b00      	cmp	r3, #0
    2280:	d12e      	bne.n	22e0 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    2282:	6a37      	ldr	r7, [r6, #32]
    2284:	b2c0      	uxtb	r0, r0
    2286:	4b6f      	ldr	r3, [pc, #444]	; (2444 <usart_init+0x2d4>)
    2288:	4798      	blx	r3
    228a:	1c01      	adds	r1, r0, #0
    228c:	1c38      	adds	r0, r7, #0
    228e:	466a      	mov	r2, sp
    2290:	322e      	adds	r2, #46	; 0x2e
    2292:	4b6d      	ldr	r3, [pc, #436]	; (2448 <usart_init+0x2d8>)
    2294:	4798      	blx	r3
    2296:	1c03      	adds	r3, r0, #0
    2298:	e01f      	b.n	22da <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    229a:	2327      	movs	r3, #39	; 0x27
    229c:	5cf3      	ldrb	r3, [r6, r3]
    229e:	2b00      	cmp	r3, #0
    22a0:	d00a      	beq.n	22b8 <usart_init+0x148>
				status_code =
    22a2:	9908      	ldr	r1, [sp, #32]
    22a4:	9100      	str	r1, [sp, #0]
    22a6:	6a30      	ldr	r0, [r6, #32]
    22a8:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    22aa:	466a      	mov	r2, sp
    22ac:	322e      	adds	r2, #46	; 0x2e
    22ae:	1c3b      	adds	r3, r7, #0
    22b0:	4f66      	ldr	r7, [pc, #408]	; (244c <usart_init+0x2dc>)
    22b2:	47b8      	blx	r7
    22b4:	1c03      	adds	r3, r0, #0
    22b6:	e010      	b.n	22da <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    22b8:	6a31      	ldr	r1, [r6, #32]
    22ba:	9109      	str	r1, [sp, #36]	; 0x24
    22bc:	b2c0      	uxtb	r0, r0
    22be:	4b61      	ldr	r3, [pc, #388]	; (2444 <usart_init+0x2d4>)
    22c0:	4798      	blx	r3
    22c2:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    22c4:	9a08      	ldr	r2, [sp, #32]
    22c6:	9200      	str	r2, [sp, #0]
    22c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    22ca:	466a      	mov	r2, sp
    22cc:	322e      	adds	r2, #46	; 0x2e
    22ce:	1c3b      	adds	r3, r7, #0
    22d0:	4f5e      	ldr	r7, [pc, #376]	; (244c <usart_init+0x2dc>)
    22d2:	47b8      	blx	r7
    22d4:	1c03      	adds	r3, r0, #0
    22d6:	e000      	b.n	22da <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    22d8:	2300      	movs	r3, #0
    22da:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    22dc:	d000      	beq.n	22e0 <usart_init+0x170>
    22de:	e09f      	b.n	2420 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    22e0:	7e73      	ldrb	r3, [r6, #25]
    22e2:	2b00      	cmp	r3, #0
    22e4:	d002      	beq.n	22ec <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    22e6:	7eb3      	ldrb	r3, [r6, #26]
    22e8:	4641      	mov	r1, r8
    22ea:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    22ec:	682a      	ldr	r2, [r5, #0]
    22ee:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    22f0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    22f2:	2b00      	cmp	r3, #0
    22f4:	d1fc      	bne.n	22f0 <usart_init+0x180>
    22f6:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    22f8:	466b      	mov	r3, sp
    22fa:	332e      	adds	r3, #46	; 0x2e
    22fc:	881b      	ldrh	r3, [r3, #0]
    22fe:	4642      	mov	r2, r8
    2300:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2302:	9b05      	ldr	r3, [sp, #20]
    2304:	9f04      	ldr	r7, [sp, #16]
    2306:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    2308:	9f06      	ldr	r7, [sp, #24]
    230a:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    230c:	4649      	mov	r1, r9
    230e:	430b      	orrs	r3, r1
		config->sample_rate |
    2310:	9f03      	ldr	r7, [sp, #12]
    2312:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2314:	4652      	mov	r2, sl
    2316:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2318:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    231a:	4659      	mov	r1, fp
    231c:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    231e:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    2320:	2327      	movs	r3, #39	; 0x27
    2322:	5cf3      	ldrb	r3, [r6, r3]
    2324:	2b00      	cmp	r3, #0
    2326:	d101      	bne.n	232c <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2328:	2304      	movs	r3, #4
    232a:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    232c:	7f31      	ldrb	r1, [r6, #28]
    232e:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2330:	7e73      	ldrb	r3, [r6, #25]
    2332:	029b      	lsls	r3, r3, #10
    2334:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2336:	7f73      	ldrb	r3, [r6, #29]
    2338:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    233a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    233c:	2324      	movs	r3, #36	; 0x24
    233e:	5cf3      	ldrb	r3, [r6, r3]
    2340:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2342:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2344:	2325      	movs	r3, #37	; 0x25
    2346:	5cf3      	ldrb	r3, [r6, r3]
    2348:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    234a:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    234c:	7af3      	ldrb	r3, [r6, #11]
    234e:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    2350:	8933      	ldrh	r3, [r6, #8]
    2352:	2bff      	cmp	r3, #255	; 0xff
    2354:	d004      	beq.n	2360 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2356:	2280      	movs	r2, #128	; 0x80
    2358:	0452      	lsls	r2, r2, #17
    235a:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    235c:	4319      	orrs	r1, r3
    235e:	e005      	b.n	236c <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    2360:	7ef3      	ldrb	r3, [r6, #27]
    2362:	2b00      	cmp	r3, #0
    2364:	d002      	beq.n	236c <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2366:	2380      	movs	r3, #128	; 0x80
    2368:	04db      	lsls	r3, r3, #19
    236a:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    236c:	232c      	movs	r3, #44	; 0x2c
    236e:	5cf3      	ldrb	r3, [r6, r3]
    2370:	2b00      	cmp	r3, #0
    2372:	d103      	bne.n	237c <usart_init+0x20c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2374:	4b36      	ldr	r3, [pc, #216]	; (2450 <usart_init+0x2e0>)
    2376:	789b      	ldrb	r3, [r3, #2]
    2378:	079a      	lsls	r2, r3, #30
    237a:	d501      	bpl.n	2380 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    237c:	2380      	movs	r3, #128	; 0x80
    237e:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2380:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2382:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2384:	2b00      	cmp	r3, #0
    2386:	d1fc      	bne.n	2382 <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2388:	4643      	mov	r3, r8
    238a:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    238c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    238e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2390:	2b00      	cmp	r3, #0
    2392:	d1fc      	bne.n	238e <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    2394:	4641      	mov	r1, r8
    2396:	600f      	str	r7, [r1, #0]
    2398:	ab10      	add	r3, sp, #64	; 0x40
    239a:	2280      	movs	r2, #128	; 0x80
    239c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    239e:	2200      	movs	r2, #0
    23a0:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    23a2:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    23a4:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    23a6:	6b32      	ldr	r2, [r6, #48]	; 0x30
    23a8:	920c      	str	r2, [sp, #48]	; 0x30
    23aa:	6b73      	ldr	r3, [r6, #52]	; 0x34
    23ac:	930d      	str	r3, [sp, #52]	; 0x34
    23ae:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    23b0:	970e      	str	r7, [sp, #56]	; 0x38
    23b2:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    23b4:	960f      	str	r6, [sp, #60]	; 0x3c
    23b6:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    23b8:	ae10      	add	r6, sp, #64	; 0x40
    23ba:	b2f9      	uxtb	r1, r7
    23bc:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    23be:	aa0c      	add	r2, sp, #48	; 0x30
    23c0:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    23c2:	2800      	cmp	r0, #0
    23c4:	d102      	bne.n	23cc <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    23c6:	1c20      	adds	r0, r4, #0
    23c8:	4a22      	ldr	r2, [pc, #136]	; (2454 <usart_init+0x2e4>)
    23ca:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    23cc:	1c43      	adds	r3, r0, #1
    23ce:	d005      	beq.n	23dc <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    23d0:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    23d2:	0c00      	lsrs	r0, r0, #16
    23d4:	b2c0      	uxtb	r0, r0
    23d6:	1c31      	adds	r1, r6, #0
    23d8:	4a1f      	ldr	r2, [pc, #124]	; (2458 <usart_init+0x2e8>)
    23da:	4790      	blx	r2
    23dc:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    23de:	2f04      	cmp	r7, #4
    23e0:	d1eb      	bne.n	23ba <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    23e2:	2300      	movs	r3, #0
    23e4:	60eb      	str	r3, [r5, #12]
    23e6:	612b      	str	r3, [r5, #16]
    23e8:	616b      	str	r3, [r5, #20]
    23ea:	61ab      	str	r3, [r5, #24]
    23ec:	61eb      	str	r3, [r5, #28]
    23ee:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    23f0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    23f2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    23f4:	2200      	movs	r2, #0
    23f6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    23f8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    23fa:	2330      	movs	r3, #48	; 0x30
    23fc:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    23fe:	2331      	movs	r3, #49	; 0x31
    2400:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    2402:	2332      	movs	r3, #50	; 0x32
    2404:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    2406:	2333      	movs	r3, #51	; 0x33
    2408:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    240a:	6828      	ldr	r0, [r5, #0]
    240c:	4b08      	ldr	r3, [pc, #32]	; (2430 <usart_init+0x2c0>)
    240e:	4798      	blx	r3
    2410:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    2412:	4912      	ldr	r1, [pc, #72]	; (245c <usart_init+0x2ec>)
    2414:	4b12      	ldr	r3, [pc, #72]	; (2460 <usart_init+0x2f0>)
    2416:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2418:	00a4      	lsls	r4, r4, #2
    241a:	4b12      	ldr	r3, [pc, #72]	; (2464 <usart_init+0x2f4>)
    241c:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    241e:	2000      	movs	r0, #0
}
    2420:	b013      	add	sp, #76	; 0x4c
    2422:	bc3c      	pop	{r2, r3, r4, r5}
    2424:	4690      	mov	r8, r2
    2426:	4699      	mov	r9, r3
    2428:	46a2      	mov	sl, r4
    242a:	46ab      	mov	fp, r5
    242c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    242e:	46c0      	nop			; (mov r8, r8)
    2430:	00002009 	.word	0x00002009
    2434:	40000400 	.word	0x40000400
    2438:	00002c85 	.word	0x00002c85
    243c:	00002bf9 	.word	0x00002bf9
    2440:	00001eb1 	.word	0x00001eb1
    2444:	00002ca1 	.word	0x00002ca1
    2448:	00001cd5 	.word	0x00001cd5
    244c:	00001d01 	.word	0x00001d01
    2450:	41002000 	.word	0x41002000
    2454:	00001f01 	.word	0x00001f01
    2458:	00002d61 	.word	0x00002d61
    245c:	00002595 	.word	0x00002595
    2460:	00002051 	.word	0x00002051
    2464:	200023e8 	.word	0x200023e8

00002468 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2468:	b510      	push	{r4, lr}
    246a:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    246c:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    246e:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    2470:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2472:	2c00      	cmp	r4, #0
    2474:	d00d      	beq.n	2492 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2476:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    2478:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    247a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    247c:	2a00      	cmp	r2, #0
    247e:	d108      	bne.n	2492 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2480:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2482:	2a00      	cmp	r2, #0
    2484:	d1fc      	bne.n	2480 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    2486:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2488:	2102      	movs	r1, #2
    248a:	7e1a      	ldrb	r2, [r3, #24]
    248c:	420a      	tst	r2, r1
    248e:	d0fc      	beq.n	248a <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2490:	2000      	movs	r0, #0
}
    2492:	bd10      	pop	{r4, pc}

00002494 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    2494:	b510      	push	{r4, lr}
    2496:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2498:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    249a:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    249c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    249e:	2a00      	cmp	r2, #0
    24a0:	d033      	beq.n	250a <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    24a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    24a4:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    24a6:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    24a8:	2b00      	cmp	r3, #0
    24aa:	d12e      	bne.n	250a <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    24ac:	7e23      	ldrb	r3, [r4, #24]
    24ae:	075a      	lsls	r2, r3, #29
    24b0:	d52b      	bpl.n	250a <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    24b2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    24b4:	2b00      	cmp	r3, #0
    24b6:	d1fc      	bne.n	24b2 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    24b8:	8b63      	ldrh	r3, [r4, #26]
    24ba:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    24bc:	069a      	lsls	r2, r3, #26
    24be:	d021      	beq.n	2504 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    24c0:	079a      	lsls	r2, r3, #30
    24c2:	d503      	bpl.n	24cc <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    24c4:	2302      	movs	r3, #2
    24c6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    24c8:	201a      	movs	r0, #26
    24ca:	e01e      	b.n	250a <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    24cc:	075a      	lsls	r2, r3, #29
    24ce:	d503      	bpl.n	24d8 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    24d0:	2304      	movs	r3, #4
    24d2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    24d4:	201e      	movs	r0, #30
    24d6:	e018      	b.n	250a <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    24d8:	07da      	lsls	r2, r3, #31
    24da:	d503      	bpl.n	24e4 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    24dc:	2301      	movs	r3, #1
    24de:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    24e0:	2013      	movs	r0, #19
    24e2:	e012      	b.n	250a <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    24e4:	06da      	lsls	r2, r3, #27
    24e6:	d505      	bpl.n	24f4 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    24e8:	8b62      	ldrh	r2, [r4, #26]
    24ea:	2310      	movs	r3, #16
    24ec:	4313      	orrs	r3, r2
    24ee:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    24f0:	2042      	movs	r0, #66	; 0x42
    24f2:	e00a      	b.n	250a <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    24f4:	069a      	lsls	r2, r3, #26
    24f6:	d505      	bpl.n	2504 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    24f8:	8b62      	ldrh	r2, [r4, #26]
    24fa:	2320      	movs	r3, #32
    24fc:	4313      	orrs	r3, r2
    24fe:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    2500:	2041      	movs	r0, #65	; 0x41
    2502:	e002      	b.n	250a <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    2504:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2506:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    2508:	2000      	movs	r0, #0
}
    250a:	bd10      	pop	{r4, pc}

0000250c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    250e:	1c04      	adds	r4, r0, #0
    2510:	1c0e      	adds	r6, r1, #0
    2512:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2514:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2516:	4b0f      	ldr	r3, [pc, #60]	; (2554 <_usart_read_buffer+0x48>)
    2518:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    251a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    251c:	b29b      	uxth	r3, r3
    251e:	2b00      	cmp	r3, #0
    2520:	d003      	beq.n	252a <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2522:	4b0d      	ldr	r3, [pc, #52]	; (2558 <_usart_read_buffer+0x4c>)
    2524:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2526:	2005      	movs	r0, #5
    2528:	e013      	b.n	2552 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    252a:	85a7      	strh	r7, [r4, #44]	; 0x2c
    252c:	4b0a      	ldr	r3, [pc, #40]	; (2558 <_usart_read_buffer+0x4c>)
    252e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2530:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2532:	2205      	movs	r2, #5
    2534:	2332      	movs	r3, #50	; 0x32
    2536:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2538:	2304      	movs	r3, #4
    253a:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    253c:	7a23      	ldrb	r3, [r4, #8]
    253e:	2b00      	cmp	r3, #0
    2540:	d001      	beq.n	2546 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2542:	2320      	movs	r3, #32
    2544:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2546:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    2548:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    254a:	2b00      	cmp	r3, #0
    254c:	d001      	beq.n	2552 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    254e:	2308      	movs	r3, #8
    2550:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    2552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2554:	00002101 	.word	0x00002101
    2558:	00002141 	.word	0x00002141

0000255c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    255c:	1c93      	adds	r3, r2, #2
    255e:	009b      	lsls	r3, r3, #2
    2560:	18c3      	adds	r3, r0, r3
    2562:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2564:	2301      	movs	r3, #1
    2566:	4093      	lsls	r3, r2
    2568:	1c1a      	adds	r2, r3, #0
    256a:	2330      	movs	r3, #48	; 0x30
    256c:	5cc1      	ldrb	r1, [r0, r3]
    256e:	430a      	orrs	r2, r1
    2570:	54c2      	strb	r2, [r0, r3]
}
    2572:	4770      	bx	lr

00002574 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2574:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2576:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2578:	2a00      	cmp	r2, #0
    257a:	d006      	beq.n	258a <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    257c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    257e:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2580:	2c00      	cmp	r4, #0
    2582:	d002      	beq.n	258a <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    2584:	4b02      	ldr	r3, [pc, #8]	; (2590 <usart_read_buffer_job+0x1c>)
    2586:	4798      	blx	r3
    2588:	1c03      	adds	r3, r0, #0
}
    258a:	1c18      	adds	r0, r3, #0
    258c:	bd10      	pop	{r4, pc}
    258e:	46c0      	nop			; (mov r8, r8)
    2590:	0000250d 	.word	0x0000250d

00002594 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2596:	0080      	lsls	r0, r0, #2
    2598:	4b64      	ldr	r3, [pc, #400]	; (272c <_usart_interrupt_handler+0x198>)
    259a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    259c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    259e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    25a0:	2b00      	cmp	r3, #0
    25a2:	d1fc      	bne.n	259e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    25a4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    25a6:	7da6      	ldrb	r6, [r4, #22]
    25a8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    25aa:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    25ac:	5ceb      	ldrb	r3, [r5, r3]
    25ae:	2230      	movs	r2, #48	; 0x30
    25b0:	5caf      	ldrb	r7, [r5, r2]
    25b2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    25b4:	07f1      	lsls	r1, r6, #31
    25b6:	d520      	bpl.n	25fa <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    25b8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    25ba:	b29b      	uxth	r3, r3
    25bc:	2b00      	cmp	r3, #0
    25be:	d01a      	beq.n	25f6 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    25c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    25c2:	781a      	ldrb	r2, [r3, #0]
    25c4:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    25c6:	1c59      	adds	r1, r3, #1
    25c8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    25ca:	7969      	ldrb	r1, [r5, #5]
    25cc:	2901      	cmp	r1, #1
    25ce:	d104      	bne.n	25da <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    25d0:	7859      	ldrb	r1, [r3, #1]
    25d2:	0209      	lsls	r1, r1, #8
    25d4:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    25d6:	3302      	adds	r3, #2
    25d8:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    25da:	05d3      	lsls	r3, r2, #23
    25dc:	0ddb      	lsrs	r3, r3, #23
    25de:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    25e0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    25e2:	3b01      	subs	r3, #1
    25e4:	b29b      	uxth	r3, r3
    25e6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    25e8:	2b00      	cmp	r3, #0
    25ea:	d106      	bne.n	25fa <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    25ec:	2301      	movs	r3, #1
    25ee:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    25f0:	2302      	movs	r3, #2
    25f2:	75a3      	strb	r3, [r4, #22]
    25f4:	e001      	b.n	25fa <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    25f6:	2301      	movs	r3, #1
    25f8:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    25fa:	07b2      	lsls	r2, r6, #30
    25fc:	d509      	bpl.n	2612 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    25fe:	2302      	movs	r3, #2
    2600:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2602:	2200      	movs	r2, #0
    2604:	2333      	movs	r3, #51	; 0x33
    2606:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2608:	07fb      	lsls	r3, r7, #31
    260a:	d502      	bpl.n	2612 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    260c:	1c28      	adds	r0, r5, #0
    260e:	68e9      	ldr	r1, [r5, #12]
    2610:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2612:	0772      	lsls	r2, r6, #29
    2614:	d56a      	bpl.n	26ec <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    2616:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2618:	b29b      	uxth	r3, r3
    261a:	2b00      	cmp	r3, #0
    261c:	d064      	beq.n	26e8 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    261e:	8b63      	ldrh	r3, [r4, #26]
    2620:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2622:	0719      	lsls	r1, r3, #28
    2624:	d402      	bmi.n	262c <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2626:	223f      	movs	r2, #63	; 0x3f
    2628:	4013      	ands	r3, r2
    262a:	e001      	b.n	2630 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    262c:	2237      	movs	r2, #55	; 0x37
    262e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2630:	2b00      	cmp	r3, #0
    2632:	d037      	beq.n	26a4 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2634:	079a      	lsls	r2, r3, #30
    2636:	d507      	bpl.n	2648 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2638:	221a      	movs	r2, #26
    263a:	2332      	movs	r3, #50	; 0x32
    263c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    263e:	8b62      	ldrh	r2, [r4, #26]
    2640:	2302      	movs	r3, #2
    2642:	4313      	orrs	r3, r2
    2644:	8363      	strh	r3, [r4, #26]
    2646:	e027      	b.n	2698 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2648:	0759      	lsls	r1, r3, #29
    264a:	d507      	bpl.n	265c <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    264c:	221e      	movs	r2, #30
    264e:	2332      	movs	r3, #50	; 0x32
    2650:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2652:	8b62      	ldrh	r2, [r4, #26]
    2654:	2304      	movs	r3, #4
    2656:	4313      	orrs	r3, r2
    2658:	8363      	strh	r3, [r4, #26]
    265a:	e01d      	b.n	2698 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    265c:	07da      	lsls	r2, r3, #31
    265e:	d507      	bpl.n	2670 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2660:	2213      	movs	r2, #19
    2662:	2332      	movs	r3, #50	; 0x32
    2664:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    2666:	8b62      	ldrh	r2, [r4, #26]
    2668:	2301      	movs	r3, #1
    266a:	4313      	orrs	r3, r2
    266c:	8363      	strh	r3, [r4, #26]
    266e:	e013      	b.n	2698 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2670:	06d9      	lsls	r1, r3, #27
    2672:	d507      	bpl.n	2684 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2674:	2242      	movs	r2, #66	; 0x42
    2676:	2332      	movs	r3, #50	; 0x32
    2678:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    267a:	8b62      	ldrh	r2, [r4, #26]
    267c:	2310      	movs	r3, #16
    267e:	4313      	orrs	r3, r2
    2680:	8363      	strh	r3, [r4, #26]
    2682:	e009      	b.n	2698 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2684:	2220      	movs	r2, #32
    2686:	421a      	tst	r2, r3
    2688:	d006      	beq.n	2698 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    268a:	2241      	movs	r2, #65	; 0x41
    268c:	2332      	movs	r3, #50	; 0x32
    268e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2690:	8b62      	ldrh	r2, [r4, #26]
    2692:	2320      	movs	r3, #32
    2694:	4313      	orrs	r3, r2
    2696:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2698:	077a      	lsls	r2, r7, #29
    269a:	d527      	bpl.n	26ec <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    269c:	1c28      	adds	r0, r5, #0
    269e:	696b      	ldr	r3, [r5, #20]
    26a0:	4798      	blx	r3
    26a2:	e023      	b.n	26ec <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    26a4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    26a6:	05d2      	lsls	r2, r2, #23
    26a8:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    26aa:	b2d3      	uxtb	r3, r2
    26ac:	6a69      	ldr	r1, [r5, #36]	; 0x24
    26ae:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    26b0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    26b2:	1c59      	adds	r1, r3, #1
    26b4:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    26b6:	7969      	ldrb	r1, [r5, #5]
    26b8:	2901      	cmp	r1, #1
    26ba:	d104      	bne.n	26c6 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    26bc:	0a12      	lsrs	r2, r2, #8
    26be:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    26c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    26c2:	3301      	adds	r3, #1
    26c4:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    26c6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    26c8:	3b01      	subs	r3, #1
    26ca:	b29b      	uxth	r3, r3
    26cc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    26ce:	2b00      	cmp	r3, #0
    26d0:	d10c      	bne.n	26ec <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26d2:	2304      	movs	r3, #4
    26d4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    26d6:	2200      	movs	r2, #0
    26d8:	2332      	movs	r3, #50	; 0x32
    26da:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    26dc:	07ba      	lsls	r2, r7, #30
    26de:	d505      	bpl.n	26ec <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    26e0:	1c28      	adds	r0, r5, #0
    26e2:	692b      	ldr	r3, [r5, #16]
    26e4:	4798      	blx	r3
    26e6:	e001      	b.n	26ec <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26e8:	2304      	movs	r3, #4
    26ea:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    26ec:	06f1      	lsls	r1, r6, #27
    26ee:	d507      	bpl.n	2700 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    26f0:	2310      	movs	r3, #16
    26f2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    26f4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    26f6:	06fa      	lsls	r2, r7, #27
    26f8:	d502      	bpl.n	2700 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    26fa:	1c28      	adds	r0, r5, #0
    26fc:	69eb      	ldr	r3, [r5, #28]
    26fe:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2700:	06b1      	lsls	r1, r6, #26
    2702:	d507      	bpl.n	2714 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2704:	2320      	movs	r3, #32
    2706:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2708:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    270a:	073a      	lsls	r2, r7, #28
    270c:	d502      	bpl.n	2714 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    270e:	1c28      	adds	r0, r5, #0
    2710:	69ab      	ldr	r3, [r5, #24]
    2712:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2714:	0731      	lsls	r1, r6, #28
    2716:	d507      	bpl.n	2728 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2718:	2308      	movs	r3, #8
    271a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    271c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    271e:	06ba      	lsls	r2, r7, #26
    2720:	d502      	bpl.n	2728 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2722:	6a2b      	ldr	r3, [r5, #32]
    2724:	1c28      	adds	r0, r5, #0
    2726:	4798      	blx	r3
		}
	}
#endif
}
    2728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    272a:	46c0      	nop			; (mov r8, r8)
    272c:	200023e8 	.word	0x200023e8

00002730 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2730:	b508      	push	{r3, lr}
	switch (clock_source) {
    2732:	2808      	cmp	r0, #8
    2734:	d834      	bhi.n	27a0 <system_clock_source_get_hz+0x70>
    2736:	0080      	lsls	r0, r0, #2
    2738:	4b1b      	ldr	r3, [pc, #108]	; (27a8 <system_clock_source_get_hz+0x78>)
    273a:	581b      	ldr	r3, [r3, r0]
    273c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    273e:	2080      	movs	r0, #128	; 0x80
    2740:	0200      	lsls	r0, r0, #8
    2742:	e030      	b.n	27a6 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2744:	4b19      	ldr	r3, [pc, #100]	; (27ac <system_clock_source_get_hz+0x7c>)
    2746:	6918      	ldr	r0, [r3, #16]
    2748:	e02d      	b.n	27a6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    274a:	4b19      	ldr	r3, [pc, #100]	; (27b0 <system_clock_source_get_hz+0x80>)
    274c:	6a18      	ldr	r0, [r3, #32]
    274e:	0580      	lsls	r0, r0, #22
    2750:	0f80      	lsrs	r0, r0, #30
    2752:	4b18      	ldr	r3, [pc, #96]	; (27b4 <system_clock_source_get_hz+0x84>)
    2754:	40c3      	lsrs	r3, r0
    2756:	1c18      	adds	r0, r3, #0
    2758:	e025      	b.n	27a6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    275a:	4b14      	ldr	r3, [pc, #80]	; (27ac <system_clock_source_get_hz+0x7c>)
    275c:	6958      	ldr	r0, [r3, #20]
    275e:	e022      	b.n	27a6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2760:	4b12      	ldr	r3, [pc, #72]	; (27ac <system_clock_source_get_hz+0x7c>)
    2762:	681b      	ldr	r3, [r3, #0]
    2764:	2002      	movs	r0, #2
    2766:	4018      	ands	r0, r3
    2768:	d01d      	beq.n	27a6 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    276a:	4911      	ldr	r1, [pc, #68]	; (27b0 <system_clock_source_get_hz+0x80>)
    276c:	2210      	movs	r2, #16
    276e:	68cb      	ldr	r3, [r1, #12]
    2770:	421a      	tst	r2, r3
    2772:	d0fc      	beq.n	276e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2774:	4b0d      	ldr	r3, [pc, #52]	; (27ac <system_clock_source_get_hz+0x7c>)
    2776:	681b      	ldr	r3, [r3, #0]
    2778:	075a      	lsls	r2, r3, #29
    277a:	d513      	bpl.n	27a4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    277c:	2000      	movs	r0, #0
    277e:	4b0e      	ldr	r3, [pc, #56]	; (27b8 <system_clock_source_get_hz+0x88>)
    2780:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2782:	4b0a      	ldr	r3, [pc, #40]	; (27ac <system_clock_source_get_hz+0x7c>)
    2784:	689b      	ldr	r3, [r3, #8]
    2786:	041b      	lsls	r3, r3, #16
    2788:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    278a:	4358      	muls	r0, r3
    278c:	e00b      	b.n	27a6 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    278e:	2350      	movs	r3, #80	; 0x50
    2790:	4a07      	ldr	r2, [pc, #28]	; (27b0 <system_clock_source_get_hz+0x80>)
    2792:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2794:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2796:	075a      	lsls	r2, r3, #29
    2798:	d505      	bpl.n	27a6 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    279a:	4b04      	ldr	r3, [pc, #16]	; (27ac <system_clock_source_get_hz+0x7c>)
    279c:	68d8      	ldr	r0, [r3, #12]
    279e:	e002      	b.n	27a6 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    27a0:	2000      	movs	r0, #0
    27a2:	e000      	b.n	27a6 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    27a4:	4805      	ldr	r0, [pc, #20]	; (27bc <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    27a6:	bd08      	pop	{r3, pc}
    27a8:	00009a40 	.word	0x00009a40
    27ac:	200000fc 	.word	0x200000fc
    27b0:	40000800 	.word	0x40000800
    27b4:	007a1200 	.word	0x007a1200
    27b8:	00002ca1 	.word	0x00002ca1
    27bc:	02dc6c00 	.word	0x02dc6c00

000027c0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    27c0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    27c2:	4b0c      	ldr	r3, [pc, #48]	; (27f4 <system_clock_source_osc8m_set_config+0x34>)
    27c4:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    27c6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    27c8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    27ca:	7840      	ldrb	r0, [r0, #1]
    27cc:	2201      	movs	r2, #1
    27ce:	4010      	ands	r0, r2
    27d0:	0180      	lsls	r0, r0, #6
    27d2:	2640      	movs	r6, #64	; 0x40
    27d4:	43b4      	bics	r4, r6
    27d6:	4304      	orrs	r4, r0
    27d8:	402a      	ands	r2, r5
    27da:	01d0      	lsls	r0, r2, #7
    27dc:	2280      	movs	r2, #128	; 0x80
    27de:	4394      	bics	r4, r2
    27e0:	1c22      	adds	r2, r4, #0
    27e2:	4302      	orrs	r2, r0
    27e4:	2003      	movs	r0, #3
    27e6:	4001      	ands	r1, r0
    27e8:	0209      	lsls	r1, r1, #8
    27ea:	4803      	ldr	r0, [pc, #12]	; (27f8 <system_clock_source_osc8m_set_config+0x38>)
    27ec:	4002      	ands	r2, r0
    27ee:	430a      	orrs	r2, r1
    27f0:	621a      	str	r2, [r3, #32]
}
    27f2:	bd70      	pop	{r4, r5, r6, pc}
    27f4:	40000800 	.word	0x40000800
    27f8:	fffffcff 	.word	0xfffffcff

000027fc <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    27fc:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    27fe:	7a02      	ldrb	r2, [r0, #8]
    2800:	0692      	lsls	r2, r2, #26
    2802:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2804:	8943      	ldrh	r3, [r0, #10]
    2806:	059b      	lsls	r3, r3, #22
    2808:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    280a:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    280c:	4b18      	ldr	r3, [pc, #96]	; (2870 <system_clock_source_dfll_set_config+0x74>)
    280e:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2810:	8881      	ldrh	r1, [r0, #4]
    2812:	8842      	ldrh	r2, [r0, #2]
    2814:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2816:	79c4      	ldrb	r4, [r0, #7]
    2818:	7982      	ldrb	r2, [r0, #6]
    281a:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    281c:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    281e:	7841      	ldrb	r1, [r0, #1]
    2820:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2822:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2824:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2826:	7803      	ldrb	r3, [r0, #0]
    2828:	2b04      	cmp	r3, #4
    282a:	d10f      	bne.n	284c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    282c:	7b02      	ldrb	r2, [r0, #12]
    282e:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2830:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2832:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2834:	89c3      	ldrh	r3, [r0, #14]
    2836:	041b      	lsls	r3, r3, #16
    2838:	490e      	ldr	r1, [pc, #56]	; (2874 <system_clock_source_dfll_set_config+0x78>)
    283a:	400b      	ands	r3, r1
    283c:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    283e:	4b0c      	ldr	r3, [pc, #48]	; (2870 <system_clock_source_dfll_set_config+0x74>)
    2840:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2842:	6819      	ldr	r1, [r3, #0]
    2844:	2204      	movs	r2, #4
    2846:	430a      	orrs	r2, r1
    2848:	601a      	str	r2, [r3, #0]
    284a:	e010      	b.n	286e <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    284c:	2b20      	cmp	r3, #32
    284e:	d10e      	bne.n	286e <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2850:	7b02      	ldrb	r2, [r0, #12]
    2852:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2854:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2856:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2858:	89c3      	ldrh	r3, [r0, #14]
    285a:	041b      	lsls	r3, r3, #16
    285c:	4905      	ldr	r1, [pc, #20]	; (2874 <system_clock_source_dfll_set_config+0x78>)
    285e:	400b      	ands	r3, r1
    2860:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2862:	4b03      	ldr	r3, [pc, #12]	; (2870 <system_clock_source_dfll_set_config+0x74>)
    2864:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2866:	681a      	ldr	r2, [r3, #0]
    2868:	4903      	ldr	r1, [pc, #12]	; (2878 <system_clock_source_dfll_set_config+0x7c>)
    286a:	430a      	orrs	r2, r1
    286c:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    286e:	bd10      	pop	{r4, pc}
    2870:	200000fc 	.word	0x200000fc
    2874:	03ff0000 	.word	0x03ff0000
    2878:	00000424 	.word	0x00000424

0000287c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    287c:	2808      	cmp	r0, #8
    287e:	d849      	bhi.n	2914 <system_clock_source_enable+0x98>
    2880:	0080      	lsls	r0, r0, #2
    2882:	4b25      	ldr	r3, [pc, #148]	; (2918 <system_clock_source_enable+0x9c>)
    2884:	581b      	ldr	r3, [r3, r0]
    2886:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2888:	2000      	movs	r0, #0
    288a:	e044      	b.n	2916 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    288c:	4b23      	ldr	r3, [pc, #140]	; (291c <system_clock_source_enable+0xa0>)
    288e:	6a19      	ldr	r1, [r3, #32]
    2890:	2202      	movs	r2, #2
    2892:	430a      	orrs	r2, r1
    2894:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2896:	2000      	movs	r0, #0
    2898:	e03d      	b.n	2916 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    289a:	4b20      	ldr	r3, [pc, #128]	; (291c <system_clock_source_enable+0xa0>)
    289c:	6999      	ldr	r1, [r3, #24]
    289e:	2202      	movs	r2, #2
    28a0:	430a      	orrs	r2, r1
    28a2:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28a4:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    28a6:	e036      	b.n	2916 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    28a8:	4b1c      	ldr	r3, [pc, #112]	; (291c <system_clock_source_enable+0xa0>)
    28aa:	8a19      	ldrh	r1, [r3, #16]
    28ac:	2202      	movs	r2, #2
    28ae:	430a      	orrs	r2, r1
    28b0:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28b2:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    28b4:	e02f      	b.n	2916 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    28b6:	4b19      	ldr	r3, [pc, #100]	; (291c <system_clock_source_enable+0xa0>)
    28b8:	8a99      	ldrh	r1, [r3, #20]
    28ba:	2202      	movs	r2, #2
    28bc:	430a      	orrs	r2, r1
    28be:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28c0:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    28c2:	e028      	b.n	2916 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    28c4:	4a16      	ldr	r2, [pc, #88]	; (2920 <system_clock_source_enable+0xa4>)
    28c6:	6811      	ldr	r1, [r2, #0]
    28c8:	2302      	movs	r3, #2
    28ca:	4319      	orrs	r1, r3
    28cc:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    28ce:	4a13      	ldr	r2, [pc, #76]	; (291c <system_clock_source_enable+0xa0>)
    28d0:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28d2:	1c11      	adds	r1, r2, #0
    28d4:	2210      	movs	r2, #16
    28d6:	68cb      	ldr	r3, [r1, #12]
    28d8:	421a      	tst	r2, r3
    28da:	d0fc      	beq.n	28d6 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    28dc:	4a10      	ldr	r2, [pc, #64]	; (2920 <system_clock_source_enable+0xa4>)
    28de:	6891      	ldr	r1, [r2, #8]
    28e0:	4b0e      	ldr	r3, [pc, #56]	; (291c <system_clock_source_enable+0xa0>)
    28e2:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    28e4:	6852      	ldr	r2, [r2, #4]
    28e6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    28e8:	2200      	movs	r2, #0
    28ea:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28ec:	1c19      	adds	r1, r3, #0
    28ee:	2210      	movs	r2, #16
    28f0:	68cb      	ldr	r3, [r1, #12]
    28f2:	421a      	tst	r2, r3
    28f4:	d0fc      	beq.n	28f0 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    28f6:	4b0a      	ldr	r3, [pc, #40]	; (2920 <system_clock_source_enable+0xa4>)
    28f8:	681a      	ldr	r2, [r3, #0]
    28fa:	b292      	uxth	r2, r2
    28fc:	4b07      	ldr	r3, [pc, #28]	; (291c <system_clock_source_enable+0xa0>)
    28fe:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2900:	2000      	movs	r0, #0
    2902:	e008      	b.n	2916 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2904:	4a05      	ldr	r2, [pc, #20]	; (291c <system_clock_source_enable+0xa0>)
    2906:	2344      	movs	r3, #68	; 0x44
    2908:	5cd0      	ldrb	r0, [r2, r3]
    290a:	2102      	movs	r1, #2
    290c:	4301      	orrs	r1, r0
    290e:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2910:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2912:	e000      	b.n	2916 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2914:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2916:	4770      	bx	lr
    2918:	00009a64 	.word	0x00009a64
    291c:	40000800 	.word	0x40000800
    2920:	200000fc 	.word	0x200000fc

00002924 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2924:	b5f0      	push	{r4, r5, r6, r7, lr}
    2926:	464f      	mov	r7, r9
    2928:	4646      	mov	r6, r8
    292a:	b4c0      	push	{r6, r7}
    292c:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    292e:	22c2      	movs	r2, #194	; 0xc2
    2930:	00d2      	lsls	r2, r2, #3
    2932:	4b3c      	ldr	r3, [pc, #240]	; (2a24 <system_clock_init+0x100>)
    2934:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2936:	4b3c      	ldr	r3, [pc, #240]	; (2a28 <system_clock_init+0x104>)
    2938:	685a      	ldr	r2, [r3, #4]
    293a:	211e      	movs	r1, #30
    293c:	438a      	bics	r2, r1
    293e:	2102      	movs	r1, #2
    2940:	430a      	orrs	r2, r1
    2942:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2944:	2201      	movs	r2, #1
    2946:	ab01      	add	r3, sp, #4
    2948:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    294a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    294c:	4d37      	ldr	r5, [pc, #220]	; (2a2c <system_clock_init+0x108>)
    294e:	b2e0      	uxtb	r0, r4
    2950:	a901      	add	r1, sp, #4
    2952:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2954:	3401      	adds	r4, #1
    2956:	2c25      	cmp	r4, #37	; 0x25
    2958:	d1f9      	bne.n	294e <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    295a:	ab05      	add	r3, sp, #20
    295c:	2100      	movs	r1, #0
    295e:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2960:	2200      	movs	r2, #0
    2962:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2964:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2966:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2968:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    296a:	213f      	movs	r1, #63	; 0x3f
    296c:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    296e:	2106      	movs	r1, #6
    2970:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2972:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2974:	4b2e      	ldr	r3, [pc, #184]	; (2a30 <system_clock_init+0x10c>)
    2976:	681b      	ldr	r3, [r3, #0]
    2978:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    297a:	2b3f      	cmp	r3, #63	; 0x3f
    297c:	d100      	bne.n	2980 <system_clock_init+0x5c>
		coarse = 0x1f;
    297e:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2980:	a805      	add	r0, sp, #20
    2982:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2984:	2307      	movs	r3, #7
    2986:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2988:	233f      	movs	r3, #63	; 0x3f
    298a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    298c:	4b29      	ldr	r3, [pc, #164]	; (2a34 <system_clock_init+0x110>)
    298e:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2990:	a804      	add	r0, sp, #16
    2992:	2500      	movs	r5, #0
    2994:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    2996:	2301      	movs	r3, #1
    2998:	4699      	mov	r9, r3
    299a:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    299c:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    299e:	4b26      	ldr	r3, [pc, #152]	; (2a38 <system_clock_init+0x114>)
    29a0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    29a2:	2006      	movs	r0, #6
    29a4:	4e25      	ldr	r6, [pc, #148]	; (2a3c <system_clock_init+0x118>)
    29a6:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    29a8:	4b25      	ldr	r3, [pc, #148]	; (2a40 <system_clock_init+0x11c>)
    29aa:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    29ac:	ac01      	add	r4, sp, #4
    29ae:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    29b0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    29b2:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    29b4:	2304      	movs	r3, #4
    29b6:	7023      	strb	r3, [r4, #0]
    29b8:	2320      	movs	r3, #32
    29ba:	9302      	str	r3, [sp, #8]
    29bc:	2002      	movs	r0, #2
    29be:	1c21      	adds	r1, r4, #0
    29c0:	4b20      	ldr	r3, [pc, #128]	; (2a44 <system_clock_init+0x120>)
    29c2:	4698      	mov	r8, r3
    29c4:	4798      	blx	r3
    29c6:	2002      	movs	r0, #2
    29c8:	4f1f      	ldr	r7, [pc, #124]	; (2a48 <system_clock_init+0x124>)
    29ca:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    29cc:	464b      	mov	r3, r9
    29ce:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    29d0:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29d2:	2306      	movs	r3, #6
    29d4:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    29d6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    29d8:	7265      	strb	r5, [r4, #9]
    29da:	2003      	movs	r0, #3
    29dc:	1c21      	adds	r1, r4, #0
    29de:	47c0      	blx	r8
    29e0:	2003      	movs	r0, #3
    29e2:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    29e4:	2007      	movs	r0, #7
    29e6:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    29e8:	490e      	ldr	r1, [pc, #56]	; (2a24 <system_clock_init+0x100>)
    29ea:	2210      	movs	r2, #16
    29ec:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    29ee:	421a      	tst	r2, r3
    29f0:	d0fc      	beq.n	29ec <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    29f2:	4a16      	ldr	r2, [pc, #88]	; (2a4c <system_clock_init+0x128>)
    29f4:	2300      	movs	r3, #0
    29f6:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    29f8:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    29fa:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    29fc:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    29fe:	a901      	add	r1, sp, #4
    2a00:	2201      	movs	r2, #1
    2a02:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2a04:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2a06:	2206      	movs	r2, #6
    2a08:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2a0a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2a0c:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2a0e:	2000      	movs	r0, #0
    2a10:	4b0c      	ldr	r3, [pc, #48]	; (2a44 <system_clock_init+0x120>)
    2a12:	4798      	blx	r3
    2a14:	2000      	movs	r0, #0
    2a16:	4b0c      	ldr	r3, [pc, #48]	; (2a48 <system_clock_init+0x124>)
    2a18:	4798      	blx	r3
#endif
}
    2a1a:	b00b      	add	sp, #44	; 0x2c
    2a1c:	bc0c      	pop	{r2, r3}
    2a1e:	4690      	mov	r8, r2
    2a20:	4699      	mov	r9, r3
    2a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a24:	40000800 	.word	0x40000800
    2a28:	41004000 	.word	0x41004000
    2a2c:	00002c85 	.word	0x00002c85
    2a30:	00806024 	.word	0x00806024
    2a34:	000027fd 	.word	0x000027fd
    2a38:	000027c1 	.word	0x000027c1
    2a3c:	0000287d 	.word	0x0000287d
    2a40:	00002a51 	.word	0x00002a51
    2a44:	00002a75 	.word	0x00002a75
    2a48:	00002b29 	.word	0x00002b29
    2a4c:	40000400 	.word	0x40000400

00002a50 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2a50:	4b06      	ldr	r3, [pc, #24]	; (2a6c <system_gclk_init+0x1c>)
    2a52:	6999      	ldr	r1, [r3, #24]
    2a54:	2208      	movs	r2, #8
    2a56:	430a      	orrs	r2, r1
    2a58:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2a5a:	2201      	movs	r2, #1
    2a5c:	4b04      	ldr	r3, [pc, #16]	; (2a70 <system_gclk_init+0x20>)
    2a5e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2a60:	1c19      	adds	r1, r3, #0
    2a62:	780b      	ldrb	r3, [r1, #0]
    2a64:	4213      	tst	r3, r2
    2a66:	d1fc      	bne.n	2a62 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2a68:	4770      	bx	lr
    2a6a:	46c0      	nop			; (mov r8, r8)
    2a6c:	40000400 	.word	0x40000400
    2a70:	40000c00 	.word	0x40000c00

00002a74 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a76:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2a78:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2a7a:	780d      	ldrb	r5, [r1, #0]
    2a7c:	022d      	lsls	r5, r5, #8
    2a7e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2a80:	784b      	ldrb	r3, [r1, #1]
    2a82:	2b00      	cmp	r3, #0
    2a84:	d002      	beq.n	2a8c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2a86:	2380      	movs	r3, #128	; 0x80
    2a88:	02db      	lsls	r3, r3, #11
    2a8a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2a8c:	7a4b      	ldrb	r3, [r1, #9]
    2a8e:	2b00      	cmp	r3, #0
    2a90:	d002      	beq.n	2a98 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2a92:	2380      	movs	r3, #128	; 0x80
    2a94:	031b      	lsls	r3, r3, #12
    2a96:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2a98:	684c      	ldr	r4, [r1, #4]
    2a9a:	2c01      	cmp	r4, #1
    2a9c:	d917      	bls.n	2ace <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2a9e:	1e63      	subs	r3, r4, #1
    2aa0:	421c      	tst	r4, r3
    2aa2:	d10f      	bne.n	2ac4 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2aa4:	2c02      	cmp	r4, #2
    2aa6:	d906      	bls.n	2ab6 <system_gclk_gen_set_config+0x42>
    2aa8:	2302      	movs	r3, #2
    2aaa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2aac:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2aae:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2ab0:	429c      	cmp	r4, r3
    2ab2:	d8fb      	bhi.n	2aac <system_gclk_gen_set_config+0x38>
    2ab4:	e000      	b.n	2ab8 <system_gclk_gen_set_config+0x44>
    2ab6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2ab8:	0217      	lsls	r7, r2, #8
    2aba:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2abc:	2380      	movs	r3, #128	; 0x80
    2abe:	035b      	lsls	r3, r3, #13
    2ac0:	431d      	orrs	r5, r3
    2ac2:	e004      	b.n	2ace <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2ac4:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2ac6:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2ac8:	2380      	movs	r3, #128	; 0x80
    2aca:	029b      	lsls	r3, r3, #10
    2acc:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2ace:	7a0b      	ldrb	r3, [r1, #8]
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	d002      	beq.n	2ada <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2ad4:	2380      	movs	r3, #128	; 0x80
    2ad6:	039b      	lsls	r3, r3, #14
    2ad8:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ada:	4a0f      	ldr	r2, [pc, #60]	; (2b18 <system_gclk_gen_set_config+0xa4>)
    2adc:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2ade:	b25b      	sxtb	r3, r3
    2ae0:	2b00      	cmp	r3, #0
    2ae2:	dbfb      	blt.n	2adc <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ae4:	4b0d      	ldr	r3, [pc, #52]	; (2b1c <system_gclk_gen_set_config+0xa8>)
    2ae6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ae8:	4b0d      	ldr	r3, [pc, #52]	; (2b20 <system_gclk_gen_set_config+0xac>)
    2aea:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2aec:	4a0a      	ldr	r2, [pc, #40]	; (2b18 <system_gclk_gen_set_config+0xa4>)
    2aee:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2af0:	b25b      	sxtb	r3, r3
    2af2:	2b00      	cmp	r3, #0
    2af4:	dbfb      	blt.n	2aee <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2af6:	4b08      	ldr	r3, [pc, #32]	; (2b18 <system_gclk_gen_set_config+0xa4>)
    2af8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2afa:	1c1a      	adds	r2, r3, #0
    2afc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2afe:	b25b      	sxtb	r3, r3
    2b00:	2b00      	cmp	r3, #0
    2b02:	dbfb      	blt.n	2afc <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2b04:	4b04      	ldr	r3, [pc, #16]	; (2b18 <system_gclk_gen_set_config+0xa4>)
    2b06:	6859      	ldr	r1, [r3, #4]
    2b08:	2280      	movs	r2, #128	; 0x80
    2b0a:	0252      	lsls	r2, r2, #9
    2b0c:	400a      	ands	r2, r1
    2b0e:	4315      	orrs	r5, r2
    2b10:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b12:	4b04      	ldr	r3, [pc, #16]	; (2b24 <system_gclk_gen_set_config+0xb0>)
    2b14:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2b18:	40000c00 	.word	0x40000c00
    2b1c:	00002101 	.word	0x00002101
    2b20:	40000c08 	.word	0x40000c08
    2b24:	00002141 	.word	0x00002141

00002b28 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2b28:	b510      	push	{r4, lr}
    2b2a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b2c:	4a0b      	ldr	r2, [pc, #44]	; (2b5c <system_gclk_gen_enable+0x34>)
    2b2e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b30:	b25b      	sxtb	r3, r3
    2b32:	2b00      	cmp	r3, #0
    2b34:	dbfb      	blt.n	2b2e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b36:	4b0a      	ldr	r3, [pc, #40]	; (2b60 <system_gclk_gen_enable+0x38>)
    2b38:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b3a:	4b0a      	ldr	r3, [pc, #40]	; (2b64 <system_gclk_gen_enable+0x3c>)
    2b3c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b3e:	4a07      	ldr	r2, [pc, #28]	; (2b5c <system_gclk_gen_enable+0x34>)
    2b40:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b42:	b25b      	sxtb	r3, r3
    2b44:	2b00      	cmp	r3, #0
    2b46:	dbfb      	blt.n	2b40 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2b48:	4b04      	ldr	r3, [pc, #16]	; (2b5c <system_gclk_gen_enable+0x34>)
    2b4a:	6859      	ldr	r1, [r3, #4]
    2b4c:	2280      	movs	r2, #128	; 0x80
    2b4e:	0252      	lsls	r2, r2, #9
    2b50:	430a      	orrs	r2, r1
    2b52:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b54:	4b04      	ldr	r3, [pc, #16]	; (2b68 <system_gclk_gen_enable+0x40>)
    2b56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b58:	bd10      	pop	{r4, pc}
    2b5a:	46c0      	nop			; (mov r8, r8)
    2b5c:	40000c00 	.word	0x40000c00
    2b60:	00002101 	.word	0x00002101
    2b64:	40000c04 	.word	0x40000c04
    2b68:	00002141 	.word	0x00002141

00002b6c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2b6c:	b570      	push	{r4, r5, r6, lr}
    2b6e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b70:	4a1a      	ldr	r2, [pc, #104]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2b72:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b74:	b25b      	sxtb	r3, r3
    2b76:	2b00      	cmp	r3, #0
    2b78:	dbfb      	blt.n	2b72 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b7a:	4b19      	ldr	r3, [pc, #100]	; (2be0 <system_gclk_gen_get_hz+0x74>)
    2b7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b7e:	4b19      	ldr	r3, [pc, #100]	; (2be4 <system_gclk_gen_get_hz+0x78>)
    2b80:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b82:	4a16      	ldr	r2, [pc, #88]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2b84:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b86:	b25b      	sxtb	r3, r3
    2b88:	2b00      	cmp	r3, #0
    2b8a:	dbfb      	blt.n	2b84 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2b8c:	4e13      	ldr	r6, [pc, #76]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2b8e:	6870      	ldr	r0, [r6, #4]
    2b90:	04c0      	lsls	r0, r0, #19
    2b92:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2b94:	4b14      	ldr	r3, [pc, #80]	; (2be8 <system_gclk_gen_get_hz+0x7c>)
    2b96:	4798      	blx	r3
    2b98:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b9a:	4b12      	ldr	r3, [pc, #72]	; (2be4 <system_gclk_gen_get_hz+0x78>)
    2b9c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2b9e:	6876      	ldr	r6, [r6, #4]
    2ba0:	02f6      	lsls	r6, r6, #11
    2ba2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ba4:	4b11      	ldr	r3, [pc, #68]	; (2bec <system_gclk_gen_get_hz+0x80>)
    2ba6:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ba8:	4a0c      	ldr	r2, [pc, #48]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2baa:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2bac:	b25b      	sxtb	r3, r3
    2bae:	2b00      	cmp	r3, #0
    2bb0:	dbfb      	blt.n	2baa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2bb2:	4b0a      	ldr	r3, [pc, #40]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2bb4:	689c      	ldr	r4, [r3, #8]
    2bb6:	0a24      	lsrs	r4, r4, #8
    2bb8:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2bba:	4b0d      	ldr	r3, [pc, #52]	; (2bf0 <system_gclk_gen_get_hz+0x84>)
    2bbc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2bbe:	2e00      	cmp	r6, #0
    2bc0:	d107      	bne.n	2bd2 <system_gclk_gen_get_hz+0x66>
    2bc2:	2c01      	cmp	r4, #1
    2bc4:	d907      	bls.n	2bd6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2bc6:	1c28      	adds	r0, r5, #0
    2bc8:	1c21      	adds	r1, r4, #0
    2bca:	4b0a      	ldr	r3, [pc, #40]	; (2bf4 <system_gclk_gen_get_hz+0x88>)
    2bcc:	4798      	blx	r3
    2bce:	1c05      	adds	r5, r0, #0
    2bd0:	e001      	b.n	2bd6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2bd2:	3401      	adds	r4, #1
    2bd4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2bd6:	1c28      	adds	r0, r5, #0
    2bd8:	bd70      	pop	{r4, r5, r6, pc}
    2bda:	46c0      	nop			; (mov r8, r8)
    2bdc:	40000c00 	.word	0x40000c00
    2be0:	00002101 	.word	0x00002101
    2be4:	40000c04 	.word	0x40000c04
    2be8:	00002731 	.word	0x00002731
    2bec:	40000c08 	.word	0x40000c08
    2bf0:	00002141 	.word	0x00002141
    2bf4:	00007669 	.word	0x00007669

00002bf8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2bf8:	b510      	push	{r4, lr}
    2bfa:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bfc:	4b06      	ldr	r3, [pc, #24]	; (2c18 <system_gclk_chan_enable+0x20>)
    2bfe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c00:	4b06      	ldr	r3, [pc, #24]	; (2c1c <system_gclk_chan_enable+0x24>)
    2c02:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2c04:	4b06      	ldr	r3, [pc, #24]	; (2c20 <system_gclk_chan_enable+0x28>)
    2c06:	8859      	ldrh	r1, [r3, #2]
    2c08:	2280      	movs	r2, #128	; 0x80
    2c0a:	01d2      	lsls	r2, r2, #7
    2c0c:	430a      	orrs	r2, r1
    2c0e:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c10:	4b04      	ldr	r3, [pc, #16]	; (2c24 <system_gclk_chan_enable+0x2c>)
    2c12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c14:	bd10      	pop	{r4, pc}
    2c16:	46c0      	nop			; (mov r8, r8)
    2c18:	00002101 	.word	0x00002101
    2c1c:	40000c02 	.word	0x40000c02
    2c20:	40000c00 	.word	0x40000c00
    2c24:	00002141 	.word	0x00002141

00002c28 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2c28:	b510      	push	{r4, lr}
    2c2a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c2c:	4b0f      	ldr	r3, [pc, #60]	; (2c6c <system_gclk_chan_disable+0x44>)
    2c2e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c30:	4b0f      	ldr	r3, [pc, #60]	; (2c70 <system_gclk_chan_disable+0x48>)
    2c32:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2c34:	4b0f      	ldr	r3, [pc, #60]	; (2c74 <system_gclk_chan_disable+0x4c>)
    2c36:	8858      	ldrh	r0, [r3, #2]
    2c38:	0500      	lsls	r0, r0, #20
    2c3a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2c3c:	8859      	ldrh	r1, [r3, #2]
    2c3e:	4a0e      	ldr	r2, [pc, #56]	; (2c78 <system_gclk_chan_disable+0x50>)
    2c40:	400a      	ands	r2, r1
    2c42:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2c44:	8859      	ldrh	r1, [r3, #2]
    2c46:	4a0d      	ldr	r2, [pc, #52]	; (2c7c <system_gclk_chan_disable+0x54>)
    2c48:	400a      	ands	r2, r1
    2c4a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2c4c:	1c19      	adds	r1, r3, #0
    2c4e:	2280      	movs	r2, #128	; 0x80
    2c50:	01d2      	lsls	r2, r2, #7
    2c52:	884b      	ldrh	r3, [r1, #2]
    2c54:	4213      	tst	r3, r2
    2c56:	d1fc      	bne.n	2c52 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2c58:	4b06      	ldr	r3, [pc, #24]	; (2c74 <system_gclk_chan_disable+0x4c>)
    2c5a:	0201      	lsls	r1, r0, #8
    2c5c:	8858      	ldrh	r0, [r3, #2]
    2c5e:	4a06      	ldr	r2, [pc, #24]	; (2c78 <system_gclk_chan_disable+0x50>)
    2c60:	4002      	ands	r2, r0
    2c62:	430a      	orrs	r2, r1
    2c64:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c66:	4b06      	ldr	r3, [pc, #24]	; (2c80 <system_gclk_chan_disable+0x58>)
    2c68:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c6a:	bd10      	pop	{r4, pc}
    2c6c:	00002101 	.word	0x00002101
    2c70:	40000c02 	.word	0x40000c02
    2c74:	40000c00 	.word	0x40000c00
    2c78:	fffff0ff 	.word	0xfffff0ff
    2c7c:	ffffbfff 	.word	0xffffbfff
    2c80:	00002141 	.word	0x00002141

00002c84 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2c84:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2c86:	780c      	ldrb	r4, [r1, #0]
    2c88:	0224      	lsls	r4, r4, #8
    2c8a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2c8c:	4b02      	ldr	r3, [pc, #8]	; (2c98 <system_gclk_chan_set_config+0x14>)
    2c8e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2c90:	b2a4      	uxth	r4, r4
    2c92:	4b02      	ldr	r3, [pc, #8]	; (2c9c <system_gclk_chan_set_config+0x18>)
    2c94:	805c      	strh	r4, [r3, #2]
}
    2c96:	bd10      	pop	{r4, pc}
    2c98:	00002c29 	.word	0x00002c29
    2c9c:	40000c00 	.word	0x40000c00

00002ca0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2ca0:	b510      	push	{r4, lr}
    2ca2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ca4:	4b06      	ldr	r3, [pc, #24]	; (2cc0 <system_gclk_chan_get_hz+0x20>)
    2ca6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2ca8:	4b06      	ldr	r3, [pc, #24]	; (2cc4 <system_gclk_chan_get_hz+0x24>)
    2caa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2cac:	4b06      	ldr	r3, [pc, #24]	; (2cc8 <system_gclk_chan_get_hz+0x28>)
    2cae:	885c      	ldrh	r4, [r3, #2]
    2cb0:	0524      	lsls	r4, r4, #20
    2cb2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cb4:	4b05      	ldr	r3, [pc, #20]	; (2ccc <system_gclk_chan_get_hz+0x2c>)
    2cb6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2cb8:	1c20      	adds	r0, r4, #0
    2cba:	4b05      	ldr	r3, [pc, #20]	; (2cd0 <system_gclk_chan_get_hz+0x30>)
    2cbc:	4798      	blx	r3
}
    2cbe:	bd10      	pop	{r4, pc}
    2cc0:	00002101 	.word	0x00002101
    2cc4:	40000c02 	.word	0x40000c02
    2cc8:	40000c00 	.word	0x40000c00
    2ccc:	00002141 	.word	0x00002141
    2cd0:	00002b6d 	.word	0x00002b6d

00002cd4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2cd4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2cd6:	78d3      	ldrb	r3, [r2, #3]
    2cd8:	2b00      	cmp	r3, #0
    2cda:	d11e      	bne.n	2d1a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2cdc:	7813      	ldrb	r3, [r2, #0]
    2cde:	2b80      	cmp	r3, #128	; 0x80
    2ce0:	d004      	beq.n	2cec <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2ce2:	061b      	lsls	r3, r3, #24
    2ce4:	2480      	movs	r4, #128	; 0x80
    2ce6:	0264      	lsls	r4, r4, #9
    2ce8:	4323      	orrs	r3, r4
    2cea:	e000      	b.n	2cee <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2cec:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2cee:	7854      	ldrb	r4, [r2, #1]
    2cf0:	2502      	movs	r5, #2
    2cf2:	43ac      	bics	r4, r5
    2cf4:	d10a      	bne.n	2d0c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2cf6:	7894      	ldrb	r4, [r2, #2]
    2cf8:	2c00      	cmp	r4, #0
    2cfa:	d103      	bne.n	2d04 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2cfc:	2480      	movs	r4, #128	; 0x80
    2cfe:	02a4      	lsls	r4, r4, #10
    2d00:	4323      	orrs	r3, r4
    2d02:	e002      	b.n	2d0a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2d04:	24c0      	movs	r4, #192	; 0xc0
    2d06:	02e4      	lsls	r4, r4, #11
    2d08:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2d0a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d0c:	7854      	ldrb	r4, [r2, #1]
    2d0e:	3c01      	subs	r4, #1
    2d10:	2c01      	cmp	r4, #1
    2d12:	d804      	bhi.n	2d1e <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2d14:	4c11      	ldr	r4, [pc, #68]	; (2d5c <_system_pinmux_config+0x88>)
    2d16:	4023      	ands	r3, r4
    2d18:	e001      	b.n	2d1e <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2d1a:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2d1c:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2d1e:	040d      	lsls	r5, r1, #16
    2d20:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d22:	24a0      	movs	r4, #160	; 0xa0
    2d24:	05e4      	lsls	r4, r4, #23
    2d26:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d28:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d2a:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2d2c:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d2e:	24d0      	movs	r4, #208	; 0xd0
    2d30:	0624      	lsls	r4, r4, #24
    2d32:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d34:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d36:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d38:	78d4      	ldrb	r4, [r2, #3]
    2d3a:	2c00      	cmp	r4, #0
    2d3c:	d10c      	bne.n	2d58 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2d3e:	035c      	lsls	r4, r3, #13
    2d40:	d505      	bpl.n	2d4e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2d42:	7893      	ldrb	r3, [r2, #2]
    2d44:	2b01      	cmp	r3, #1
    2d46:	d101      	bne.n	2d4c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    2d48:	6181      	str	r1, [r0, #24]
    2d4a:	e000      	b.n	2d4e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2d4c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d4e:	7853      	ldrb	r3, [r2, #1]
    2d50:	3b01      	subs	r3, #1
    2d52:	2b01      	cmp	r3, #1
    2d54:	d800      	bhi.n	2d58 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2d56:	6081      	str	r1, [r0, #8]
		}
	}
}
    2d58:	bd30      	pop	{r4, r5, pc}
    2d5a:	46c0      	nop			; (mov r8, r8)
    2d5c:	fffbffff 	.word	0xfffbffff

00002d60 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2d60:	b508      	push	{r3, lr}
    2d62:	1c03      	adds	r3, r0, #0
    2d64:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d66:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d68:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d6a:	2900      	cmp	r1, #0
    2d6c:	d103      	bne.n	2d76 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2d6e:	0958      	lsrs	r0, r3, #5
    2d70:	01c0      	lsls	r0, r0, #7
    2d72:	4904      	ldr	r1, [pc, #16]	; (2d84 <system_pinmux_pin_set_config+0x24>)
    2d74:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2d76:	211f      	movs	r1, #31
    2d78:	400b      	ands	r3, r1
    2d7a:	2101      	movs	r1, #1
    2d7c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2d7e:	4b02      	ldr	r3, [pc, #8]	; (2d88 <system_pinmux_pin_set_config+0x28>)
    2d80:	4798      	blx	r3
}
    2d82:	bd08      	pop	{r3, pc}
    2d84:	41004400 	.word	0x41004400
    2d88:	00002cd5 	.word	0x00002cd5

00002d8c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2d8c:	4770      	bx	lr
    2d8e:	46c0      	nop			; (mov r8, r8)

00002d90 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2d90:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2d92:	4b05      	ldr	r3, [pc, #20]	; (2da8 <system_init+0x18>)
    2d94:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2d96:	4b05      	ldr	r3, [pc, #20]	; (2dac <system_init+0x1c>)
    2d98:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2d9a:	4b05      	ldr	r3, [pc, #20]	; (2db0 <system_init+0x20>)
    2d9c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2d9e:	4b05      	ldr	r3, [pc, #20]	; (2db4 <system_init+0x24>)
    2da0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2da2:	4b05      	ldr	r3, [pc, #20]	; (2db8 <system_init+0x28>)
    2da4:	4798      	blx	r3
}
    2da6:	bd08      	pop	{r3, pc}
    2da8:	00002925 	.word	0x00002925
    2dac:	000020fd 	.word	0x000020fd
    2db0:	00002d8d 	.word	0x00002d8d
    2db4:	00002d8d 	.word	0x00002d8d
    2db8:	00002d8d 	.word	0x00002d8d

00002dbc <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    2dbc:	b570      	push	{r4, r5, r6, lr}
    2dbe:	b084      	sub	sp, #16
    2dc0:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2dc2:	ab01      	add	r3, sp, #4
    2dc4:	4a0a      	ldr	r2, [pc, #40]	; (2df0 <_tc_get_inst_index+0x34>)
    2dc6:	ca70      	ldmia	r2!, {r4, r5, r6}
    2dc8:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2dca:	9b01      	ldr	r3, [sp, #4]
    2dcc:	4283      	cmp	r3, r0
    2dce:	d00a      	beq.n	2de6 <_tc_get_inst_index+0x2a>
    2dd0:	9c02      	ldr	r4, [sp, #8]
    2dd2:	4284      	cmp	r4, r0
    2dd4:	d005      	beq.n	2de2 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2dd6:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2dd8:	9d03      	ldr	r5, [sp, #12]
    2dda:	428d      	cmp	r5, r1
    2ddc:	d105      	bne.n	2dea <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2dde:	2002      	movs	r0, #2
    2de0:	e002      	b.n	2de8 <_tc_get_inst_index+0x2c>
    2de2:	2001      	movs	r0, #1
    2de4:	e000      	b.n	2de8 <_tc_get_inst_index+0x2c>
    2de6:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    2de8:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    2dea:	b004      	add	sp, #16
    2dec:	bd70      	pop	{r4, r5, r6, pc}
    2dee:	46c0      	nop			; (mov r8, r8)
    2df0:	00009a88 	.word	0x00009a88

00002df4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2df4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2df6:	464f      	mov	r7, r9
    2df8:	4646      	mov	r6, r8
    2dfa:	b4c0      	push	{r6, r7}
    2dfc:	b087      	sub	sp, #28
    2dfe:	1c04      	adds	r4, r0, #0
    2e00:	1c0d      	adds	r5, r1, #0
    2e02:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    2e04:	1c08      	adds	r0, r1, #0
    2e06:	4b90      	ldr	r3, [pc, #576]	; (3048 <tc_init+0x254>)
    2e08:	4798      	blx	r3
    2e0a:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    2e0c:	4f8f      	ldr	r7, [pc, #572]	; (304c <tc_init+0x258>)
    2e0e:	1c39      	adds	r1, r7, #0
    2e10:	310c      	adds	r1, #12
    2e12:	a805      	add	r0, sp, #20
    2e14:	2203      	movs	r2, #3
    2e16:	4e8e      	ldr	r6, [pc, #568]	; (3050 <tc_init+0x25c>)
    2e18:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    2e1a:	1c39      	adds	r1, r7, #0
    2e1c:	3110      	adds	r1, #16
    2e1e:	a803      	add	r0, sp, #12
    2e20:	2206      	movs	r2, #6
    2e22:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2e24:	2300      	movs	r3, #0
    2e26:	60a3      	str	r3, [r4, #8]
    2e28:	60e3      	str	r3, [r4, #12]
    2e2a:	6123      	str	r3, [r4, #16]
    2e2c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2e2e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2e30:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2e32:	4648      	mov	r0, r9
    2e34:	0082      	lsls	r2, r0, #2
    2e36:	4b87      	ldr	r3, [pc, #540]	; (3054 <tc_init+0x260>)
    2e38:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2e3a:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2e3c:	4641      	mov	r1, r8
    2e3e:	788b      	ldrb	r3, [r1, #2]
    2e40:	2b08      	cmp	r3, #8
    2e42:	d104      	bne.n	2e4e <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2e44:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2e46:	464a      	mov	r2, r9
    2e48:	07d2      	lsls	r2, r2, #31
    2e4a:	d400      	bmi.n	2e4e <tc_init+0x5a>
    2e4c:	e0f6      	b.n	303c <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2e4e:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2e50:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2e52:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2e54:	07d9      	lsls	r1, r3, #31
    2e56:	d500      	bpl.n	2e5a <tc_init+0x66>
    2e58:	e0f0      	b.n	303c <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2e5a:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    2e5c:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2e5e:	06da      	lsls	r2, r3, #27
    2e60:	d500      	bpl.n	2e64 <tc_init+0x70>
    2e62:	e0eb      	b.n	303c <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2e64:	882b      	ldrh	r3, [r5, #0]
    2e66:	0799      	lsls	r1, r3, #30
    2e68:	d500      	bpl.n	2e6c <tc_init+0x78>
    2e6a:	e0e7      	b.n	303c <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    2e6c:	4642      	mov	r2, r8
    2e6e:	7c13      	ldrb	r3, [r2, #16]
    2e70:	2b00      	cmp	r3, #0
    2e72:	d00c      	beq.n	2e8e <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2e74:	a902      	add	r1, sp, #8
    2e76:	2301      	movs	r3, #1
    2e78:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2e7a:	2200      	movs	r2, #0
    2e7c:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2e7e:	4640      	mov	r0, r8
    2e80:	6980      	ldr	r0, [r0, #24]
    2e82:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2e84:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2e86:	4642      	mov	r2, r8
    2e88:	7d10      	ldrb	r0, [r2, #20]
    2e8a:	4b73      	ldr	r3, [pc, #460]	; (3058 <tc_init+0x264>)
    2e8c:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    2e8e:	4640      	mov	r0, r8
    2e90:	7f03      	ldrb	r3, [r0, #28]
    2e92:	2b00      	cmp	r3, #0
    2e94:	d00b      	beq.n	2eae <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2e96:	a902      	add	r1, sp, #8
    2e98:	2301      	movs	r3, #1
    2e9a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2e9c:	2200      	movs	r2, #0
    2e9e:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2ea0:	6a42      	ldr	r2, [r0, #36]	; 0x24
    2ea2:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2ea4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2ea6:	6a03      	ldr	r3, [r0, #32]
    2ea8:	b2d8      	uxtb	r0, r3
    2eaa:	4b6b      	ldr	r3, [pc, #428]	; (3058 <tc_init+0x264>)
    2eac:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2eae:	4b6b      	ldr	r3, [pc, #428]	; (305c <tc_init+0x268>)
    2eb0:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    2eb2:	4648      	mov	r0, r9
    2eb4:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2eb6:	a803      	add	r0, sp, #12
    2eb8:	5a12      	ldrh	r2, [r2, r0]
    2eba:	430a      	orrs	r2, r1
    2ebc:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2ebe:	4641      	mov	r1, r8
    2ec0:	788b      	ldrb	r3, [r1, #2]
    2ec2:	2b08      	cmp	r3, #8
    2ec4:	d108      	bne.n	2ed8 <tc_init+0xe4>
    2ec6:	4b65      	ldr	r3, [pc, #404]	; (305c <tc_init+0x268>)
    2ec8:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    2eca:	4648      	mov	r0, r9
    2ecc:	3001      	adds	r0, #1
    2ece:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2ed0:	a903      	add	r1, sp, #12
    2ed2:	5a41      	ldrh	r1, [r0, r1]
    2ed4:	430a      	orrs	r2, r1
    2ed6:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    2ed8:	a901      	add	r1, sp, #4
    2eda:	4642      	mov	r2, r8
    2edc:	7813      	ldrb	r3, [r2, #0]
    2ede:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2ee0:	ab05      	add	r3, sp, #20
    2ee2:	4648      	mov	r0, r9
    2ee4:	5c1e      	ldrb	r6, [r3, r0]
    2ee6:	1c30      	adds	r0, r6, #0
    2ee8:	4b5d      	ldr	r3, [pc, #372]	; (3060 <tc_init+0x26c>)
    2eea:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2eec:	1c30      	adds	r0, r6, #0
    2eee:	4b5d      	ldr	r3, [pc, #372]	; (3064 <tc_init+0x270>)
    2ef0:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    2ef2:	4641      	mov	r1, r8
    2ef4:	8888      	ldrh	r0, [r1, #4]
    2ef6:	890b      	ldrh	r3, [r1, #8]
    2ef8:	4303      	orrs	r3, r0
    2efa:	7988      	ldrb	r0, [r1, #6]
    2efc:	788a      	ldrb	r2, [r1, #2]
    2efe:	4310      	orrs	r0, r2
    2f00:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    2f02:	784b      	ldrb	r3, [r1, #1]
    2f04:	2b00      	cmp	r3, #0
    2f06:	d002      	beq.n	2f0e <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2f08:	2380      	movs	r3, #128	; 0x80
    2f0a:	011b      	lsls	r3, r3, #4
    2f0c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f0e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f10:	227f      	movs	r2, #127	; 0x7f
    2f12:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2f14:	4393      	bics	r3, r2
    2f16:	d1fc      	bne.n	2f12 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2f18:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    2f1a:	4642      	mov	r2, r8
    2f1c:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    2f1e:	1e43      	subs	r3, r0, #1
    2f20:	4198      	sbcs	r0, r3
    2f22:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    2f24:	7b93      	ldrb	r3, [r2, #14]
    2f26:	2b00      	cmp	r3, #0
    2f28:	d001      	beq.n	2f2e <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2f2a:	2301      	movs	r3, #1
    2f2c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f2e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f30:	227f      	movs	r2, #127	; 0x7f
    2f32:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    2f34:	4393      	bics	r3, r2
    2f36:	d1fc      	bne.n	2f32 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2f38:	23ff      	movs	r3, #255	; 0xff
    2f3a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    2f3c:	2800      	cmp	r0, #0
    2f3e:	d005      	beq.n	2f4c <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f40:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f42:	227f      	movs	r2, #127	; 0x7f
    2f44:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    2f46:	4393      	bics	r3, r2
    2f48:	d1fc      	bne.n	2f44 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2f4a:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    2f4c:	4643      	mov	r3, r8
    2f4e:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2f50:	7adb      	ldrb	r3, [r3, #11]
    2f52:	2b00      	cmp	r3, #0
    2f54:	d001      	beq.n	2f5a <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2f56:	2310      	movs	r3, #16
    2f58:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2f5a:	4641      	mov	r1, r8
    2f5c:	7b0b      	ldrb	r3, [r1, #12]
    2f5e:	2b00      	cmp	r3, #0
    2f60:	d001      	beq.n	2f66 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2f62:	2320      	movs	r3, #32
    2f64:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f66:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f68:	227f      	movs	r2, #127	; 0x7f
    2f6a:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2f6c:	4393      	bics	r3, r2
    2f6e:	d1fc      	bne.n	2f6a <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2f70:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f72:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f74:	217f      	movs	r1, #127	; 0x7f
    2f76:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2f78:	438b      	bics	r3, r1
    2f7a:	d1fc      	bne.n	2f76 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2f7c:	7923      	ldrb	r3, [r4, #4]
    2f7e:	2b04      	cmp	r3, #4
    2f80:	d005      	beq.n	2f8e <tc_init+0x19a>
    2f82:	2b08      	cmp	r3, #8
    2f84:	d041      	beq.n	300a <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    2f86:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2f88:	2b00      	cmp	r3, #0
    2f8a:	d157      	bne.n	303c <tc_init+0x248>
    2f8c:	e024      	b.n	2fd8 <tc_init+0x1e4>
    2f8e:	217f      	movs	r1, #127	; 0x7f
    2f90:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    2f92:	438b      	bics	r3, r1
    2f94:	d1fc      	bne.n	2f90 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    2f96:	2328      	movs	r3, #40	; 0x28
    2f98:	4642      	mov	r2, r8
    2f9a:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    2f9c:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f9e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fa0:	227f      	movs	r2, #127	; 0x7f
    2fa2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    2fa4:	4393      	bics	r3, r2
    2fa6:	d1fc      	bne.n	2fa2 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    2fa8:	2329      	movs	r3, #41	; 0x29
    2faa:	4640      	mov	r0, r8
    2fac:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    2fae:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2fb0:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fb2:	227f      	movs	r2, #127	; 0x7f
    2fb4:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    2fb6:	4393      	bics	r3, r2
    2fb8:	d1fc      	bne.n	2fb4 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    2fba:	232a      	movs	r3, #42	; 0x2a
    2fbc:	4641      	mov	r1, r8
    2fbe:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    2fc0:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2fc2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fc4:	227f      	movs	r2, #127	; 0x7f
    2fc6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2fc8:	4393      	bics	r3, r2
    2fca:	d1fc      	bne.n	2fc6 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    2fcc:	232b      	movs	r3, #43	; 0x2b
    2fce:	4642      	mov	r2, r8
    2fd0:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    2fd2:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    2fd4:	2000      	movs	r0, #0
    2fd6:	e031      	b.n	303c <tc_init+0x248>
    2fd8:	217f      	movs	r1, #127	; 0x7f
    2fda:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    2fdc:	438b      	bics	r3, r1
    2fde:	d1fc      	bne.n	2fda <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    2fe0:	4640      	mov	r0, r8
    2fe2:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    2fe4:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2fe6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fe8:	227f      	movs	r2, #127	; 0x7f
    2fea:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2fec:	4393      	bics	r3, r2
    2fee:	d1fc      	bne.n	2fea <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    2ff0:	4641      	mov	r1, r8
    2ff2:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    2ff4:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ff6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ff8:	227f      	movs	r2, #127	; 0x7f
    2ffa:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2ffc:	4393      	bics	r3, r2
    2ffe:	d1fc      	bne.n	2ffa <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3000:	4642      	mov	r2, r8
    3002:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    3004:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    3006:	2000      	movs	r0, #0
    3008:	e018      	b.n	303c <tc_init+0x248>
    300a:	217f      	movs	r1, #127	; 0x7f
    300c:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    300e:	438b      	bics	r3, r1
    3010:	d1fc      	bne.n	300c <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    3012:	4643      	mov	r3, r8
    3014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3016:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3018:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    301a:	227f      	movs	r2, #127	; 0x7f
    301c:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    301e:	4393      	bics	r3, r2
    3020:	d1fc      	bne.n	301c <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    3022:	4640      	mov	r0, r8
    3024:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    3026:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3028:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    302a:	227f      	movs	r2, #127	; 0x7f
    302c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    302e:	4393      	bics	r3, r2
    3030:	d1fc      	bne.n	302c <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    3032:	4641      	mov	r1, r8
    3034:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    3036:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3038:	2000      	movs	r0, #0
    303a:	e7ff      	b.n	303c <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    303c:	b007      	add	sp, #28
    303e:	bc0c      	pop	{r2, r3}
    3040:	4690      	mov	r8, r2
    3042:	4699      	mov	r9, r3
    3044:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3046:	46c0      	nop			; (mov r8, r8)
    3048:	00002dbd 	.word	0x00002dbd
    304c:	00009a88 	.word	0x00009a88
    3050:	0000348d 	.word	0x0000348d
    3054:	200023f8 	.word	0x200023f8
    3058:	00002d61 	.word	0x00002d61
    305c:	40000400 	.word	0x40000400
    3060:	00002c85 	.word	0x00002c85
    3064:	00002bf9 	.word	0x00002bf9

00003068 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3068:	1c93      	adds	r3, r2, #2
    306a:	009b      	lsls	r3, r3, #2
    306c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    306e:	2a02      	cmp	r2, #2
    3070:	d104      	bne.n	307c <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    3072:	7e02      	ldrb	r2, [r0, #24]
    3074:	2310      	movs	r3, #16
    3076:	4313      	orrs	r3, r2
    3078:	7603      	strb	r3, [r0, #24]
    307a:	e00c      	b.n	3096 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    307c:	2a03      	cmp	r2, #3
    307e:	d104      	bne.n	308a <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    3080:	7e02      	ldrb	r2, [r0, #24]
    3082:	2320      	movs	r3, #32
    3084:	4313      	orrs	r3, r2
    3086:	7603      	strb	r3, [r0, #24]
    3088:	e005      	b.n	3096 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    308a:	2301      	movs	r3, #1
    308c:	4093      	lsls	r3, r2
    308e:	1c1a      	adds	r2, r3, #0
    3090:	7e03      	ldrb	r3, [r0, #24]
    3092:	431a      	orrs	r2, r3
    3094:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    3096:	2000      	movs	r0, #0
    3098:	4770      	bx	lr
    309a:	46c0      	nop			; (mov r8, r8)

0000309c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    309c:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    309e:	0080      	lsls	r0, r0, #2
    30a0:	4b14      	ldr	r3, [pc, #80]	; (30f4 <_tc_interrupt_handler+0x58>)
    30a2:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    30a4:	6822      	ldr	r2, [r4, #0]
    30a6:	7b95      	ldrb	r5, [r2, #14]
    30a8:	7e23      	ldrb	r3, [r4, #24]
    30aa:	401d      	ands	r5, r3
    30ac:	7e63      	ldrb	r3, [r4, #25]
    30ae:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    30b0:	07eb      	lsls	r3, r5, #31
    30b2:	d505      	bpl.n	30c0 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    30b4:	1c20      	adds	r0, r4, #0
    30b6:	68a2      	ldr	r2, [r4, #8]
    30b8:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    30ba:	2301      	movs	r3, #1
    30bc:	6822      	ldr	r2, [r4, #0]
    30be:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    30c0:	07ab      	lsls	r3, r5, #30
    30c2:	d505      	bpl.n	30d0 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    30c4:	1c20      	adds	r0, r4, #0
    30c6:	68e2      	ldr	r2, [r4, #12]
    30c8:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    30ca:	2302      	movs	r3, #2
    30cc:	6822      	ldr	r2, [r4, #0]
    30ce:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    30d0:	06eb      	lsls	r3, r5, #27
    30d2:	d505      	bpl.n	30e0 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    30d4:	1c20      	adds	r0, r4, #0
    30d6:	6922      	ldr	r2, [r4, #16]
    30d8:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    30da:	2310      	movs	r3, #16
    30dc:	6822      	ldr	r2, [r4, #0]
    30de:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    30e0:	06ab      	lsls	r3, r5, #26
    30e2:	d505      	bpl.n	30f0 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    30e4:	1c20      	adds	r0, r4, #0
    30e6:	6962      	ldr	r2, [r4, #20]
    30e8:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    30ea:	6823      	ldr	r3, [r4, #0]
    30ec:	2220      	movs	r2, #32
    30ee:	739a      	strb	r2, [r3, #14]
	}
}
    30f0:	bd38      	pop	{r3, r4, r5, pc}
    30f2:	46c0      	nop			; (mov r8, r8)
    30f4:	200023f8 	.word	0x200023f8

000030f8 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    30f8:	b508      	push	{r3, lr}
    30fa:	2000      	movs	r0, #0
    30fc:	4b01      	ldr	r3, [pc, #4]	; (3104 <TC3_Handler+0xc>)
    30fe:	4798      	blx	r3
    3100:	bd08      	pop	{r3, pc}
    3102:	46c0      	nop			; (mov r8, r8)
    3104:	0000309d 	.word	0x0000309d

00003108 <TC4_Handler>:
    3108:	b508      	push	{r3, lr}
    310a:	2001      	movs	r0, #1
    310c:	4b01      	ldr	r3, [pc, #4]	; (3114 <TC4_Handler+0xc>)
    310e:	4798      	blx	r3
    3110:	bd08      	pop	{r3, pc}
    3112:	46c0      	nop			; (mov r8, r8)
    3114:	0000309d 	.word	0x0000309d

00003118 <TC5_Handler>:
    3118:	b508      	push	{r3, lr}
    311a:	2002      	movs	r0, #2
    311c:	4b01      	ldr	r3, [pc, #4]	; (3124 <TC5_Handler+0xc>)
    311e:	4798      	blx	r3
    3120:	bd08      	pop	{r3, pc}
    3122:	46c0      	nop			; (mov r8, r8)
    3124:	0000309d 	.word	0x0000309d

00003128 <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    3128:	4770      	bx	lr
    312a:	46c0      	nop			; (mov r8, r8)

0000312c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    312c:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    312e:	4b2c      	ldr	r3, [pc, #176]	; (31e0 <Reset_Handler+0xb4>)
    3130:	4a2c      	ldr	r2, [pc, #176]	; (31e4 <Reset_Handler+0xb8>)
    3132:	429a      	cmp	r2, r3
    3134:	d003      	beq.n	313e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3136:	4b2c      	ldr	r3, [pc, #176]	; (31e8 <Reset_Handler+0xbc>)
    3138:	4a29      	ldr	r2, [pc, #164]	; (31e0 <Reset_Handler+0xb4>)
    313a:	429a      	cmp	r2, r3
    313c:	d304      	bcc.n	3148 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    313e:	4b2b      	ldr	r3, [pc, #172]	; (31ec <Reset_Handler+0xc0>)
    3140:	4a2b      	ldr	r2, [pc, #172]	; (31f0 <Reset_Handler+0xc4>)
    3142:	429a      	cmp	r2, r3
    3144:	d310      	bcc.n	3168 <Reset_Handler+0x3c>
    3146:	e01b      	b.n	3180 <Reset_Handler+0x54>
    3148:	4b2a      	ldr	r3, [pc, #168]	; (31f4 <Reset_Handler+0xc8>)
    314a:	4827      	ldr	r0, [pc, #156]	; (31e8 <Reset_Handler+0xbc>)
    314c:	3003      	adds	r0, #3
    314e:	1ac0      	subs	r0, r0, r3
    3150:	0880      	lsrs	r0, r0, #2
    3152:	3001      	adds	r0, #1
    3154:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3156:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    3158:	4921      	ldr	r1, [pc, #132]	; (31e0 <Reset_Handler+0xb4>)
    315a:	4a22      	ldr	r2, [pc, #136]	; (31e4 <Reset_Handler+0xb8>)
    315c:	58d4      	ldr	r4, [r2, r3]
    315e:	50cc      	str	r4, [r1, r3]
    3160:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3162:	4283      	cmp	r3, r0
    3164:	d1fa      	bne.n	315c <Reset_Handler+0x30>
    3166:	e7ea      	b.n	313e <Reset_Handler+0x12>
    3168:	4b21      	ldr	r3, [pc, #132]	; (31f0 <Reset_Handler+0xc4>)
    316a:	1d1a      	adds	r2, r3, #4
    316c:	491f      	ldr	r1, [pc, #124]	; (31ec <Reset_Handler+0xc0>)
    316e:	3103      	adds	r1, #3
    3170:	1a89      	subs	r1, r1, r2
    3172:	0889      	lsrs	r1, r1, #2
    3174:	0089      	lsls	r1, r1, #2
    3176:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    3178:	2100      	movs	r1, #0
    317a:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    317c:	4293      	cmp	r3, r2
    317e:	d1fc      	bne.n	317a <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3180:	4b1d      	ldr	r3, [pc, #116]	; (31f8 <Reset_Handler+0xcc>)
    3182:	21ff      	movs	r1, #255	; 0xff
    3184:	4a1d      	ldr	r2, [pc, #116]	; (31fc <Reset_Handler+0xd0>)
    3186:	438a      	bics	r2, r1
    3188:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    318a:	2102      	movs	r1, #2
    318c:	2390      	movs	r3, #144	; 0x90
    318e:	005b      	lsls	r3, r3, #1
    3190:	4a1b      	ldr	r2, [pc, #108]	; (3200 <Reset_Handler+0xd4>)
    3192:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3194:	4b1b      	ldr	r3, [pc, #108]	; (3204 <Reset_Handler+0xd8>)
    3196:	78d8      	ldrb	r0, [r3, #3]
    3198:	2103      	movs	r1, #3
    319a:	4388      	bics	r0, r1
    319c:	2202      	movs	r2, #2
    319e:	4310      	orrs	r0, r2
    31a0:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    31a2:	78dd      	ldrb	r5, [r3, #3]
    31a4:	240c      	movs	r4, #12
    31a6:	43a5      	bics	r5, r4
    31a8:	2008      	movs	r0, #8
    31aa:	4305      	orrs	r5, r0
    31ac:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    31ae:	4b16      	ldr	r3, [pc, #88]	; (3208 <Reset_Handler+0xdc>)
    31b0:	7b9e      	ldrb	r6, [r3, #14]
    31b2:	2530      	movs	r5, #48	; 0x30
    31b4:	43ae      	bics	r6, r5
    31b6:	2520      	movs	r5, #32
    31b8:	4335      	orrs	r5, r6
    31ba:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    31bc:	7b9d      	ldrb	r5, [r3, #14]
    31be:	43a5      	bics	r5, r4
    31c0:	4328      	orrs	r0, r5
    31c2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    31c4:	7b98      	ldrb	r0, [r3, #14]
    31c6:	4388      	bics	r0, r1
    31c8:	4302      	orrs	r2, r0
    31ca:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    31cc:	4b0f      	ldr	r3, [pc, #60]	; (320c <Reset_Handler+0xe0>)
    31ce:	6859      	ldr	r1, [r3, #4]
    31d0:	2280      	movs	r2, #128	; 0x80
    31d2:	430a      	orrs	r2, r1
    31d4:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    31d6:	4b0e      	ldr	r3, [pc, #56]	; (3210 <Reset_Handler+0xe4>)
    31d8:	4798      	blx	r3

        /* Branch to main function */
        main();
    31da:	4b0e      	ldr	r3, [pc, #56]	; (3214 <Reset_Handler+0xe8>)
    31dc:	4798      	blx	r3
    31de:	e7fe      	b.n	31de <Reset_Handler+0xb2>
    31e0:	20000000 	.word	0x20000000
    31e4:	00009e54 	.word	0x00009e54
    31e8:	200000b0 	.word	0x200000b0
    31ec:	20002414 	.word	0x20002414
    31f0:	200000b0 	.word	0x200000b0
    31f4:	20000004 	.word	0x20000004
    31f8:	e000ed00 	.word	0xe000ed00
    31fc:	00000000 	.word	0x00000000
    3200:	41007000 	.word	0x41007000
    3204:	41005000 	.word	0x41005000
    3208:	41004800 	.word	0x41004800
    320c:	41004000 	.word	0x41004000
    3210:	00003441 	.word	0x00003441
    3214:	00003349 	.word	0x00003349

00003218 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3218:	b5f0      	push	{r4, r5, r6, r7, lr}
    321a:	4647      	mov	r7, r8
    321c:	b480      	push	{r7}
    321e:	1c0c      	adds	r4, r1, #0
    3220:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3222:	2800      	cmp	r0, #0
    3224:	d10c      	bne.n	3240 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    3226:	2a00      	cmp	r2, #0
    3228:	dd0d      	ble.n	3246 <_read+0x2e>
    322a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    322c:	4e09      	ldr	r6, [pc, #36]	; (3254 <_read+0x3c>)
    322e:	4d0a      	ldr	r5, [pc, #40]	; (3258 <_read+0x40>)
    3230:	6830      	ldr	r0, [r6, #0]
    3232:	1c21      	adds	r1, r4, #0
    3234:	682b      	ldr	r3, [r5, #0]
    3236:	4798      	blx	r3
		ptr++;
    3238:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    323a:	42bc      	cmp	r4, r7
    323c:	d1f8      	bne.n	3230 <_read+0x18>
    323e:	e004      	b.n	324a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3240:	2001      	movs	r0, #1
    3242:	4240      	negs	r0, r0
    3244:	e002      	b.n	324c <_read+0x34>
	}

	for (; len > 0; --len) {
    3246:	2000      	movs	r0, #0
    3248:	e000      	b.n	324c <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    324a:	4640      	mov	r0, r8
	}
	return nChars;
}
    324c:	bc04      	pop	{r2}
    324e:	4690      	mov	r8, r2
    3250:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3252:	46c0      	nop			; (mov r8, r8)
    3254:	2000240c 	.word	0x2000240c
    3258:	20002404 	.word	0x20002404

0000325c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    325c:	b5f0      	push	{r4, r5, r6, r7, lr}
    325e:	4647      	mov	r7, r8
    3260:	b480      	push	{r7}
    3262:	1c0e      	adds	r6, r1, #0
    3264:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3266:	3801      	subs	r0, #1
    3268:	2802      	cmp	r0, #2
    326a:	d810      	bhi.n	328e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    326c:	2a00      	cmp	r2, #0
    326e:	d011      	beq.n	3294 <_write+0x38>
    3270:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3272:	4b0d      	ldr	r3, [pc, #52]	; (32a8 <_write+0x4c>)
    3274:	4698      	mov	r8, r3
    3276:	4f0d      	ldr	r7, [pc, #52]	; (32ac <_write+0x50>)
    3278:	4643      	mov	r3, r8
    327a:	6818      	ldr	r0, [r3, #0]
    327c:	5d31      	ldrb	r1, [r6, r4]
    327e:	683b      	ldr	r3, [r7, #0]
    3280:	4798      	blx	r3
    3282:	2800      	cmp	r0, #0
    3284:	db08      	blt.n	3298 <_write+0x3c>
			return -1;
		}
		++nChars;
    3286:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3288:	42a5      	cmp	r5, r4
    328a:	d1f5      	bne.n	3278 <_write+0x1c>
    328c:	e007      	b.n	329e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    328e:	2001      	movs	r0, #1
    3290:	4240      	negs	r0, r0
    3292:	e005      	b.n	32a0 <_write+0x44>
	}

	for (; len != 0; --len) {
    3294:	2000      	movs	r0, #0
    3296:	e003      	b.n	32a0 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3298:	2001      	movs	r0, #1
    329a:	4240      	negs	r0, r0
    329c:	e000      	b.n	32a0 <_write+0x44>
		}
		++nChars;
    329e:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    32a0:	bc04      	pop	{r2}
    32a2:	4690      	mov	r8, r2
    32a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32a6:	46c0      	nop			; (mov r8, r8)
    32a8:	2000240c 	.word	0x2000240c
    32ac:	20002408 	.word	0x20002408

000032b0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    32b0:	4b06      	ldr	r3, [pc, #24]	; (32cc <_sbrk+0x1c>)
    32b2:	681b      	ldr	r3, [r3, #0]
    32b4:	2b00      	cmp	r3, #0
    32b6:	d102      	bne.n	32be <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    32b8:	4a05      	ldr	r2, [pc, #20]	; (32d0 <_sbrk+0x20>)
    32ba:	4b04      	ldr	r3, [pc, #16]	; (32cc <_sbrk+0x1c>)
    32bc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    32be:	4a03      	ldr	r2, [pc, #12]	; (32cc <_sbrk+0x1c>)
    32c0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    32c2:	1818      	adds	r0, r3, r0
    32c4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    32c6:	1c18      	adds	r0, r3, #0
    32c8:	4770      	bx	lr
    32ca:	46c0      	nop			; (mov r8, r8)
    32cc:	20000114 	.word	0x20000114
    32d0:	20004418 	.word	0x20004418

000032d4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    32d4:	2001      	movs	r0, #1
}
    32d6:	4240      	negs	r0, r0
    32d8:	4770      	bx	lr
    32da:	46c0      	nop			; (mov r8, r8)

000032dc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    32dc:	2380      	movs	r3, #128	; 0x80
    32de:	019b      	lsls	r3, r3, #6
    32e0:	604b      	str	r3, [r1, #4]

	return 0;
}
    32e2:	2000      	movs	r0, #0
    32e4:	4770      	bx	lr
    32e6:	46c0      	nop			; (mov r8, r8)

000032e8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    32e8:	2001      	movs	r0, #1
    32ea:	4770      	bx	lr

000032ec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    32ec:	2000      	movs	r0, #0
    32ee:	4770      	bx	lr

000032f0 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    32f0:	4b01      	ldr	r3, [pc, #4]	; (32f8 <update_adxl_gforce_x+0x8>)
    32f2:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    32f4:	4770      	bx	lr
    32f6:	46c0      	nop			; (mov r8, r8)
    32f8:	20000574 	.word	0x20000574

000032fc <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    32fc:	4b01      	ldr	r3, [pc, #4]	; (3304 <update_adxl_gforce_y+0x8>)
    32fe:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3300:	4770      	bx	lr
    3302:	46c0      	nop			; (mov r8, r8)
    3304:	20000574 	.word	0x20000574

00003308 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3308:	4b01      	ldr	r3, [pc, #4]	; (3310 <update_adxl_gforce_z+0x8>)
    330a:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    330c:	4770      	bx	lr
    330e:	46c0      	nop			; (mov r8, r8)
    3310:	20000574 	.word	0x20000574

00003314 <tc_callback_logger_service>:
	background_service_platform();
}

//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
    3314:	b510      	push	{r4, lr}
	if(gps_logging_enabled) {
    3316:	4b06      	ldr	r3, [pc, #24]	; (3330 <tc_callback_logger_service+0x1c>)
    3318:	781b      	ldrb	r3, [r3, #0]
    331a:	2b00      	cmp	r3, #0
    331c:	d006      	beq.n	332c <tc_callback_logger_service+0x18>
		sim808_send_command(CMD_GET_GPS_DATA);
    331e:	4b05      	ldr	r3, [pc, #20]	; (3334 <tc_callback_logger_service+0x20>)
    3320:	6818      	ldr	r0, [r3, #0]
    3322:	6859      	ldr	r1, [r3, #4]
    3324:	689a      	ldr	r2, [r3, #8]
    3326:	68db      	ldr	r3, [r3, #12]
    3328:	4c03      	ldr	r4, [pc, #12]	; (3338 <tc_callback_logger_service+0x24>)
    332a:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    332c:	bd10      	pop	{r4, pc}
    332e:	46c0      	nop			; (mov r8, r8)
    3330:	200005b8 	.word	0x200005b8
    3334:	20000150 	.word	0x20000150
    3338:	00000f2d 	.word	0x00000f2d

0000333c <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    333c:	b508      	push	{r3, lr}
	background_service_platform();
    333e:	4b01      	ldr	r3, [pc, #4]	; (3344 <tc_callback_bg_service+0x8>)
    3340:	4798      	blx	r3
}
    3342:	bd08      	pop	{r3, pc}
    3344:	00000519 	.word	0x00000519

00003348 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3348:	b510      	push	{r4, lr}
    334a:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    334c:	4b10      	ldr	r3, [pc, #64]	; (3390 <main+0x48>)
    334e:	4798      	blx	r3
	delay_init();
    3350:	4b10      	ldr	r3, [pc, #64]	; (3394 <main+0x4c>)
    3352:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    3354:	4b10      	ldr	r3, [pc, #64]	; (3398 <main+0x50>)
    3356:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    3358:	4810      	ldr	r0, [pc, #64]	; (339c <main+0x54>)
    335a:	4b11      	ldr	r3, [pc, #68]	; (33a0 <main+0x58>)
    335c:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    335e:	2300      	movs	r3, #0
    3360:	9303      	str	r3, [sp, #12]
    3362:	9304      	str	r3, [sp, #16]
    3364:	9305      	str	r3, [sp, #20]
    3366:	4b0f      	ldr	r3, [pc, #60]	; (33a4 <main+0x5c>)
    3368:	9300      	str	r3, [sp, #0]
    336a:	4b0f      	ldr	r3, [pc, #60]	; (33a8 <main+0x60>)
    336c:	9301      	str	r3, [sp, #4]
    336e:	4b0f      	ldr	r3, [pc, #60]	; (33ac <main+0x64>)
    3370:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    3372:	2003      	movs	r0, #3
    3374:	4669      	mov	r1, sp
    3376:	4b0e      	ldr	r3, [pc, #56]	; (33b0 <main+0x68>)
    3378:	4798      	blx	r3
	
	sim808_init();
    337a:	4b0e      	ldr	r3, [pc, #56]	; (33b4 <main+0x6c>)
    337c:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    337e:	4b0e      	ldr	r3, [pc, #56]	; (33b8 <main+0x70>)
    3380:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    3382:	2001      	movs	r0, #1
    3384:	490d      	ldr	r1, [pc, #52]	; (33bc <main+0x74>)
    3386:	4b0e      	ldr	r3, [pc, #56]	; (33c0 <main+0x78>)
    3388:	4798      	blx	r3

			//Update floats from accelerometer
			//recalculate_accelerometer_values();
			
			//Run platform specifics
			main_platform();
    338a:	4c0e      	ldr	r4, [pc, #56]	; (33c4 <main+0x7c>)
    338c:	47a0      	blx	r4
    338e:	e7fd      	b.n	338c <main+0x44>
    3390:	00002d91 	.word	0x00002d91
    3394:	000016ad 	.word	0x000016ad
    3398:	00001651 	.word	0x00001651
    339c:	0000333d 	.word	0x0000333d
    33a0:	00001661 	.word	0x00001661
    33a4:	00003309 	.word	0x00003309
    33a8:	000032fd 	.word	0x000032fd
    33ac:	000032f1 	.word	0x000032f1
    33b0:	00000185 	.word	0x00000185
    33b4:	000014a1 	.word	0x000014a1
    33b8:	00000505 	.word	0x00000505
    33bc:	00003315 	.word	0x00003315
    33c0:	00000e1d 	.word	0x00000e1d
    33c4:	000004e1 	.word	0x000004e1

000033c8 <__fpclassifyd>:
    33c8:	1c0b      	adds	r3, r1, #0
    33ca:	1c01      	adds	r1, r0, #0
    33cc:	1c02      	adds	r2, r0, #0
    33ce:	b530      	push	{r4, r5, lr}
    33d0:	4319      	orrs	r1, r3
    33d2:	2002      	movs	r0, #2
    33d4:	2900      	cmp	r1, #0
    33d6:	d100      	bne.n	33da <__fpclassifyd+0x12>
    33d8:	bd30      	pop	{r4, r5, pc}
    33da:	2180      	movs	r1, #128	; 0x80
    33dc:	0609      	lsls	r1, r1, #24
    33de:	428b      	cmp	r3, r1
    33e0:	d016      	beq.n	3410 <__fpclassifyd+0x48>
    33e2:	490d      	ldr	r1, [pc, #52]	; (3418 <__fpclassifyd+0x50>)
    33e4:	2004      	movs	r0, #4
    33e6:	185c      	adds	r4, r3, r1
    33e8:	490c      	ldr	r1, [pc, #48]	; (341c <__fpclassifyd+0x54>)
    33ea:	428c      	cmp	r4, r1
    33ec:	d9f4      	bls.n	33d8 <__fpclassifyd+0x10>
    33ee:	4d0c      	ldr	r5, [pc, #48]	; (3420 <__fpclassifyd+0x58>)
    33f0:	195c      	adds	r4, r3, r5
    33f2:	428c      	cmp	r4, r1
    33f4:	d9f0      	bls.n	33d8 <__fpclassifyd+0x10>
    33f6:	4c0b      	ldr	r4, [pc, #44]	; (3424 <__fpclassifyd+0x5c>)
    33f8:	0059      	lsls	r1, r3, #1
    33fa:	0849      	lsrs	r1, r1, #1
    33fc:	2003      	movs	r0, #3
    33fe:	42a1      	cmp	r1, r4
    3400:	d9ea      	bls.n	33d8 <__fpclassifyd+0x10>
    3402:	4c07      	ldr	r4, [pc, #28]	; (3420 <__fpclassifyd+0x58>)
    3404:	2000      	movs	r0, #0
    3406:	42a1      	cmp	r1, r4
    3408:	d1e6      	bne.n	33d8 <__fpclassifyd+0x10>
    340a:	4250      	negs	r0, r2
    340c:	4150      	adcs	r0, r2
    340e:	e7e3      	b.n	33d8 <__fpclassifyd+0x10>
    3410:	2a00      	cmp	r2, #0
    3412:	d0e1      	beq.n	33d8 <__fpclassifyd+0x10>
    3414:	e7ef      	b.n	33f6 <__fpclassifyd+0x2e>
    3416:	46c0      	nop			; (mov r8, r8)
    3418:	fff00000 	.word	0xfff00000
    341c:	7fdfffff 	.word	0x7fdfffff
    3420:	7ff00000 	.word	0x7ff00000
    3424:	000fffff 	.word	0x000fffff

00003428 <atof>:
    3428:	b508      	push	{r3, lr}
    342a:	2100      	movs	r1, #0
    342c:	f000 ff98 	bl	4360 <strtod>
    3430:	bd08      	pop	{r3, pc}

00003432 <atoi>:
    3432:	b508      	push	{r3, lr}
    3434:	2100      	movs	r1, #0
    3436:	220a      	movs	r2, #10
    3438:	f001 f828 	bl	448c <strtol>
    343c:	bd08      	pop	{r3, pc}
	...

00003440 <__libc_init_array>:
    3440:	b570      	push	{r4, r5, r6, lr}
    3442:	4b0e      	ldr	r3, [pc, #56]	; (347c <__libc_init_array+0x3c>)
    3444:	4d0e      	ldr	r5, [pc, #56]	; (3480 <__libc_init_array+0x40>)
    3446:	2400      	movs	r4, #0
    3448:	1aed      	subs	r5, r5, r3
    344a:	10ad      	asrs	r5, r5, #2
    344c:	1c1e      	adds	r6, r3, #0
    344e:	42ac      	cmp	r4, r5
    3450:	d004      	beq.n	345c <__libc_init_array+0x1c>
    3452:	00a3      	lsls	r3, r4, #2
    3454:	58f3      	ldr	r3, [r6, r3]
    3456:	4798      	blx	r3
    3458:	3401      	adds	r4, #1
    345a:	e7f8      	b.n	344e <__libc_init_array+0xe>
    345c:	f006 fcea 	bl	9e34 <_init>
    3460:	4b08      	ldr	r3, [pc, #32]	; (3484 <__libc_init_array+0x44>)
    3462:	4d09      	ldr	r5, [pc, #36]	; (3488 <__libc_init_array+0x48>)
    3464:	2400      	movs	r4, #0
    3466:	1aed      	subs	r5, r5, r3
    3468:	10ad      	asrs	r5, r5, #2
    346a:	1c1e      	adds	r6, r3, #0
    346c:	42ac      	cmp	r4, r5
    346e:	d004      	beq.n	347a <__libc_init_array+0x3a>
    3470:	00a3      	lsls	r3, r4, #2
    3472:	58f3      	ldr	r3, [r6, r3]
    3474:	4798      	blx	r3
    3476:	3401      	adds	r4, #1
    3478:	e7f8      	b.n	346c <__libc_init_array+0x2c>
    347a:	bd70      	pop	{r4, r5, r6, pc}
    347c:	00009e40 	.word	0x00009e40
    3480:	00009e40 	.word	0x00009e40
    3484:	00009e40 	.word	0x00009e40
    3488:	00009e44 	.word	0x00009e44

0000348c <memcpy>:
    348c:	b510      	push	{r4, lr}
    348e:	2300      	movs	r3, #0
    3490:	4293      	cmp	r3, r2
    3492:	d003      	beq.n	349c <memcpy+0x10>
    3494:	5ccc      	ldrb	r4, [r1, r3]
    3496:	54c4      	strb	r4, [r0, r3]
    3498:	3301      	adds	r3, #1
    349a:	e7f9      	b.n	3490 <memcpy+0x4>
    349c:	bd10      	pop	{r4, pc}

0000349e <memset>:
    349e:	1c03      	adds	r3, r0, #0
    34a0:	1882      	adds	r2, r0, r2
    34a2:	4293      	cmp	r3, r2
    34a4:	d002      	beq.n	34ac <memset+0xe>
    34a6:	7019      	strb	r1, [r3, #0]
    34a8:	3301      	adds	r3, #1
    34aa:	e7fa      	b.n	34a2 <memset+0x4>
    34ac:	4770      	bx	lr
	...

000034b0 <iprintf>:
    34b0:	b40f      	push	{r0, r1, r2, r3}
    34b2:	4b0b      	ldr	r3, [pc, #44]	; (34e0 <iprintf+0x30>)
    34b4:	b513      	push	{r0, r1, r4, lr}
    34b6:	681c      	ldr	r4, [r3, #0]
    34b8:	2c00      	cmp	r4, #0
    34ba:	d005      	beq.n	34c8 <iprintf+0x18>
    34bc:	69a3      	ldr	r3, [r4, #24]
    34be:	2b00      	cmp	r3, #0
    34c0:	d102      	bne.n	34c8 <iprintf+0x18>
    34c2:	1c20      	adds	r0, r4, #0
    34c4:	f002 ff02 	bl	62cc <__sinit>
    34c8:	ab05      	add	r3, sp, #20
    34ca:	68a1      	ldr	r1, [r4, #8]
    34cc:	1c20      	adds	r0, r4, #0
    34ce:	9a04      	ldr	r2, [sp, #16]
    34d0:	9301      	str	r3, [sp, #4]
    34d2:	f001 f961 	bl	4798 <_vfiprintf_r>
    34d6:	bc16      	pop	{r1, r2, r4}
    34d8:	bc08      	pop	{r3}
    34da:	b004      	add	sp, #16
    34dc:	4718      	bx	r3
    34de:	46c0      	nop			; (mov r8, r8)
    34e0:	20000070 	.word	0x20000070

000034e4 <setbuf>:
    34e4:	b508      	push	{r3, lr}
    34e6:	424a      	negs	r2, r1
    34e8:	414a      	adcs	r2, r1
    34ea:	2380      	movs	r3, #128	; 0x80
    34ec:	0052      	lsls	r2, r2, #1
    34ee:	00db      	lsls	r3, r3, #3
    34f0:	f000 f802 	bl	34f8 <setvbuf>
    34f4:	bd08      	pop	{r3, pc}
	...

000034f8 <setvbuf>:
    34f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    34fa:	1c1e      	adds	r6, r3, #0
    34fc:	4b3c      	ldr	r3, [pc, #240]	; (35f0 <setvbuf+0xf8>)
    34fe:	1c04      	adds	r4, r0, #0
    3500:	681d      	ldr	r5, [r3, #0]
    3502:	1c0f      	adds	r7, r1, #0
    3504:	9201      	str	r2, [sp, #4]
    3506:	2d00      	cmp	r5, #0
    3508:	d005      	beq.n	3516 <setvbuf+0x1e>
    350a:	69aa      	ldr	r2, [r5, #24]
    350c:	2a00      	cmp	r2, #0
    350e:	d102      	bne.n	3516 <setvbuf+0x1e>
    3510:	1c28      	adds	r0, r5, #0
    3512:	f002 fedb 	bl	62cc <__sinit>
    3516:	4b37      	ldr	r3, [pc, #220]	; (35f4 <setvbuf+0xfc>)
    3518:	429c      	cmp	r4, r3
    351a:	d101      	bne.n	3520 <setvbuf+0x28>
    351c:	686c      	ldr	r4, [r5, #4]
    351e:	e008      	b.n	3532 <setvbuf+0x3a>
    3520:	4b35      	ldr	r3, [pc, #212]	; (35f8 <setvbuf+0x100>)
    3522:	429c      	cmp	r4, r3
    3524:	d101      	bne.n	352a <setvbuf+0x32>
    3526:	68ac      	ldr	r4, [r5, #8]
    3528:	e003      	b.n	3532 <setvbuf+0x3a>
    352a:	4b34      	ldr	r3, [pc, #208]	; (35fc <setvbuf+0x104>)
    352c:	429c      	cmp	r4, r3
    352e:	d100      	bne.n	3532 <setvbuf+0x3a>
    3530:	68ec      	ldr	r4, [r5, #12]
    3532:	9b01      	ldr	r3, [sp, #4]
    3534:	2b02      	cmp	r3, #2
    3536:	d857      	bhi.n	35e8 <setvbuf+0xf0>
    3538:	2e00      	cmp	r6, #0
    353a:	db55      	blt.n	35e8 <setvbuf+0xf0>
    353c:	1c28      	adds	r0, r5, #0
    353e:	1c21      	adds	r1, r4, #0
    3540:	f002 fe44 	bl	61cc <_fflush_r>
    3544:	2300      	movs	r3, #0
    3546:	6063      	str	r3, [r4, #4]
    3548:	61a3      	str	r3, [r4, #24]
    354a:	89a3      	ldrh	r3, [r4, #12]
    354c:	061a      	lsls	r2, r3, #24
    354e:	d503      	bpl.n	3558 <setvbuf+0x60>
    3550:	1c28      	adds	r0, r5, #0
    3552:	6921      	ldr	r1, [r4, #16]
    3554:	f003 fecc 	bl	72f0 <_free_r>
    3558:	89a3      	ldrh	r3, [r4, #12]
    355a:	2283      	movs	r2, #131	; 0x83
    355c:	4393      	bics	r3, r2
    355e:	81a3      	strh	r3, [r4, #12]
    3560:	9b01      	ldr	r3, [sp, #4]
    3562:	2b02      	cmp	r3, #2
    3564:	d013      	beq.n	358e <setvbuf+0x96>
    3566:	2f00      	cmp	r7, #0
    3568:	d125      	bne.n	35b6 <setvbuf+0xbe>
    356a:	2e00      	cmp	r6, #0
    356c:	d101      	bne.n	3572 <setvbuf+0x7a>
    356e:	2680      	movs	r6, #128	; 0x80
    3570:	00f6      	lsls	r6, r6, #3
    3572:	1c30      	adds	r0, r6, #0
    3574:	f003 fa82 	bl	6a7c <malloc>
    3578:	1e07      	subs	r7, r0, #0
    357a:	d118      	bne.n	35ae <setvbuf+0xb6>
    357c:	2080      	movs	r0, #128	; 0x80
    357e:	00c0      	lsls	r0, r0, #3
    3580:	f003 fa7c 	bl	6a7c <malloc>
    3584:	1e07      	subs	r7, r0, #0
    3586:	d110      	bne.n	35aa <setvbuf+0xb2>
    3588:	2001      	movs	r0, #1
    358a:	4240      	negs	r0, r0
    358c:	e000      	b.n	3590 <setvbuf+0x98>
    358e:	2000      	movs	r0, #0
    3590:	89a3      	ldrh	r3, [r4, #12]
    3592:	2202      	movs	r2, #2
    3594:	4313      	orrs	r3, r2
    3596:	81a3      	strh	r3, [r4, #12]
    3598:	2300      	movs	r3, #0
    359a:	60a3      	str	r3, [r4, #8]
    359c:	1c23      	adds	r3, r4, #0
    359e:	3347      	adds	r3, #71	; 0x47
    35a0:	6023      	str	r3, [r4, #0]
    35a2:	6123      	str	r3, [r4, #16]
    35a4:	2301      	movs	r3, #1
    35a6:	6163      	str	r3, [r4, #20]
    35a8:	e020      	b.n	35ec <setvbuf+0xf4>
    35aa:	2680      	movs	r6, #128	; 0x80
    35ac:	00f6      	lsls	r6, r6, #3
    35ae:	89a3      	ldrh	r3, [r4, #12]
    35b0:	2280      	movs	r2, #128	; 0x80
    35b2:	4313      	orrs	r3, r2
    35b4:	81a3      	strh	r3, [r4, #12]
    35b6:	9a01      	ldr	r2, [sp, #4]
    35b8:	2a01      	cmp	r2, #1
    35ba:	d104      	bne.n	35c6 <setvbuf+0xce>
    35bc:	89a3      	ldrh	r3, [r4, #12]
    35be:	4313      	orrs	r3, r2
    35c0:	81a3      	strh	r3, [r4, #12]
    35c2:	4273      	negs	r3, r6
    35c4:	61a3      	str	r3, [r4, #24]
    35c6:	4b0e      	ldr	r3, [pc, #56]	; (3600 <setvbuf+0x108>)
    35c8:	2000      	movs	r0, #0
    35ca:	62ab      	str	r3, [r5, #40]	; 0x28
    35cc:	89a3      	ldrh	r3, [r4, #12]
    35ce:	6027      	str	r7, [r4, #0]
    35d0:	6127      	str	r7, [r4, #16]
    35d2:	6166      	str	r6, [r4, #20]
    35d4:	071a      	lsls	r2, r3, #28
    35d6:	d509      	bpl.n	35ec <setvbuf+0xf4>
    35d8:	2203      	movs	r2, #3
    35da:	4013      	ands	r3, r2
    35dc:	425a      	negs	r2, r3
    35de:	4153      	adcs	r3, r2
    35e0:	425b      	negs	r3, r3
    35e2:	401e      	ands	r6, r3
    35e4:	60a6      	str	r6, [r4, #8]
    35e6:	e001      	b.n	35ec <setvbuf+0xf4>
    35e8:	2001      	movs	r0, #1
    35ea:	4240      	negs	r0, r0
    35ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    35ee:	46c0      	nop			; (mov r8, r8)
    35f0:	20000070 	.word	0x20000070
    35f4:	00009c4c 	.word	0x00009c4c
    35f8:	00009c6c 	.word	0x00009c6c
    35fc:	00009c8c 	.word	0x00009c8c
    3600:	00006225 	.word	0x00006225

00003604 <siprintf>:
    3604:	b40e      	push	{r1, r2, r3}
    3606:	b500      	push	{lr}
    3608:	b09c      	sub	sp, #112	; 0x70
    360a:	ab1d      	add	r3, sp, #116	; 0x74
    360c:	cb04      	ldmia	r3!, {r2}
    360e:	2282      	movs	r2, #130	; 0x82
    3610:	a902      	add	r1, sp, #8
    3612:	0092      	lsls	r2, r2, #2
    3614:	818a      	strh	r2, [r1, #12]
    3616:	4a0a      	ldr	r2, [pc, #40]	; (3640 <siprintf+0x3c>)
    3618:	9002      	str	r0, [sp, #8]
    361a:	608a      	str	r2, [r1, #8]
    361c:	614a      	str	r2, [r1, #20]
    361e:	2201      	movs	r2, #1
    3620:	4252      	negs	r2, r2
    3622:	81ca      	strh	r2, [r1, #14]
    3624:	4a07      	ldr	r2, [pc, #28]	; (3644 <siprintf+0x40>)
    3626:	6108      	str	r0, [r1, #16]
    3628:	6810      	ldr	r0, [r2, #0]
    362a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    362c:	9301      	str	r3, [sp, #4]
    362e:	f000 ff9b 	bl	4568 <_svfiprintf_r>
    3632:	9a02      	ldr	r2, [sp, #8]
    3634:	2300      	movs	r3, #0
    3636:	7013      	strb	r3, [r2, #0]
    3638:	b01c      	add	sp, #112	; 0x70
    363a:	bc08      	pop	{r3}
    363c:	b003      	add	sp, #12
    363e:	4718      	bx	r3
    3640:	7fffffff 	.word	0x7fffffff
    3644:	20000070 	.word	0x20000070

00003648 <strchr>:
    3648:	b2c9      	uxtb	r1, r1
    364a:	7803      	ldrb	r3, [r0, #0]
    364c:	2b00      	cmp	r3, #0
    364e:	d003      	beq.n	3658 <strchr+0x10>
    3650:	428b      	cmp	r3, r1
    3652:	d004      	beq.n	365e <strchr+0x16>
    3654:	3001      	adds	r0, #1
    3656:	e7f8      	b.n	364a <strchr+0x2>
    3658:	2900      	cmp	r1, #0
    365a:	d000      	beq.n	365e <strchr+0x16>
    365c:	1c18      	adds	r0, r3, #0
    365e:	4770      	bx	lr

00003660 <strcmp>:
    3660:	7802      	ldrb	r2, [r0, #0]
    3662:	780b      	ldrb	r3, [r1, #0]
    3664:	3001      	adds	r0, #1
    3666:	3101      	adds	r1, #1
    3668:	2a00      	cmp	r2, #0
    366a:	d001      	beq.n	3670 <strcmp+0x10>
    366c:	429a      	cmp	r2, r3
    366e:	d0f7      	beq.n	3660 <strcmp>
    3670:	1ad0      	subs	r0, r2, r3
    3672:	4770      	bx	lr

00003674 <strcpy>:
    3674:	1c03      	adds	r3, r0, #0
    3676:	780a      	ldrb	r2, [r1, #0]
    3678:	3101      	adds	r1, #1
    367a:	701a      	strb	r2, [r3, #0]
    367c:	3301      	adds	r3, #1
    367e:	2a00      	cmp	r2, #0
    3680:	d1f9      	bne.n	3676 <strcpy+0x2>
    3682:	4770      	bx	lr

00003684 <strlen>:
    3684:	2300      	movs	r3, #0
    3686:	5cc2      	ldrb	r2, [r0, r3]
    3688:	3301      	adds	r3, #1
    368a:	2a00      	cmp	r2, #0
    368c:	d1fb      	bne.n	3686 <strlen+0x2>
    368e:	1e58      	subs	r0, r3, #1
    3690:	4770      	bx	lr

00003692 <strncpy>:
    3692:	b530      	push	{r4, r5, lr}
    3694:	1c03      	adds	r3, r0, #0
    3696:	2a00      	cmp	r2, #0
    3698:	d007      	beq.n	36aa <strncpy+0x18>
    369a:	780c      	ldrb	r4, [r1, #0]
    369c:	3301      	adds	r3, #1
    369e:	1e5d      	subs	r5, r3, #1
    36a0:	3a01      	subs	r2, #1
    36a2:	702c      	strb	r4, [r5, #0]
    36a4:	3101      	adds	r1, #1
    36a6:	2c00      	cmp	r4, #0
    36a8:	d1f5      	bne.n	3696 <strncpy+0x4>
    36aa:	189a      	adds	r2, r3, r2
    36ac:	4293      	cmp	r3, r2
    36ae:	d003      	beq.n	36b8 <strncpy+0x26>
    36b0:	2100      	movs	r1, #0
    36b2:	7019      	strb	r1, [r3, #0]
    36b4:	3301      	adds	r3, #1
    36b6:	e7f9      	b.n	36ac <strncpy+0x1a>
    36b8:	bd30      	pop	{r4, r5, pc}

000036ba <match>:
    36ba:	b530      	push	{r4, r5, lr}
    36bc:	6802      	ldr	r2, [r0, #0]
    36be:	780c      	ldrb	r4, [r1, #0]
    36c0:	3201      	adds	r2, #1
    36c2:	2c00      	cmp	r4, #0
    36c4:	d00a      	beq.n	36dc <match+0x22>
    36c6:	7813      	ldrb	r3, [r2, #0]
    36c8:	1c1d      	adds	r5, r3, #0
    36ca:	3d41      	subs	r5, #65	; 0x41
    36cc:	2d19      	cmp	r5, #25
    36ce:	d800      	bhi.n	36d2 <match+0x18>
    36d0:	3320      	adds	r3, #32
    36d2:	3101      	adds	r1, #1
    36d4:	42a3      	cmp	r3, r4
    36d6:	d0f2      	beq.n	36be <match+0x4>
    36d8:	2000      	movs	r0, #0
    36da:	e001      	b.n	36e0 <match+0x26>
    36dc:	6002      	str	r2, [r0, #0]
    36de:	2001      	movs	r0, #1
    36e0:	bd30      	pop	{r4, r5, pc}
	...

000036e4 <sulp>:
    36e4:	b570      	push	{r4, r5, r6, lr}
    36e6:	1c16      	adds	r6, r2, #0
    36e8:	1c0d      	adds	r5, r1, #0
    36ea:	f003 fccb 	bl	7084 <__ulp>
    36ee:	2e00      	cmp	r6, #0
    36f0:	d00b      	beq.n	370a <sulp+0x26>
    36f2:	006b      	lsls	r3, r5, #1
    36f4:	0d5b      	lsrs	r3, r3, #21
    36f6:	226b      	movs	r2, #107	; 0x6b
    36f8:	1ad3      	subs	r3, r2, r3
    36fa:	2b00      	cmp	r3, #0
    36fc:	dd05      	ble.n	370a <sulp+0x26>
    36fe:	4d03      	ldr	r5, [pc, #12]	; (370c <sulp+0x28>)
    3700:	051c      	lsls	r4, r3, #20
    3702:	1963      	adds	r3, r4, r5
    3704:	2200      	movs	r2, #0
    3706:	f005 f86b 	bl	87e0 <__aeabi_dmul>
    370a:	bd70      	pop	{r4, r5, r6, pc}
    370c:	3ff00000 	.word	0x3ff00000

00003710 <_strtod_r>:
    3710:	b5f0      	push	{r4, r5, r6, r7, lr}
    3712:	4fbe      	ldr	r7, [pc, #760]	; (3a0c <_strtod_r+0x2fc>)
    3714:	4ebc      	ldr	r6, [pc, #752]	; (3a08 <_strtod_r+0x2f8>)
    3716:	b0a1      	sub	sp, #132	; 0x84
    3718:	2300      	movs	r3, #0
    371a:	9008      	str	r0, [sp, #32]
    371c:	910a      	str	r1, [sp, #40]	; 0x28
    371e:	9219      	str	r2, [sp, #100]	; 0x64
    3720:	931c      	str	r3, [sp, #112]	; 0x70
    3722:	911b      	str	r1, [sp, #108]	; 0x6c
    3724:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    3726:	7813      	ldrb	r3, [r2, #0]
    3728:	2b0d      	cmp	r3, #13
    372a:	d805      	bhi.n	3738 <_strtod_r+0x28>
    372c:	2b09      	cmp	r3, #9
    372e:	d215      	bcs.n	375c <_strtod_r+0x4c>
    3730:	2b00      	cmp	r3, #0
    3732:	d100      	bne.n	3736 <_strtod_r+0x26>
    3734:	e1c1      	b.n	3aba <_strtod_r+0x3aa>
    3736:	e014      	b.n	3762 <_strtod_r+0x52>
    3738:	2b2b      	cmp	r3, #43	; 0x2b
    373a:	d007      	beq.n	374c <_strtod_r+0x3c>
    373c:	2b2d      	cmp	r3, #45	; 0x2d
    373e:	d002      	beq.n	3746 <_strtod_r+0x36>
    3740:	2b20      	cmp	r3, #32
    3742:	d10e      	bne.n	3762 <_strtod_r+0x52>
    3744:	e00a      	b.n	375c <_strtod_r+0x4c>
    3746:	2401      	movs	r4, #1
    3748:	9416      	str	r4, [sp, #88]	; 0x58
    374a:	e001      	b.n	3750 <_strtod_r+0x40>
    374c:	2500      	movs	r5, #0
    374e:	9516      	str	r5, [sp, #88]	; 0x58
    3750:	1c53      	adds	r3, r2, #1
    3752:	931b      	str	r3, [sp, #108]	; 0x6c
    3754:	7853      	ldrb	r3, [r2, #1]
    3756:	2b00      	cmp	r3, #0
    3758:	d105      	bne.n	3766 <_strtod_r+0x56>
    375a:	e1ae      	b.n	3aba <_strtod_r+0x3aa>
    375c:	3201      	adds	r2, #1
    375e:	921b      	str	r2, [sp, #108]	; 0x6c
    3760:	e7e0      	b.n	3724 <_strtod_r+0x14>
    3762:	2400      	movs	r4, #0
    3764:	9416      	str	r4, [sp, #88]	; 0x58
    3766:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3768:	2400      	movs	r4, #0
    376a:	782b      	ldrb	r3, [r5, #0]
    376c:	940d      	str	r4, [sp, #52]	; 0x34
    376e:	2b30      	cmp	r3, #48	; 0x30
    3770:	d15a      	bne.n	3828 <_strtod_r+0x118>
    3772:	786b      	ldrb	r3, [r5, #1]
    3774:	2b58      	cmp	r3, #88	; 0x58
    3776:	d001      	beq.n	377c <_strtod_r+0x6c>
    3778:	2b78      	cmp	r3, #120	; 0x78
    377a:	d149      	bne.n	3810 <_strtod_r+0x100>
    377c:	9c16      	ldr	r4, [sp, #88]	; 0x58
    377e:	ab1c      	add	r3, sp, #112	; 0x70
    3780:	9300      	str	r3, [sp, #0]
    3782:	9401      	str	r4, [sp, #4]
    3784:	9808      	ldr	r0, [sp, #32]
    3786:	a91b      	add	r1, sp, #108	; 0x6c
    3788:	4aa1      	ldr	r2, [pc, #644]	; (3a10 <_strtod_r+0x300>)
    378a:	ab1d      	add	r3, sp, #116	; 0x74
    378c:	f002 fe59 	bl	6442 <__gethex>
    3790:	2407      	movs	r4, #7
    3792:	9007      	str	r0, [sp, #28]
    3794:	4004      	ands	r4, r0
    3796:	d101      	bne.n	379c <_strtod_r+0x8c>
    3798:	f000 fdb0 	bl	42fc <_strtod_r+0xbec>
    379c:	2c06      	cmp	r4, #6
    379e:	d102      	bne.n	37a6 <_strtod_r+0x96>
    37a0:	3501      	adds	r5, #1
    37a2:	951b      	str	r5, [sp, #108]	; 0x6c
    37a4:	e18b      	b.n	3abe <_strtod_r+0x3ae>
    37a6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    37a8:	2a00      	cmp	r2, #0
    37aa:	d007      	beq.n	37bc <_strtod_r+0xac>
    37ac:	a81e      	add	r0, sp, #120	; 0x78
    37ae:	2135      	movs	r1, #53	; 0x35
    37b0:	f003 fd58 	bl	7264 <__copybits>
    37b4:	9808      	ldr	r0, [sp, #32]
    37b6:	991c      	ldr	r1, [sp, #112]	; 0x70
    37b8:	f003 f9c6 	bl	6b48 <_Bfree>
    37bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    37be:	2c06      	cmp	r4, #6
    37c0:	d81c      	bhi.n	37fc <_strtod_r+0xec>
    37c2:	1c20      	adds	r0, r4, #0
    37c4:	f003 ff46 	bl	7654 <__gnu_thumb1_case_uqi>
    37c8:	14070a04 	.word	0x14070a04
    37cc:	0a17      	.short	0x0a17
    37ce:	04          	.byte	0x04
    37cf:	00          	.byte	0x00
    37d0:	2700      	movs	r7, #0
    37d2:	1c3e      	adds	r6, r7, #0
    37d4:	e012      	b.n	37fc <_strtod_r+0xec>
    37d6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    37d8:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    37da:	e00f      	b.n	37fc <_strtod_r+0xec>
    37dc:	488d      	ldr	r0, [pc, #564]	; (3a14 <_strtod_r+0x304>)
    37de:	4a8e      	ldr	r2, [pc, #568]	; (3a18 <_strtod_r+0x308>)
    37e0:	181b      	adds	r3, r3, r0
    37e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    37e4:	051b      	lsls	r3, r3, #20
    37e6:	400a      	ands	r2, r1
    37e8:	1c1f      	adds	r7, r3, #0
    37ea:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    37ec:	4317      	orrs	r7, r2
    37ee:	e005      	b.n	37fc <_strtod_r+0xec>
    37f0:	4f8a      	ldr	r7, [pc, #552]	; (3a1c <_strtod_r+0x30c>)
    37f2:	2600      	movs	r6, #0
    37f4:	e002      	b.n	37fc <_strtod_r+0xec>
    37f6:	2301      	movs	r3, #1
    37f8:	4f89      	ldr	r7, [pc, #548]	; (3a20 <_strtod_r+0x310>)
    37fa:	425e      	negs	r6, r3
    37fc:	9c07      	ldr	r4, [sp, #28]
    37fe:	0724      	lsls	r4, r4, #28
    3800:	d401      	bmi.n	3806 <_strtod_r+0xf6>
    3802:	f000 fd7b 	bl	42fc <_strtod_r+0xbec>
    3806:	2380      	movs	r3, #128	; 0x80
    3808:	061b      	lsls	r3, r3, #24
    380a:	431f      	orrs	r7, r3
    380c:	f000 fd76 	bl	42fc <_strtod_r+0xbec>
    3810:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3812:	1c5a      	adds	r2, r3, #1
    3814:	921b      	str	r2, [sp, #108]	; 0x6c
    3816:	785b      	ldrb	r3, [r3, #1]
    3818:	2b30      	cmp	r3, #48	; 0x30
    381a:	d0f9      	beq.n	3810 <_strtod_r+0x100>
    381c:	2b00      	cmp	r3, #0
    381e:	d101      	bne.n	3824 <_strtod_r+0x114>
    3820:	f000 fd6c 	bl	42fc <_strtod_r+0xbec>
    3824:	2501      	movs	r5, #1
    3826:	950d      	str	r5, [sp, #52]	; 0x34
    3828:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    382a:	2500      	movs	r5, #0
    382c:	9410      	str	r4, [sp, #64]	; 0x40
    382e:	950b      	str	r5, [sp, #44]	; 0x2c
    3830:	950e      	str	r5, [sp, #56]	; 0x38
    3832:	9509      	str	r5, [sp, #36]	; 0x24
    3834:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3836:	7825      	ldrb	r5, [r4, #0]
    3838:	1c2b      	adds	r3, r5, #0
    383a:	3b30      	subs	r3, #48	; 0x30
    383c:	b2da      	uxtb	r2, r3
    383e:	2a09      	cmp	r2, #9
    3840:	d812      	bhi.n	3868 <_strtod_r+0x158>
    3842:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3844:	220a      	movs	r2, #10
    3846:	2d08      	cmp	r5, #8
    3848:	dc04      	bgt.n	3854 <_strtod_r+0x144>
    384a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    384c:	436a      	muls	r2, r5
    384e:	189b      	adds	r3, r3, r2
    3850:	930e      	str	r3, [sp, #56]	; 0x38
    3852:	e003      	b.n	385c <_strtod_r+0x14c>
    3854:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3856:	436a      	muls	r2, r5
    3858:	189b      	adds	r3, r3, r2
    385a:	930b      	str	r3, [sp, #44]	; 0x2c
    385c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    385e:	3401      	adds	r4, #1
    3860:	3501      	adds	r5, #1
    3862:	9509      	str	r5, [sp, #36]	; 0x24
    3864:	941b      	str	r4, [sp, #108]	; 0x6c
    3866:	e7e5      	b.n	3834 <_strtod_r+0x124>
    3868:	9808      	ldr	r0, [sp, #32]
    386a:	f003 f8b3 	bl	69d4 <_localeconv_r>
    386e:	6800      	ldr	r0, [r0, #0]
    3870:	9007      	str	r0, [sp, #28]
    3872:	9808      	ldr	r0, [sp, #32]
    3874:	f003 f8ae 	bl	69d4 <_localeconv_r>
    3878:	6800      	ldr	r0, [r0, #0]
    387a:	f7ff ff03 	bl	3684 <strlen>
    387e:	9907      	ldr	r1, [sp, #28]
    3880:	1c02      	adds	r2, r0, #0
    3882:	1c20      	adds	r0, r4, #0
    3884:	f003 fe54 	bl	7530 <strncmp>
    3888:	1e04      	subs	r4, r0, #0
    388a:	d006      	beq.n	389a <_strtod_r+0x18a>
    388c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    388e:	2000      	movs	r0, #0
    3890:	1c2b      	adds	r3, r5, #0
    3892:	9407      	str	r4, [sp, #28]
    3894:	4684      	mov	ip, r0
    3896:	900c      	str	r0, [sp, #48]	; 0x30
    3898:	e063      	b.n	3962 <_strtod_r+0x252>
    389a:	9808      	ldr	r0, [sp, #32]
    389c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    389e:	f003 f899 	bl	69d4 <_localeconv_r>
    38a2:	6800      	ldr	r0, [r0, #0]
    38a4:	f7ff feee 	bl	3684 <strlen>
    38a8:	182d      	adds	r5, r5, r0
    38aa:	951b      	str	r5, [sp, #108]	; 0x6c
    38ac:	782b      	ldrb	r3, [r5, #0]
    38ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
    38b0:	1e28      	subs	r0, r5, #0
    38b2:	d148      	bne.n	3946 <_strtod_r+0x236>
    38b4:	2b30      	cmp	r3, #48	; 0x30
    38b6:	d105      	bne.n	38c4 <_strtod_r+0x1b4>
    38b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    38ba:	3001      	adds	r0, #1
    38bc:	1c5a      	adds	r2, r3, #1
    38be:	921b      	str	r2, [sp, #108]	; 0x6c
    38c0:	785b      	ldrb	r3, [r3, #1]
    38c2:	e7f7      	b.n	38b4 <_strtod_r+0x1a4>
    38c4:	1c1a      	adds	r2, r3, #0
    38c6:	3a31      	subs	r2, #49	; 0x31
    38c8:	2a08      	cmp	r2, #8
    38ca:	d845      	bhi.n	3958 <_strtod_r+0x248>
    38cc:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    38ce:	4684      	mov	ip, r0
    38d0:	2000      	movs	r0, #0
    38d2:	9410      	str	r4, [sp, #64]	; 0x40
    38d4:	9007      	str	r0, [sp, #28]
    38d6:	3b30      	subs	r3, #48	; 0x30
    38d8:	1c42      	adds	r2, r0, #1
    38da:	2b00      	cmp	r3, #0
    38dc:	d02d      	beq.n	393a <_strtod_r+0x22a>
    38de:	9907      	ldr	r1, [sp, #28]
    38e0:	4494      	add	ip, r2
    38e2:	9d07      	ldr	r5, [sp, #28]
    38e4:	3101      	adds	r1, #1
    38e6:	1b4c      	subs	r4, r1, r5
    38e8:	4294      	cmp	r4, r2
    38ea:	da0e      	bge.n	390a <_strtod_r+0x1fa>
    38ec:	1e4c      	subs	r4, r1, #1
    38ee:	2c08      	cmp	r4, #8
    38f0:	dc04      	bgt.n	38fc <_strtod_r+0x1ec>
    38f2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    38f4:	240a      	movs	r4, #10
    38f6:	4365      	muls	r5, r4
    38f8:	950e      	str	r5, [sp, #56]	; 0x38
    38fa:	e7f2      	b.n	38e2 <_strtod_r+0x1d2>
    38fc:	2910      	cmp	r1, #16
    38fe:	dcf0      	bgt.n	38e2 <_strtod_r+0x1d2>
    3900:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3902:	240a      	movs	r4, #10
    3904:	4365      	muls	r5, r4
    3906:	950b      	str	r5, [sp, #44]	; 0x2c
    3908:	e7eb      	b.n	38e2 <_strtod_r+0x1d2>
    390a:	43c2      	mvns	r2, r0
    390c:	17d2      	asrs	r2, r2, #31
    390e:	4010      	ands	r0, r2
    3910:	1828      	adds	r0, r5, r0
    3912:	1c44      	adds	r4, r0, #1
    3914:	9407      	str	r4, [sp, #28]
    3916:	2808      	cmp	r0, #8
    3918:	dc06      	bgt.n	3928 <_strtod_r+0x218>
    391a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    391c:	220a      	movs	r2, #10
    391e:	436a      	muls	r2, r5
    3920:	18d2      	adds	r2, r2, r3
    3922:	920e      	str	r2, [sp, #56]	; 0x38
    3924:	2200      	movs	r2, #0
    3926:	e008      	b.n	393a <_strtod_r+0x22a>
    3928:	9c07      	ldr	r4, [sp, #28]
    392a:	2200      	movs	r2, #0
    392c:	2c10      	cmp	r4, #16
    392e:	dc04      	bgt.n	393a <_strtod_r+0x22a>
    3930:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3932:	210a      	movs	r1, #10
    3934:	4369      	muls	r1, r5
    3936:	18c9      	adds	r1, r1, r3
    3938:	910b      	str	r1, [sp, #44]	; 0x2c
    393a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    393c:	1c10      	adds	r0, r2, #0
    393e:	1c59      	adds	r1, r3, #1
    3940:	911b      	str	r1, [sp, #108]	; 0x6c
    3942:	785b      	ldrb	r3, [r3, #1]
    3944:	e003      	b.n	394e <_strtod_r+0x23e>
    3946:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3948:	1c20      	adds	r0, r4, #0
    394a:	9507      	str	r5, [sp, #28]
    394c:	46a4      	mov	ip, r4
    394e:	1c1a      	adds	r2, r3, #0
    3950:	3a30      	subs	r2, #48	; 0x30
    3952:	2a09      	cmp	r2, #9
    3954:	d9bf      	bls.n	38d6 <_strtod_r+0x1c6>
    3956:	e002      	b.n	395e <_strtod_r+0x24e>
    3958:	2400      	movs	r4, #0
    395a:	9407      	str	r4, [sp, #28]
    395c:	46a4      	mov	ip, r4
    395e:	2101      	movs	r1, #1
    3960:	910c      	str	r1, [sp, #48]	; 0x30
    3962:	2220      	movs	r2, #32
    3964:	1c19      	adds	r1, r3, #0
    3966:	4391      	bics	r1, r2
    3968:	2200      	movs	r2, #0
    396a:	2945      	cmp	r1, #69	; 0x45
    396c:	d15f      	bne.n	3a2e <_strtod_r+0x31e>
    396e:	9b07      	ldr	r3, [sp, #28]
    3970:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3972:	4303      	orrs	r3, r0
    3974:	4323      	orrs	r3, r4
    3976:	4293      	cmp	r3, r2
    3978:	d100      	bne.n	397c <_strtod_r+0x26c>
    397a:	e09e      	b.n	3aba <_strtod_r+0x3aa>
    397c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    397e:	1c2b      	adds	r3, r5, #0
    3980:	3301      	adds	r3, #1
    3982:	931b      	str	r3, [sp, #108]	; 0x6c
    3984:	786b      	ldrb	r3, [r5, #1]
    3986:	950a      	str	r5, [sp, #40]	; 0x28
    3988:	2b2b      	cmp	r3, #43	; 0x2b
    398a:	d003      	beq.n	3994 <_strtod_r+0x284>
    398c:	2b2d      	cmp	r3, #45	; 0x2d
    398e:	d003      	beq.n	3998 <_strtod_r+0x288>
    3990:	9211      	str	r2, [sp, #68]	; 0x44
    3992:	e008      	b.n	39a6 <_strtod_r+0x296>
    3994:	9211      	str	r2, [sp, #68]	; 0x44
    3996:	e001      	b.n	399c <_strtod_r+0x28c>
    3998:	2101      	movs	r1, #1
    399a:	9111      	str	r1, [sp, #68]	; 0x44
    399c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    399e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    39a0:	3302      	adds	r3, #2
    39a2:	931b      	str	r3, [sp, #108]	; 0x6c
    39a4:	78a3      	ldrb	r3, [r4, #2]
    39a6:	1c1a      	adds	r2, r3, #0
    39a8:	3a30      	subs	r2, #48	; 0x30
    39aa:	2a09      	cmp	r2, #9
    39ac:	d83c      	bhi.n	3a28 <_strtod_r+0x318>
    39ae:	2b30      	cmp	r3, #48	; 0x30
    39b0:	d104      	bne.n	39bc <_strtod_r+0x2ac>
    39b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    39b4:	1c5a      	adds	r2, r3, #1
    39b6:	921b      	str	r2, [sp, #108]	; 0x6c
    39b8:	785b      	ldrb	r3, [r3, #1]
    39ba:	e7f8      	b.n	39ae <_strtod_r+0x29e>
    39bc:	1c1c      	adds	r4, r3, #0
    39be:	3c31      	subs	r4, #49	; 0x31
    39c0:	2200      	movs	r2, #0
    39c2:	2c08      	cmp	r4, #8
    39c4:	d833      	bhi.n	3a2e <_strtod_r+0x31e>
    39c6:	1c1d      	adds	r5, r3, #0
    39c8:	991b      	ldr	r1, [sp, #108]	; 0x6c
    39ca:	3d30      	subs	r5, #48	; 0x30
    39cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    39ce:	1c5a      	adds	r2, r3, #1
    39d0:	921b      	str	r2, [sp, #108]	; 0x6c
    39d2:	785b      	ldrb	r3, [r3, #1]
    39d4:	1c1c      	adds	r4, r3, #0
    39d6:	3c30      	subs	r4, #48	; 0x30
    39d8:	2c09      	cmp	r4, #9
    39da:	d804      	bhi.n	39e6 <_strtod_r+0x2d6>
    39dc:	220a      	movs	r2, #10
    39de:	4355      	muls	r5, r2
    39e0:	18ed      	adds	r5, r5, r3
    39e2:	3d30      	subs	r5, #48	; 0x30
    39e4:	e7f2      	b.n	39cc <_strtod_r+0x2bc>
    39e6:	1a52      	subs	r2, r2, r1
    39e8:	920f      	str	r2, [sp, #60]	; 0x3c
    39ea:	4c0e      	ldr	r4, [pc, #56]	; (3a24 <_strtod_r+0x314>)
    39ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
    39ee:	1c22      	adds	r2, r4, #0
    39f0:	2908      	cmp	r1, #8
    39f2:	dc03      	bgt.n	39fc <_strtod_r+0x2ec>
    39f4:	1e2a      	subs	r2, r5, #0
    39f6:	42a2      	cmp	r2, r4
    39f8:	dd00      	ble.n	39fc <_strtod_r+0x2ec>
    39fa:	1c22      	adds	r2, r4, #0
    39fc:	9c11      	ldr	r4, [sp, #68]	; 0x44
    39fe:	2c00      	cmp	r4, #0
    3a00:	d015      	beq.n	3a2e <_strtod_r+0x31e>
    3a02:	4252      	negs	r2, r2
    3a04:	e013      	b.n	3a2e <_strtod_r+0x31e>
    3a06:	46c0      	nop			; (mov r8, r8)
	...
    3a10:	00009ad0 	.word	0x00009ad0
    3a14:	00000433 	.word	0x00000433
    3a18:	ffefffff 	.word	0xffefffff
    3a1c:	7ff00000 	.word	0x7ff00000
    3a20:	7fffffff 	.word	0x7fffffff
    3a24:	00004e1f 	.word	0x00004e1f
    3a28:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3a2a:	2200      	movs	r2, #0
    3a2c:	951b      	str	r5, [sp, #108]	; 0x6c
    3a2e:	9c07      	ldr	r4, [sp, #28]
    3a30:	2c00      	cmp	r4, #0
    3a32:	d148      	bne.n	3ac6 <_strtod_r+0x3b6>
    3a34:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3a36:	4328      	orrs	r0, r5
    3a38:	d001      	beq.n	3a3e <_strtod_r+0x32e>
    3a3a:	f000 fc5f 	bl	42fc <_strtod_r+0xbec>
    3a3e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3a40:	2800      	cmp	r0, #0
    3a42:	d13a      	bne.n	3aba <_strtod_r+0x3aa>
    3a44:	2b4e      	cmp	r3, #78	; 0x4e
    3a46:	d01c      	beq.n	3a82 <_strtod_r+0x372>
    3a48:	dc02      	bgt.n	3a50 <_strtod_r+0x340>
    3a4a:	2b49      	cmp	r3, #73	; 0x49
    3a4c:	d005      	beq.n	3a5a <_strtod_r+0x34a>
    3a4e:	e034      	b.n	3aba <_strtod_r+0x3aa>
    3a50:	2b69      	cmp	r3, #105	; 0x69
    3a52:	d002      	beq.n	3a5a <_strtod_r+0x34a>
    3a54:	2b6e      	cmp	r3, #110	; 0x6e
    3a56:	d014      	beq.n	3a82 <_strtod_r+0x372>
    3a58:	e02f      	b.n	3aba <_strtod_r+0x3aa>
    3a5a:	a81b      	add	r0, sp, #108	; 0x6c
    3a5c:	49a8      	ldr	r1, [pc, #672]	; (3d00 <_strtod_r+0x5f0>)
    3a5e:	f7ff fe2c 	bl	36ba <match>
    3a62:	2800      	cmp	r0, #0
    3a64:	d029      	beq.n	3aba <_strtod_r+0x3aa>
    3a66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3a68:	a81b      	add	r0, sp, #108	; 0x6c
    3a6a:	3b01      	subs	r3, #1
    3a6c:	49a5      	ldr	r1, [pc, #660]	; (3d04 <_strtod_r+0x5f4>)
    3a6e:	931b      	str	r3, [sp, #108]	; 0x6c
    3a70:	f7ff fe23 	bl	36ba <match>
    3a74:	2800      	cmp	r0, #0
    3a76:	d102      	bne.n	3a7e <_strtod_r+0x36e>
    3a78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3a7a:	3301      	adds	r3, #1
    3a7c:	931b      	str	r3, [sp, #108]	; 0x6c
    3a7e:	4fa2      	ldr	r7, [pc, #648]	; (3d08 <_strtod_r+0x5f8>)
    3a80:	e018      	b.n	3ab4 <_strtod_r+0x3a4>
    3a82:	a81b      	add	r0, sp, #108	; 0x6c
    3a84:	49a1      	ldr	r1, [pc, #644]	; (3d0c <_strtod_r+0x5fc>)
    3a86:	f7ff fe18 	bl	36ba <match>
    3a8a:	2800      	cmp	r0, #0
    3a8c:	d015      	beq.n	3aba <_strtod_r+0x3aa>
    3a8e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3a90:	780b      	ldrb	r3, [r1, #0]
    3a92:	2b28      	cmp	r3, #40	; 0x28
    3a94:	d10d      	bne.n	3ab2 <_strtod_r+0x3a2>
    3a96:	a81b      	add	r0, sp, #108	; 0x6c
    3a98:	499d      	ldr	r1, [pc, #628]	; (3d10 <_strtod_r+0x600>)
    3a9a:	aa1e      	add	r2, sp, #120	; 0x78
    3a9c:	f002 ff01 	bl	68a2 <__hexnan>
    3aa0:	2805      	cmp	r0, #5
    3aa2:	d106      	bne.n	3ab2 <_strtod_r+0x3a2>
    3aa4:	4a98      	ldr	r2, [pc, #608]	; (3d08 <_strtod_r+0x5f8>)
    3aa6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3aa8:	1c17      	adds	r7, r2, #0
    3aaa:	431f      	orrs	r7, r3
    3aac:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3aae:	f000 fc25 	bl	42fc <_strtod_r+0xbec>
    3ab2:	4f98      	ldr	r7, [pc, #608]	; (3d14 <_strtod_r+0x604>)
    3ab4:	2600      	movs	r6, #0
    3ab6:	f000 fc21 	bl	42fc <_strtod_r+0xbec>
    3aba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3abc:	941b      	str	r4, [sp, #108]	; 0x6c
    3abe:	2500      	movs	r5, #0
    3ac0:	9516      	str	r5, [sp, #88]	; 0x58
    3ac2:	f000 fc1b 	bl	42fc <_strtod_r+0xbec>
    3ac6:	4664      	mov	r4, ip
    3ac8:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3aca:	1b14      	subs	r4, r2, r4
    3acc:	940a      	str	r4, [sp, #40]	; 0x28
    3ace:	2d00      	cmp	r5, #0
    3ad0:	d101      	bne.n	3ad6 <_strtod_r+0x3c6>
    3ad2:	9c07      	ldr	r4, [sp, #28]
    3ad4:	9409      	str	r4, [sp, #36]	; 0x24
    3ad6:	9c07      	ldr	r4, [sp, #28]
    3ad8:	2c10      	cmp	r4, #16
    3ada:	dd00      	ble.n	3ade <_strtod_r+0x3ce>
    3adc:	2410      	movs	r4, #16
    3ade:	980e      	ldr	r0, [sp, #56]	; 0x38
    3ae0:	f005 fcb4 	bl	944c <__aeabi_ui2d>
    3ae4:	1c06      	adds	r6, r0, #0
    3ae6:	1c0f      	adds	r7, r1, #0
    3ae8:	2c09      	cmp	r4, #9
    3aea:	dd15      	ble.n	3b18 <_strtod_r+0x408>
    3aec:	1c23      	adds	r3, r4, #0
    3aee:	4a8a      	ldr	r2, [pc, #552]	; (3d18 <_strtod_r+0x608>)
    3af0:	3b09      	subs	r3, #9
    3af2:	00db      	lsls	r3, r3, #3
    3af4:	18d3      	adds	r3, r2, r3
    3af6:	681a      	ldr	r2, [r3, #0]
    3af8:	685b      	ldr	r3, [r3, #4]
    3afa:	f004 fe71 	bl	87e0 <__aeabi_dmul>
    3afe:	1c06      	adds	r6, r0, #0
    3b00:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3b02:	1c0f      	adds	r7, r1, #0
    3b04:	f005 fca2 	bl	944c <__aeabi_ui2d>
    3b08:	1c02      	adds	r2, r0, #0
    3b0a:	1c0b      	adds	r3, r1, #0
    3b0c:	1c30      	adds	r0, r6, #0
    3b0e:	1c39      	adds	r1, r7, #0
    3b10:	f003 feda 	bl	78c8 <__aeabi_dadd>
    3b14:	1c06      	adds	r6, r0, #0
    3b16:	1c0f      	adds	r7, r1, #0
    3b18:	9d07      	ldr	r5, [sp, #28]
    3b1a:	2d0f      	cmp	r5, #15
    3b1c:	dc3a      	bgt.n	3b94 <_strtod_r+0x484>
    3b1e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b20:	2d00      	cmp	r5, #0
    3b22:	d101      	bne.n	3b28 <_strtod_r+0x418>
    3b24:	f000 fbea 	bl	42fc <_strtod_r+0xbec>
    3b28:	dd26      	ble.n	3b78 <_strtod_r+0x468>
    3b2a:	2d16      	cmp	r5, #22
    3b2c:	dc07      	bgt.n	3b3e <_strtod_r+0x42e>
    3b2e:	4b7a      	ldr	r3, [pc, #488]	; (3d18 <_strtod_r+0x608>)
    3b30:	00ea      	lsls	r2, r5, #3
    3b32:	189a      	adds	r2, r3, r2
    3b34:	6810      	ldr	r0, [r2, #0]
    3b36:	6851      	ldr	r1, [r2, #4]
    3b38:	1c3b      	adds	r3, r7, #0
    3b3a:	1c32      	adds	r2, r6, #0
    3b3c:	e017      	b.n	3b6e <_strtod_r+0x45e>
    3b3e:	9d07      	ldr	r5, [sp, #28]
    3b40:	2325      	movs	r3, #37	; 0x25
    3b42:	1b5b      	subs	r3, r3, r5
    3b44:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b46:	429d      	cmp	r5, r3
    3b48:	dc24      	bgt.n	3b94 <_strtod_r+0x484>
    3b4a:	9c07      	ldr	r4, [sp, #28]
    3b4c:	220f      	movs	r2, #15
    3b4e:	1b15      	subs	r5, r2, r4
    3b50:	4c71      	ldr	r4, [pc, #452]	; (3d18 <_strtod_r+0x608>)
    3b52:	00eb      	lsls	r3, r5, #3
    3b54:	18e3      	adds	r3, r4, r3
    3b56:	6818      	ldr	r0, [r3, #0]
    3b58:	6859      	ldr	r1, [r3, #4]
    3b5a:	1c32      	adds	r2, r6, #0
    3b5c:	1c3b      	adds	r3, r7, #0
    3b5e:	f004 fe3f 	bl	87e0 <__aeabi_dmul>
    3b62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3b64:	1b57      	subs	r7, r2, r5
    3b66:	00ff      	lsls	r7, r7, #3
    3b68:	19e4      	adds	r4, r4, r7
    3b6a:	6822      	ldr	r2, [r4, #0]
    3b6c:	6863      	ldr	r3, [r4, #4]
    3b6e:	f004 fe37 	bl	87e0 <__aeabi_dmul>
    3b72:	1c06      	adds	r6, r0, #0
    3b74:	1c0f      	adds	r7, r1, #0
    3b76:	e3c1      	b.n	42fc <_strtod_r+0xbec>
    3b78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b7a:	3516      	adds	r5, #22
    3b7c:	db0a      	blt.n	3b94 <_strtod_r+0x484>
    3b7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3b80:	4b65      	ldr	r3, [pc, #404]	; (3d18 <_strtod_r+0x608>)
    3b82:	00e2      	lsls	r2, r4, #3
    3b84:	1a9a      	subs	r2, r3, r2
    3b86:	1c30      	adds	r0, r6, #0
    3b88:	1c39      	adds	r1, r7, #0
    3b8a:	6853      	ldr	r3, [r2, #4]
    3b8c:	6812      	ldr	r2, [r2, #0]
    3b8e:	f004 f9bd 	bl	7f0c <__aeabi_ddiv>
    3b92:	e7ee      	b.n	3b72 <_strtod_r+0x462>
    3b94:	9d07      	ldr	r5, [sp, #28]
    3b96:	1b2c      	subs	r4, r5, r4
    3b98:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b9a:	192c      	adds	r4, r5, r4
    3b9c:	2c00      	cmp	r4, #0
    3b9e:	dd56      	ble.n	3c4e <_strtod_r+0x53e>
    3ba0:	230f      	movs	r3, #15
    3ba2:	4023      	ands	r3, r4
    3ba4:	d00a      	beq.n	3bbc <_strtod_r+0x4ac>
    3ba6:	4a5c      	ldr	r2, [pc, #368]	; (3d18 <_strtod_r+0x608>)
    3ba8:	00db      	lsls	r3, r3, #3
    3baa:	18d3      	adds	r3, r2, r3
    3bac:	6818      	ldr	r0, [r3, #0]
    3bae:	6859      	ldr	r1, [r3, #4]
    3bb0:	1c32      	adds	r2, r6, #0
    3bb2:	1c3b      	adds	r3, r7, #0
    3bb4:	f004 fe14 	bl	87e0 <__aeabi_dmul>
    3bb8:	1c06      	adds	r6, r0, #0
    3bba:	1c0f      	adds	r7, r1, #0
    3bbc:	230f      	movs	r3, #15
    3bbe:	439c      	bics	r4, r3
    3bc0:	d100      	bne.n	3bc4 <_strtod_r+0x4b4>
    3bc2:	e0b7      	b.n	3d34 <_strtod_r+0x624>
    3bc4:	239a      	movs	r3, #154	; 0x9a
    3bc6:	005b      	lsls	r3, r3, #1
    3bc8:	429c      	cmp	r4, r3
    3bca:	dd0e      	ble.n	3bea <_strtod_r+0x4da>
    3bcc:	2400      	movs	r4, #0
    3bce:	9407      	str	r4, [sp, #28]
    3bd0:	9409      	str	r4, [sp, #36]	; 0x24
    3bd2:	9410      	str	r4, [sp, #64]	; 0x40
    3bd4:	940e      	str	r4, [sp, #56]	; 0x38
    3bd6:	9d08      	ldr	r5, [sp, #32]
    3bd8:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3bda:	2322      	movs	r3, #34	; 0x22
    3bdc:	2600      	movs	r6, #0
    3bde:	602b      	str	r3, [r5, #0]
    3be0:	4f49      	ldr	r7, [pc, #292]	; (3d08 <_strtod_r+0x5f8>)
    3be2:	42b4      	cmp	r4, r6
    3be4:	d000      	beq.n	3be8 <_strtod_r+0x4d8>
    3be6:	e375      	b.n	42d4 <_strtod_r+0xbc4>
    3be8:	e388      	b.n	42fc <_strtod_r+0xbec>
    3bea:	1124      	asrs	r4, r4, #4
    3bec:	1c30      	adds	r0, r6, #0
    3bee:	1c39      	adds	r1, r7, #0
    3bf0:	2500      	movs	r5, #0
    3bf2:	2c01      	cmp	r4, #1
    3bf4:	dd0b      	ble.n	3c0e <_strtod_r+0x4fe>
    3bf6:	07e2      	lsls	r2, r4, #31
    3bf8:	d506      	bpl.n	3c08 <_strtod_r+0x4f8>
    3bfa:	4b48      	ldr	r3, [pc, #288]	; (3d1c <_strtod_r+0x60c>)
    3bfc:	00ea      	lsls	r2, r5, #3
    3bfe:	18d3      	adds	r3, r2, r3
    3c00:	681a      	ldr	r2, [r3, #0]
    3c02:	685b      	ldr	r3, [r3, #4]
    3c04:	f004 fdec 	bl	87e0 <__aeabi_dmul>
    3c08:	3501      	adds	r5, #1
    3c0a:	1064      	asrs	r4, r4, #1
    3c0c:	e7f1      	b.n	3bf2 <_strtod_r+0x4e2>
    3c0e:	4b44      	ldr	r3, [pc, #272]	; (3d20 <_strtod_r+0x610>)
    3c10:	00ed      	lsls	r5, r5, #3
    3c12:	18cf      	adds	r7, r1, r3
    3c14:	4b41      	ldr	r3, [pc, #260]	; (3d1c <_strtod_r+0x60c>)
    3c16:	1c06      	adds	r6, r0, #0
    3c18:	195d      	adds	r5, r3, r5
    3c1a:	1c32      	adds	r2, r6, #0
    3c1c:	1c3b      	adds	r3, r7, #0
    3c1e:	6828      	ldr	r0, [r5, #0]
    3c20:	6869      	ldr	r1, [r5, #4]
    3c22:	f004 fddd 	bl	87e0 <__aeabi_dmul>
    3c26:	4b38      	ldr	r3, [pc, #224]	; (3d08 <_strtod_r+0x5f8>)
    3c28:	1c0f      	adds	r7, r1, #0
    3c2a:	400b      	ands	r3, r1
    3c2c:	493d      	ldr	r1, [pc, #244]	; (3d24 <_strtod_r+0x614>)
    3c2e:	1c06      	adds	r6, r0, #0
    3c30:	428b      	cmp	r3, r1
    3c32:	d8cb      	bhi.n	3bcc <_strtod_r+0x4bc>
    3c34:	493c      	ldr	r1, [pc, #240]	; (3d28 <_strtod_r+0x618>)
    3c36:	428b      	cmp	r3, r1
    3c38:	d903      	bls.n	3c42 <_strtod_r+0x532>
    3c3a:	2301      	movs	r3, #1
    3c3c:	4f3b      	ldr	r7, [pc, #236]	; (3d2c <_strtod_r+0x61c>)
    3c3e:	425e      	negs	r6, r3
    3c40:	e002      	b.n	3c48 <_strtod_r+0x538>
    3c42:	25d4      	movs	r5, #212	; 0xd4
    3c44:	04ad      	lsls	r5, r5, #18
    3c46:	197f      	adds	r7, r7, r5
    3c48:	2400      	movs	r4, #0
    3c4a:	940b      	str	r4, [sp, #44]	; 0x2c
    3c4c:	e074      	b.n	3d38 <_strtod_r+0x628>
    3c4e:	2c00      	cmp	r4, #0
    3c50:	d070      	beq.n	3d34 <_strtod_r+0x624>
    3c52:	4264      	negs	r4, r4
    3c54:	230f      	movs	r3, #15
    3c56:	4023      	ands	r3, r4
    3c58:	d00a      	beq.n	3c70 <_strtod_r+0x560>
    3c5a:	4a2f      	ldr	r2, [pc, #188]	; (3d18 <_strtod_r+0x608>)
    3c5c:	00db      	lsls	r3, r3, #3
    3c5e:	18d3      	adds	r3, r2, r3
    3c60:	1c30      	adds	r0, r6, #0
    3c62:	1c39      	adds	r1, r7, #0
    3c64:	681a      	ldr	r2, [r3, #0]
    3c66:	685b      	ldr	r3, [r3, #4]
    3c68:	f004 f950 	bl	7f0c <__aeabi_ddiv>
    3c6c:	1c06      	adds	r6, r0, #0
    3c6e:	1c0f      	adds	r7, r1, #0
    3c70:	1124      	asrs	r4, r4, #4
    3c72:	d05f      	beq.n	3d34 <_strtod_r+0x624>
    3c74:	2c1f      	cmp	r4, #31
    3c76:	dd05      	ble.n	3c84 <_strtod_r+0x574>
    3c78:	2500      	movs	r5, #0
    3c7a:	9507      	str	r5, [sp, #28]
    3c7c:	9509      	str	r5, [sp, #36]	; 0x24
    3c7e:	9510      	str	r5, [sp, #64]	; 0x40
    3c80:	950e      	str	r5, [sp, #56]	; 0x38
    3c82:	e121      	b.n	3ec8 <_strtod_r+0x7b8>
    3c84:	06e3      	lsls	r3, r4, #27
    3c86:	256a      	movs	r5, #106	; 0x6a
    3c88:	17db      	asrs	r3, r3, #31
    3c8a:	401d      	ands	r5, r3
    3c8c:	950b      	str	r5, [sp, #44]	; 0x2c
    3c8e:	4d28      	ldr	r5, [pc, #160]	; (3d30 <_strtod_r+0x620>)
    3c90:	1c30      	adds	r0, r6, #0
    3c92:	1c39      	adds	r1, r7, #0
    3c94:	2c00      	cmp	r4, #0
    3c96:	dd08      	ble.n	3caa <_strtod_r+0x59a>
    3c98:	07e2      	lsls	r2, r4, #31
    3c9a:	d503      	bpl.n	3ca4 <_strtod_r+0x594>
    3c9c:	682a      	ldr	r2, [r5, #0]
    3c9e:	686b      	ldr	r3, [r5, #4]
    3ca0:	f004 fd9e 	bl	87e0 <__aeabi_dmul>
    3ca4:	1064      	asrs	r4, r4, #1
    3ca6:	3508      	adds	r5, #8
    3ca8:	e7f4      	b.n	3c94 <_strtod_r+0x584>
    3caa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3cac:	1c06      	adds	r6, r0, #0
    3cae:	1c0f      	adds	r7, r1, #0
    3cb0:	2c00      	cmp	r4, #0
    3cb2:	d017      	beq.n	3ce4 <_strtod_r+0x5d4>
    3cb4:	004b      	lsls	r3, r1, #1
    3cb6:	0d5b      	lsrs	r3, r3, #21
    3cb8:	216b      	movs	r1, #107	; 0x6b
    3cba:	1acb      	subs	r3, r1, r3
    3cbc:	2b00      	cmp	r3, #0
    3cbe:	dd11      	ble.n	3ce4 <_strtod_r+0x5d4>
    3cc0:	2b1f      	cmp	r3, #31
    3cc2:	dd0b      	ble.n	3cdc <_strtod_r+0x5cc>
    3cc4:	2600      	movs	r6, #0
    3cc6:	2b34      	cmp	r3, #52	; 0x34
    3cc8:	dd02      	ble.n	3cd0 <_strtod_r+0x5c0>
    3cca:	23dc      	movs	r3, #220	; 0xdc
    3ccc:	049f      	lsls	r7, r3, #18
    3cce:	e009      	b.n	3ce4 <_strtod_r+0x5d4>
    3cd0:	2101      	movs	r1, #1
    3cd2:	3b20      	subs	r3, #32
    3cd4:	4249      	negs	r1, r1
    3cd6:	4099      	lsls	r1, r3
    3cd8:	400f      	ands	r7, r1
    3cda:	e003      	b.n	3ce4 <_strtod_r+0x5d4>
    3cdc:	2201      	movs	r2, #1
    3cde:	4252      	negs	r2, r2
    3ce0:	409a      	lsls	r2, r3
    3ce2:	4016      	ands	r6, r2
    3ce4:	1c30      	adds	r0, r6, #0
    3ce6:	1c39      	adds	r1, r7, #0
    3ce8:	4b04      	ldr	r3, [pc, #16]	; (3cfc <_strtod_r+0x5ec>)
    3cea:	4a03      	ldr	r2, [pc, #12]	; (3cf8 <_strtod_r+0x5e8>)
    3cec:	f003 fd7c 	bl	77e8 <__aeabi_dcmpeq>
    3cf0:	2800      	cmp	r0, #0
    3cf2:	d1c1      	bne.n	3c78 <_strtod_r+0x568>
    3cf4:	e020      	b.n	3d38 <_strtod_r+0x628>
    3cf6:	46c0      	nop			; (mov r8, r8)
	...
    3d00:	00009b0e 	.word	0x00009b0e
    3d04:	00009c41 	.word	0x00009c41
    3d08:	7ff00000 	.word	0x7ff00000
    3d0c:	00009b16 	.word	0x00009b16
    3d10:	00009ae4 	.word	0x00009ae4
    3d14:	fff80000 	.word	0xfff80000
    3d18:	00009cb8 	.word	0x00009cb8
    3d1c:	00009d80 	.word	0x00009d80
    3d20:	fcb00000 	.word	0xfcb00000
    3d24:	7ca00000 	.word	0x7ca00000
    3d28:	7c900000 	.word	0x7c900000
    3d2c:	7fefffff 	.word	0x7fefffff
    3d30:	00009aa8 	.word	0x00009aa8
    3d34:	2500      	movs	r5, #0
    3d36:	950b      	str	r5, [sp, #44]	; 0x2c
    3d38:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3d3a:	9808      	ldr	r0, [sp, #32]
    3d3c:	9400      	str	r4, [sp, #0]
    3d3e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3d40:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3d42:	9b07      	ldr	r3, [sp, #28]
    3d44:	f002 ff57 	bl	6bf6 <__s2b>
    3d48:	9010      	str	r0, [sp, #64]	; 0x40
    3d4a:	2800      	cmp	r0, #0
    3d4c:	d100      	bne.n	3d50 <_strtod_r+0x640>
    3d4e:	e73d      	b.n	3bcc <_strtod_r+0x4bc>
    3d50:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3d52:	2400      	movs	r4, #0
    3d54:	426b      	negs	r3, r5
    3d56:	17ea      	asrs	r2, r5, #31
    3d58:	4013      	ands	r3, r2
    3d5a:	9317      	str	r3, [sp, #92]	; 0x5c
    3d5c:	9407      	str	r4, [sp, #28]
    3d5e:	9409      	str	r4, [sp, #36]	; 0x24
    3d60:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3d62:	9808      	ldr	r0, [sp, #32]
    3d64:	686d      	ldr	r5, [r5, #4]
    3d66:	1c29      	adds	r1, r5, #0
    3d68:	9506      	str	r5, [sp, #24]
    3d6a:	f002 feb5 	bl	6ad8 <_Balloc>
    3d6e:	900e      	str	r0, [sp, #56]	; 0x38
    3d70:	2800      	cmp	r0, #0
    3d72:	d100      	bne.n	3d76 <_strtod_r+0x666>
    3d74:	e72f      	b.n	3bd6 <_strtod_r+0x4c6>
    3d76:	9810      	ldr	r0, [sp, #64]	; 0x40
    3d78:	9910      	ldr	r1, [sp, #64]	; 0x40
    3d7a:	6900      	ldr	r0, [r0, #16]
    3d7c:	310c      	adds	r1, #12
    3d7e:	1c02      	adds	r2, r0, #0
    3d80:	980e      	ldr	r0, [sp, #56]	; 0x38
    3d82:	3202      	adds	r2, #2
    3d84:	0092      	lsls	r2, r2, #2
    3d86:	300c      	adds	r0, #12
    3d88:	f7ff fb80 	bl	348c <memcpy>
    3d8c:	ab1d      	add	r3, sp, #116	; 0x74
    3d8e:	9300      	str	r3, [sp, #0]
    3d90:	ab1e      	add	r3, sp, #120	; 0x78
    3d92:	9301      	str	r3, [sp, #4]
    3d94:	9808      	ldr	r0, [sp, #32]
    3d96:	1c32      	adds	r2, r6, #0
    3d98:	1c3b      	adds	r3, r7, #0
    3d9a:	9612      	str	r6, [sp, #72]	; 0x48
    3d9c:	9713      	str	r7, [sp, #76]	; 0x4c
    3d9e:	f003 f9e5 	bl	716c <__d2b>
    3da2:	901c      	str	r0, [sp, #112]	; 0x70
    3da4:	2800      	cmp	r0, #0
    3da6:	d100      	bne.n	3daa <_strtod_r+0x69a>
    3da8:	e715      	b.n	3bd6 <_strtod_r+0x4c6>
    3daa:	9808      	ldr	r0, [sp, #32]
    3dac:	2101      	movs	r1, #1
    3dae:	f002 ffab 	bl	6d08 <__i2b>
    3db2:	9009      	str	r0, [sp, #36]	; 0x24
    3db4:	2800      	cmp	r0, #0
    3db6:	d100      	bne.n	3dba <_strtod_r+0x6aa>
    3db8:	e70d      	b.n	3bd6 <_strtod_r+0x4c6>
    3dba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3dbc:	2400      	movs	r4, #0
    3dbe:	940d      	str	r4, [sp, #52]	; 0x34
    3dc0:	42ac      	cmp	r4, r5
    3dc2:	da00      	bge.n	3dc6 <_strtod_r+0x6b6>
    3dc4:	950d      	str	r5, [sp, #52]	; 0x34
    3dc6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    3dc8:	2b00      	cmp	r3, #0
    3dca:	da00      	bge.n	3dce <_strtod_r+0x6be>
    3dcc:	e086      	b.n	3edc <_strtod_r+0x7cc>
    3dce:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3dd0:	990d      	ldr	r1, [sp, #52]	; 0x34
    3dd2:	18ec      	adds	r4, r5, r3
    3dd4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3dd6:	981e      	ldr	r0, [sp, #120]	; 0x78
    3dd8:	1b5b      	subs	r3, r3, r5
    3dda:	2536      	movs	r5, #54	; 0x36
    3ddc:	181a      	adds	r2, r3, r0
    3dde:	1a2d      	subs	r5, r5, r0
    3de0:	48c7      	ldr	r0, [pc, #796]	; (4100 <_strtod_r+0x9f0>)
    3de2:	2301      	movs	r3, #1
    3de4:	4282      	cmp	r2, r0
    3de6:	db00      	blt.n	3dea <_strtod_r+0x6da>
    3de8:	e082      	b.n	3ef0 <_strtod_r+0x7e0>
    3dea:	1a80      	subs	r0, r0, r2
    3dec:	1a2d      	subs	r5, r5, r0
    3dee:	281f      	cmp	r0, #31
    3df0:	dc78      	bgt.n	3ee4 <_strtod_r+0x7d4>
    3df2:	4083      	lsls	r3, r0
    3df4:	2000      	movs	r0, #0
    3df6:	9318      	str	r3, [sp, #96]	; 0x60
    3df8:	9011      	str	r0, [sp, #68]	; 0x44
    3dfa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3dfc:	1963      	adds	r3, r4, r5
    3dfe:	194d      	adds	r5, r1, r5
    3e00:	930c      	str	r3, [sp, #48]	; 0x30
    3e02:	182d      	adds	r5, r5, r0
    3e04:	42a3      	cmp	r3, r4
    3e06:	dd00      	ble.n	3e0a <_strtod_r+0x6fa>
    3e08:	1c23      	adds	r3, r4, #0
    3e0a:	42ab      	cmp	r3, r5
    3e0c:	dd00      	ble.n	3e10 <_strtod_r+0x700>
    3e0e:	1c2b      	adds	r3, r5, #0
    3e10:	2b00      	cmp	r3, #0
    3e12:	dd04      	ble.n	3e1e <_strtod_r+0x70e>
    3e14:	990c      	ldr	r1, [sp, #48]	; 0x30
    3e16:	1aed      	subs	r5, r5, r3
    3e18:	1ac9      	subs	r1, r1, r3
    3e1a:	910c      	str	r1, [sp, #48]	; 0x30
    3e1c:	1ae4      	subs	r4, r4, r3
    3e1e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    3e20:	2a00      	cmp	r2, #0
    3e22:	d169      	bne.n	3ef8 <_strtod_r+0x7e8>
    3e24:	980c      	ldr	r0, [sp, #48]	; 0x30
    3e26:	2800      	cmp	r0, #0
    3e28:	dc7e      	bgt.n	3f28 <_strtod_r+0x818>
    3e2a:	990d      	ldr	r1, [sp, #52]	; 0x34
    3e2c:	2900      	cmp	r1, #0
    3e2e:	d000      	beq.n	3e32 <_strtod_r+0x722>
    3e30:	e084      	b.n	3f3c <_strtod_r+0x82c>
    3e32:	2d00      	cmp	r5, #0
    3e34:	dd00      	ble.n	3e38 <_strtod_r+0x728>
    3e36:	e08b      	b.n	3f50 <_strtod_r+0x840>
    3e38:	2c00      	cmp	r4, #0
    3e3a:	dd00      	ble.n	3e3e <_strtod_r+0x72e>
    3e3c:	e092      	b.n	3f64 <_strtod_r+0x854>
    3e3e:	9808      	ldr	r0, [sp, #32]
    3e40:	991c      	ldr	r1, [sp, #112]	; 0x70
    3e42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3e44:	f003 f8b7 	bl	6fb6 <__mdiff>
    3e48:	9007      	str	r0, [sp, #28]
    3e4a:	2800      	cmp	r0, #0
    3e4c:	d100      	bne.n	3e50 <_strtod_r+0x740>
    3e4e:	e6c2      	b.n	3bd6 <_strtod_r+0x4c6>
    3e50:	68c4      	ldr	r4, [r0, #12]
    3e52:	2500      	movs	r5, #0
    3e54:	60c5      	str	r5, [r0, #12]
    3e56:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e58:	940f      	str	r4, [sp, #60]	; 0x3c
    3e5a:	f003 f891 	bl	6f80 <__mcmp>
    3e5e:	42a8      	cmp	r0, r5
    3e60:	db00      	blt.n	3e64 <_strtod_r+0x754>
    3e62:	e08e      	b.n	3f82 <_strtod_r+0x872>
    3e64:	42ac      	cmp	r4, r5
    3e66:	d000      	beq.n	3e6a <_strtod_r+0x75a>
    3e68:	e21f      	b.n	42aa <_strtod_r+0xb9a>
    3e6a:	42ae      	cmp	r6, r5
    3e6c:	d000      	beq.n	3e70 <_strtod_r+0x760>
    3e6e:	e21c      	b.n	42aa <_strtod_r+0xb9a>
    3e70:	033b      	lsls	r3, r7, #12
    3e72:	42ab      	cmp	r3, r5
    3e74:	d000      	beq.n	3e78 <_strtod_r+0x768>
    3e76:	e218      	b.n	42aa <_strtod_r+0xb9a>
    3e78:	4aa2      	ldr	r2, [pc, #648]	; (4104 <_strtod_r+0x9f4>)
    3e7a:	23d6      	movs	r3, #214	; 0xd6
    3e7c:	403a      	ands	r2, r7
    3e7e:	04db      	lsls	r3, r3, #19
    3e80:	429a      	cmp	r2, r3
    3e82:	d800      	bhi.n	3e86 <_strtod_r+0x776>
    3e84:	e211      	b.n	42aa <_strtod_r+0xb9a>
    3e86:	9807      	ldr	r0, [sp, #28]
    3e88:	6940      	ldr	r0, [r0, #20]
    3e8a:	42a8      	cmp	r0, r5
    3e8c:	d074      	beq.n	3f78 <_strtod_r+0x868>
    3e8e:	9907      	ldr	r1, [sp, #28]
    3e90:	9808      	ldr	r0, [sp, #32]
    3e92:	2201      	movs	r2, #1
    3e94:	f003 f822 	bl	6edc <__lshift>
    3e98:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e9a:	9007      	str	r0, [sp, #28]
    3e9c:	f003 f870 	bl	6f80 <__mcmp>
    3ea0:	2800      	cmp	r0, #0
    3ea2:	dc00      	bgt.n	3ea6 <_strtod_r+0x796>
    3ea4:	e201      	b.n	42aa <_strtod_r+0xb9a>
    3ea6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ea8:	4b96      	ldr	r3, [pc, #600]	; (4104 <_strtod_r+0x9f4>)
    3eaa:	2c00      	cmp	r4, #0
    3eac:	d100      	bne.n	3eb0 <_strtod_r+0x7a0>
    3eae:	e099      	b.n	3fe4 <_strtod_r+0x8d4>
    3eb0:	1c1a      	adds	r2, r3, #0
    3eb2:	21d6      	movs	r1, #214	; 0xd6
    3eb4:	403a      	ands	r2, r7
    3eb6:	04c9      	lsls	r1, r1, #19
    3eb8:	428a      	cmp	r2, r1
    3eba:	d900      	bls.n	3ebe <_strtod_r+0x7ae>
    3ebc:	e092      	b.n	3fe4 <_strtod_r+0x8d4>
    3ebe:	23dc      	movs	r3, #220	; 0xdc
    3ec0:	049b      	lsls	r3, r3, #18
    3ec2:	429a      	cmp	r2, r3
    3ec4:	d900      	bls.n	3ec8 <_strtod_r+0x7b8>
    3ec6:	e1f3      	b.n	42b0 <_strtod_r+0xba0>
    3ec8:	9d08      	ldr	r5, [sp, #32]
    3eca:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3ecc:	2322      	movs	r3, #34	; 0x22
    3ece:	4f83      	ldr	r7, [pc, #524]	; (40dc <_strtod_r+0x9cc>)
    3ed0:	4e81      	ldr	r6, [pc, #516]	; (40d8 <_strtod_r+0x9c8>)
    3ed2:	602b      	str	r3, [r5, #0]
    3ed4:	2c00      	cmp	r4, #0
    3ed6:	d000      	beq.n	3eda <_strtod_r+0x7ca>
    3ed8:	e1fc      	b.n	42d4 <_strtod_r+0xbc4>
    3eda:	e20f      	b.n	42fc <_strtod_r+0xbec>
    3edc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3ede:	1ae1      	subs	r1, r4, r3
    3ee0:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    3ee2:	e777      	b.n	3dd4 <_strtod_r+0x6c4>
    3ee4:	4888      	ldr	r0, [pc, #544]	; (4108 <_strtod_r+0x9f8>)
    3ee6:	1a82      	subs	r2, r0, r2
    3ee8:	1c18      	adds	r0, r3, #0
    3eea:	4090      	lsls	r0, r2
    3eec:	9011      	str	r0, [sp, #68]	; 0x44
    3eee:	e001      	b.n	3ef4 <_strtod_r+0x7e4>
    3ef0:	2200      	movs	r2, #0
    3ef2:	9211      	str	r2, [sp, #68]	; 0x44
    3ef4:	9318      	str	r3, [sp, #96]	; 0x60
    3ef6:	e780      	b.n	3dfa <_strtod_r+0x6ea>
    3ef8:	9808      	ldr	r0, [sp, #32]
    3efa:	9909      	ldr	r1, [sp, #36]	; 0x24
    3efc:	f002 ff9c 	bl	6e38 <__pow5mult>
    3f00:	9009      	str	r0, [sp, #36]	; 0x24
    3f02:	2800      	cmp	r0, #0
    3f04:	d100      	bne.n	3f08 <_strtod_r+0x7f8>
    3f06:	e666      	b.n	3bd6 <_strtod_r+0x4c6>
    3f08:	9808      	ldr	r0, [sp, #32]
    3f0a:	9909      	ldr	r1, [sp, #36]	; 0x24
    3f0c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3f0e:	f002 ff04 	bl	6d1a <__multiply>
    3f12:	900f      	str	r0, [sp, #60]	; 0x3c
    3f14:	2800      	cmp	r0, #0
    3f16:	d100      	bne.n	3f1a <_strtod_r+0x80a>
    3f18:	e65d      	b.n	3bd6 <_strtod_r+0x4c6>
    3f1a:	9808      	ldr	r0, [sp, #32]
    3f1c:	991c      	ldr	r1, [sp, #112]	; 0x70
    3f1e:	f002 fe13 	bl	6b48 <_Bfree>
    3f22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3f24:	931c      	str	r3, [sp, #112]	; 0x70
    3f26:	e77d      	b.n	3e24 <_strtod_r+0x714>
    3f28:	9808      	ldr	r0, [sp, #32]
    3f2a:	991c      	ldr	r1, [sp, #112]	; 0x70
    3f2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3f2e:	f002 ffd5 	bl	6edc <__lshift>
    3f32:	901c      	str	r0, [sp, #112]	; 0x70
    3f34:	2800      	cmp	r0, #0
    3f36:	d000      	beq.n	3f3a <_strtod_r+0x82a>
    3f38:	e777      	b.n	3e2a <_strtod_r+0x71a>
    3f3a:	e64c      	b.n	3bd6 <_strtod_r+0x4c6>
    3f3c:	9808      	ldr	r0, [sp, #32]
    3f3e:	990e      	ldr	r1, [sp, #56]	; 0x38
    3f40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3f42:	f002 ff79 	bl	6e38 <__pow5mult>
    3f46:	900e      	str	r0, [sp, #56]	; 0x38
    3f48:	2800      	cmp	r0, #0
    3f4a:	d000      	beq.n	3f4e <_strtod_r+0x83e>
    3f4c:	e771      	b.n	3e32 <_strtod_r+0x722>
    3f4e:	e642      	b.n	3bd6 <_strtod_r+0x4c6>
    3f50:	9808      	ldr	r0, [sp, #32]
    3f52:	990e      	ldr	r1, [sp, #56]	; 0x38
    3f54:	1c2a      	adds	r2, r5, #0
    3f56:	f002 ffc1 	bl	6edc <__lshift>
    3f5a:	900e      	str	r0, [sp, #56]	; 0x38
    3f5c:	2800      	cmp	r0, #0
    3f5e:	d000      	beq.n	3f62 <_strtod_r+0x852>
    3f60:	e76a      	b.n	3e38 <_strtod_r+0x728>
    3f62:	e638      	b.n	3bd6 <_strtod_r+0x4c6>
    3f64:	9808      	ldr	r0, [sp, #32]
    3f66:	9909      	ldr	r1, [sp, #36]	; 0x24
    3f68:	1c22      	adds	r2, r4, #0
    3f6a:	f002 ffb7 	bl	6edc <__lshift>
    3f6e:	9009      	str	r0, [sp, #36]	; 0x24
    3f70:	2800      	cmp	r0, #0
    3f72:	d000      	beq.n	3f76 <_strtod_r+0x866>
    3f74:	e763      	b.n	3e3e <_strtod_r+0x72e>
    3f76:	e62e      	b.n	3bd6 <_strtod_r+0x4c6>
    3f78:	9907      	ldr	r1, [sp, #28]
    3f7a:	6909      	ldr	r1, [r1, #16]
    3f7c:	2901      	cmp	r1, #1
    3f7e:	dc86      	bgt.n	3e8e <_strtod_r+0x77e>
    3f80:	e193      	b.n	42aa <_strtod_r+0xb9a>
    3f82:	2800      	cmp	r0, #0
    3f84:	d165      	bne.n	4052 <_strtod_r+0x942>
    3f86:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3f88:	033a      	lsls	r2, r7, #12
    3f8a:	2c00      	cmp	r4, #0
    3f8c:	d025      	beq.n	3fda <_strtod_r+0x8ca>
    3f8e:	495f      	ldr	r1, [pc, #380]	; (410c <_strtod_r+0x9fc>)
    3f90:	1c3b      	adds	r3, r7, #0
    3f92:	0b12      	lsrs	r2, r2, #12
    3f94:	428a      	cmp	r2, r1
    3f96:	d12e      	bne.n	3ff6 <_strtod_r+0x8e6>
    3f98:	2101      	movs	r1, #1
    3f9a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3f9c:	4249      	negs	r1, r1
    3f9e:	1c30      	adds	r0, r6, #0
    3fa0:	1c0a      	adds	r2, r1, #0
    3fa2:	2d00      	cmp	r5, #0
    3fa4:	d00a      	beq.n	3fbc <_strtod_r+0x8ac>
    3fa6:	4c57      	ldr	r4, [pc, #348]	; (4104 <_strtod_r+0x9f4>)
    3fa8:	25d4      	movs	r5, #212	; 0xd4
    3faa:	403c      	ands	r4, r7
    3fac:	04ed      	lsls	r5, r5, #19
    3fae:	42ac      	cmp	r4, r5
    3fb0:	d804      	bhi.n	3fbc <_strtod_r+0x8ac>
    3fb2:	0d24      	lsrs	r4, r4, #20
    3fb4:	226b      	movs	r2, #107	; 0x6b
    3fb6:	1b12      	subs	r2, r2, r4
    3fb8:	4091      	lsls	r1, r2
    3fba:	1c0a      	adds	r2, r1, #0
    3fbc:	4290      	cmp	r0, r2
    3fbe:	d11a      	bne.n	3ff6 <_strtod_r+0x8e6>
    3fc0:	4a53      	ldr	r2, [pc, #332]	; (4110 <_strtod_r+0xa00>)
    3fc2:	4293      	cmp	r3, r2
    3fc4:	d102      	bne.n	3fcc <_strtod_r+0x8bc>
    3fc6:	3001      	adds	r0, #1
    3fc8:	d100      	bne.n	3fcc <_strtod_r+0x8bc>
    3fca:	e604      	b.n	3bd6 <_strtod_r+0x4c6>
    3fcc:	4a4d      	ldr	r2, [pc, #308]	; (4104 <_strtod_r+0x9f4>)
    3fce:	2080      	movs	r0, #128	; 0x80
    3fd0:	4013      	ands	r3, r2
    3fd2:	0340      	lsls	r0, r0, #13
    3fd4:	181f      	adds	r7, r3, r0
    3fd6:	2600      	movs	r6, #0
    3fd8:	e167      	b.n	42aa <_strtod_r+0xb9a>
    3fda:	2a00      	cmp	r2, #0
    3fdc:	d10b      	bne.n	3ff6 <_strtod_r+0x8e6>
    3fde:	2e00      	cmp	r6, #0
    3fe0:	d109      	bne.n	3ff6 <_strtod_r+0x8e6>
    3fe2:	e760      	b.n	3ea6 <_strtod_r+0x796>
    3fe4:	4d4b      	ldr	r5, [pc, #300]	; (4114 <_strtod_r+0xa04>)
    3fe6:	4a49      	ldr	r2, [pc, #292]	; (410c <_strtod_r+0x9fc>)
    3fe8:	403b      	ands	r3, r7
    3fea:	195b      	adds	r3, r3, r5
    3fec:	1c17      	adds	r7, r2, #0
    3fee:	431f      	orrs	r7, r3
    3ff0:	2301      	movs	r3, #1
    3ff2:	425e      	negs	r6, r3
    3ff4:	e159      	b.n	42aa <_strtod_r+0xb9a>
    3ff6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3ff8:	2c00      	cmp	r4, #0
    3ffa:	d003      	beq.n	4004 <_strtod_r+0x8f4>
    3ffc:	423c      	tst	r4, r7
    3ffe:	d100      	bne.n	4002 <_strtod_r+0x8f2>
    4000:	e153      	b.n	42aa <_strtod_r+0xb9a>
    4002:	e003      	b.n	400c <_strtod_r+0x8fc>
    4004:	9d18      	ldr	r5, [sp, #96]	; 0x60
    4006:	4235      	tst	r5, r6
    4008:	d100      	bne.n	400c <_strtod_r+0x8fc>
    400a:	e14e      	b.n	42aa <_strtod_r+0xb9a>
    400c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    400e:	1c30      	adds	r0, r6, #0
    4010:	1c39      	adds	r1, r7, #0
    4012:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4014:	2c00      	cmp	r4, #0
    4016:	d00a      	beq.n	402e <_strtod_r+0x91e>
    4018:	f7ff fb64 	bl	36e4 <sulp>
    401c:	1c02      	adds	r2, r0, #0
    401e:	1c0b      	adds	r3, r1, #0
    4020:	9812      	ldr	r0, [sp, #72]	; 0x48
    4022:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4024:	f003 fc50 	bl	78c8 <__aeabi_dadd>
    4028:	1c06      	adds	r6, r0, #0
    402a:	1c0f      	adds	r7, r1, #0
    402c:	e13d      	b.n	42aa <_strtod_r+0xb9a>
    402e:	f7ff fb59 	bl	36e4 <sulp>
    4032:	1c02      	adds	r2, r0, #0
    4034:	1c0b      	adds	r3, r1, #0
    4036:	9812      	ldr	r0, [sp, #72]	; 0x48
    4038:	9913      	ldr	r1, [sp, #76]	; 0x4c
    403a:	f004 fe61 	bl	8d00 <__aeabi_dsub>
    403e:	4b27      	ldr	r3, [pc, #156]	; (40dc <_strtod_r+0x9cc>)
    4040:	4a25      	ldr	r2, [pc, #148]	; (40d8 <_strtod_r+0x9c8>)
    4042:	1c06      	adds	r6, r0, #0
    4044:	1c0f      	adds	r7, r1, #0
    4046:	f003 fbcf 	bl	77e8 <__aeabi_dcmpeq>
    404a:	2800      	cmp	r0, #0
    404c:	d000      	beq.n	4050 <_strtod_r+0x940>
    404e:	e73b      	b.n	3ec8 <_strtod_r+0x7b8>
    4050:	e12b      	b.n	42aa <_strtod_r+0xb9a>
    4052:	9807      	ldr	r0, [sp, #28]
    4054:	9909      	ldr	r1, [sp, #36]	; 0x24
    4056:	f003 f8e1 	bl	721c <__ratio>
    405a:	4a21      	ldr	r2, [pc, #132]	; (40e0 <_strtod_r+0x9d0>)
    405c:	4b21      	ldr	r3, [pc, #132]	; (40e4 <_strtod_r+0x9d4>)
    405e:	1c04      	adds	r4, r0, #0
    4060:	1c0d      	adds	r5, r1, #0
    4062:	f003 fbd1 	bl	7808 <__aeabi_dcmple>
    4066:	2800      	cmp	r0, #0
    4068:	d05a      	beq.n	4120 <_strtod_r+0xa10>
    406a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    406c:	2800      	cmp	r0, #0
    406e:	d006      	beq.n	407e <_strtod_r+0x96e>
    4070:	4a29      	ldr	r2, [pc, #164]	; (4118 <_strtod_r+0xa08>)
    4072:	2100      	movs	r1, #0
    4074:	4c1c      	ldr	r4, [pc, #112]	; (40e8 <_strtod_r+0x9d8>)
    4076:	4d1d      	ldr	r5, [pc, #116]	; (40ec <_strtod_r+0x9dc>)
    4078:	910c      	str	r1, [sp, #48]	; 0x30
    407a:	920d      	str	r2, [sp, #52]	; 0x34
    407c:	e061      	b.n	4142 <_strtod_r+0xa32>
    407e:	2e00      	cmp	r6, #0
    4080:	d102      	bne.n	4088 <_strtod_r+0x978>
    4082:	033b      	lsls	r3, r7, #12
    4084:	d105      	bne.n	4092 <_strtod_r+0x982>
    4086:	e00b      	b.n	40a0 <_strtod_r+0x990>
    4088:	2e01      	cmp	r6, #1
    408a:	d102      	bne.n	4092 <_strtod_r+0x982>
    408c:	2f00      	cmp	r7, #0
    408e:	d100      	bne.n	4092 <_strtod_r+0x982>
    4090:	e71a      	b.n	3ec8 <_strtod_r+0x7b8>
    4092:	4821      	ldr	r0, [pc, #132]	; (4118 <_strtod_r+0xa08>)
    4094:	2300      	movs	r3, #0
    4096:	4c16      	ldr	r4, [pc, #88]	; (40f0 <_strtod_r+0x9e0>)
    4098:	4d16      	ldr	r5, [pc, #88]	; (40f4 <_strtod_r+0x9e4>)
    409a:	930c      	str	r3, [sp, #48]	; 0x30
    409c:	900d      	str	r0, [sp, #52]	; 0x34
    409e:	e050      	b.n	4142 <_strtod_r+0xa32>
    40a0:	1c20      	adds	r0, r4, #0
    40a2:	1c29      	adds	r1, r5, #0
    40a4:	4a10      	ldr	r2, [pc, #64]	; (40e8 <_strtod_r+0x9d8>)
    40a6:	4b11      	ldr	r3, [pc, #68]	; (40ec <_strtod_r+0x9dc>)
    40a8:	f003 fba4 	bl	77f4 <__aeabi_dcmplt>
    40ac:	2800      	cmp	r0, #0
    40ae:	d108      	bne.n	40c2 <_strtod_r+0x9b2>
    40b0:	1c20      	adds	r0, r4, #0
    40b2:	1c29      	adds	r1, r5, #0
    40b4:	4a10      	ldr	r2, [pc, #64]	; (40f8 <_strtod_r+0x9e8>)
    40b6:	4b11      	ldr	r3, [pc, #68]	; (40fc <_strtod_r+0x9ec>)
    40b8:	f004 fb92 	bl	87e0 <__aeabi_dmul>
    40bc:	900c      	str	r0, [sp, #48]	; 0x30
    40be:	910d      	str	r1, [sp, #52]	; 0x34
    40c0:	e003      	b.n	40ca <_strtod_r+0x9ba>
    40c2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    40c4:	4d15      	ldr	r5, [pc, #84]	; (411c <_strtod_r+0xa0c>)
    40c6:	940c      	str	r4, [sp, #48]	; 0x30
    40c8:	950d      	str	r5, [sp, #52]	; 0x34
    40ca:	980d      	ldr	r0, [sp, #52]	; 0x34
    40cc:	2180      	movs	r1, #128	; 0x80
    40ce:	0609      	lsls	r1, r1, #24
    40d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    40d2:	1845      	adds	r5, r0, r1
    40d4:	e035      	b.n	4142 <_strtod_r+0xa32>
    40d6:	46c0      	nop			; (mov r8, r8)
	...
    40e4:	40000000 	.word	0x40000000
    40e8:	00000000 	.word	0x00000000
    40ec:	3ff00000 	.word	0x3ff00000
    40f0:	00000000 	.word	0x00000000
    40f4:	bff00000 	.word	0xbff00000
    40f8:	00000000 	.word	0x00000000
    40fc:	3fe00000 	.word	0x3fe00000
    4100:	fffffc03 	.word	0xfffffc03
    4104:	7ff00000 	.word	0x7ff00000
    4108:	fffffbe3 	.word	0xfffffbe3
    410c:	000fffff 	.word	0x000fffff
    4110:	7fefffff 	.word	0x7fefffff
    4114:	fff00000 	.word	0xfff00000
    4118:	3ff00000 	.word	0x3ff00000
    411c:	3fe00000 	.word	0x3fe00000
    4120:	1c20      	adds	r0, r4, #0
    4122:	4b80      	ldr	r3, [pc, #512]	; (4324 <_strtod_r+0xc14>)
    4124:	4a7e      	ldr	r2, [pc, #504]	; (4320 <_strtod_r+0xc10>)
    4126:	1c29      	adds	r1, r5, #0
    4128:	f004 fb5a 	bl	87e0 <__aeabi_dmul>
    412c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    412e:	900c      	str	r0, [sp, #48]	; 0x30
    4130:	910d      	str	r1, [sp, #52]	; 0x34
    4132:	1c0b      	adds	r3, r1, #0
    4134:	2c00      	cmp	r4, #0
    4136:	d102      	bne.n	413e <_strtod_r+0xa2e>
    4138:	2580      	movs	r5, #128	; 0x80
    413a:	062d      	lsls	r5, r5, #24
    413c:	194b      	adds	r3, r1, r5
    413e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4140:	1c1d      	adds	r5, r3, #0
    4142:	4881      	ldr	r0, [pc, #516]	; (4348 <_strtod_r+0xc38>)
    4144:	4b81      	ldr	r3, [pc, #516]	; (434c <_strtod_r+0xc3c>)
    4146:	4038      	ands	r0, r7
    4148:	9011      	str	r0, [sp, #68]	; 0x44
    414a:	4298      	cmp	r0, r3
    414c:	d12b      	bne.n	41a6 <_strtod_r+0xa96>
    414e:	9912      	ldr	r1, [sp, #72]	; 0x48
    4150:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4152:	9114      	str	r1, [sp, #80]	; 0x50
    4154:	9215      	str	r2, [sp, #84]	; 0x54
    4156:	4a7e      	ldr	r2, [pc, #504]	; (4350 <_strtod_r+0xc40>)
    4158:	1c30      	adds	r0, r6, #0
    415a:	18bf      	adds	r7, r7, r2
    415c:	1c39      	adds	r1, r7, #0
    415e:	f002 ff91 	bl	7084 <__ulp>
    4162:	1c02      	adds	r2, r0, #0
    4164:	1c0b      	adds	r3, r1, #0
    4166:	1c20      	adds	r0, r4, #0
    4168:	1c29      	adds	r1, r5, #0
    416a:	f004 fb39 	bl	87e0 <__aeabi_dmul>
    416e:	1c02      	adds	r2, r0, #0
    4170:	1c0b      	adds	r3, r1, #0
    4172:	1c30      	adds	r0, r6, #0
    4174:	1c39      	adds	r1, r7, #0
    4176:	f003 fba7 	bl	78c8 <__aeabi_dadd>
    417a:	4a73      	ldr	r2, [pc, #460]	; (4348 <_strtod_r+0xc38>)
    417c:	4b75      	ldr	r3, [pc, #468]	; (4354 <_strtod_r+0xc44>)
    417e:	1c06      	adds	r6, r0, #0
    4180:	400a      	ands	r2, r1
    4182:	429a      	cmp	r2, r3
    4184:	d90b      	bls.n	419e <_strtod_r+0xa8e>
    4186:	4b74      	ldr	r3, [pc, #464]	; (4358 <_strtod_r+0xc48>)
    4188:	9c15      	ldr	r4, [sp, #84]	; 0x54
    418a:	429c      	cmp	r4, r3
    418c:	d103      	bne.n	4196 <_strtod_r+0xa86>
    418e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    4190:	3501      	adds	r5, #1
    4192:	d100      	bne.n	4196 <_strtod_r+0xa86>
    4194:	e51f      	b.n	3bd6 <_strtod_r+0x4c6>
    4196:	2301      	movs	r3, #1
    4198:	4f6f      	ldr	r7, [pc, #444]	; (4358 <_strtod_r+0xc48>)
    419a:	425e      	negs	r6, r3
    419c:	e074      	b.n	4288 <_strtod_r+0xb78>
    419e:	20d4      	movs	r0, #212	; 0xd4
    41a0:	0480      	lsls	r0, r0, #18
    41a2:	180f      	adds	r7, r1, r0
    41a4:	e03a      	b.n	421c <_strtod_r+0xb0c>
    41a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    41a8:	2900      	cmp	r1, #0
    41aa:	d025      	beq.n	41f8 <_strtod_r+0xae8>
    41ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
    41ae:	23d4      	movs	r3, #212	; 0xd4
    41b0:	04db      	lsls	r3, r3, #19
    41b2:	429a      	cmp	r2, r3
    41b4:	d820      	bhi.n	41f8 <_strtod_r+0xae8>
    41b6:	980c      	ldr	r0, [sp, #48]	; 0x30
    41b8:	990d      	ldr	r1, [sp, #52]	; 0x34
    41ba:	4a5b      	ldr	r2, [pc, #364]	; (4328 <_strtod_r+0xc18>)
    41bc:	4b5b      	ldr	r3, [pc, #364]	; (432c <_strtod_r+0xc1c>)
    41be:	f003 fb23 	bl	7808 <__aeabi_dcmple>
    41c2:	2800      	cmp	r0, #0
    41c4:	d013      	beq.n	41ee <_strtod_r+0xade>
    41c6:	980c      	ldr	r0, [sp, #48]	; 0x30
    41c8:	990d      	ldr	r1, [sp, #52]	; 0x34
    41ca:	f003 fb5d 	bl	7888 <__aeabi_d2uiz>
    41ce:	2800      	cmp	r0, #0
    41d0:	d100      	bne.n	41d4 <_strtod_r+0xac4>
    41d2:	2001      	movs	r0, #1
    41d4:	f005 f93a 	bl	944c <__aeabi_ui2d>
    41d8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    41da:	900c      	str	r0, [sp, #48]	; 0x30
    41dc:	910d      	str	r1, [sp, #52]	; 0x34
    41de:	1c0b      	adds	r3, r1, #0
    41e0:	2c00      	cmp	r4, #0
    41e2:	d102      	bne.n	41ea <_strtod_r+0xada>
    41e4:	2580      	movs	r5, #128	; 0x80
    41e6:	062d      	lsls	r5, r5, #24
    41e8:	194b      	adds	r3, r1, r5
    41ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    41ec:	1c1d      	adds	r5, r3, #0
    41ee:	20d6      	movs	r0, #214	; 0xd6
    41f0:	04c0      	lsls	r0, r0, #19
    41f2:	9911      	ldr	r1, [sp, #68]	; 0x44
    41f4:	182b      	adds	r3, r5, r0
    41f6:	1a5d      	subs	r5, r3, r1
    41f8:	9812      	ldr	r0, [sp, #72]	; 0x48
    41fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
    41fc:	f002 ff42 	bl	7084 <__ulp>
    4200:	1c02      	adds	r2, r0, #0
    4202:	1c0b      	adds	r3, r1, #0
    4204:	1c20      	adds	r0, r4, #0
    4206:	1c29      	adds	r1, r5, #0
    4208:	f004 faea 	bl	87e0 <__aeabi_dmul>
    420c:	1c02      	adds	r2, r0, #0
    420e:	1c0b      	adds	r3, r1, #0
    4210:	9812      	ldr	r0, [sp, #72]	; 0x48
    4212:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4214:	f003 fb58 	bl	78c8 <__aeabi_dadd>
    4218:	1c06      	adds	r6, r0, #0
    421a:	1c0f      	adds	r7, r1, #0
    421c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    421e:	9712      	str	r7, [sp, #72]	; 0x48
    4220:	2c00      	cmp	r4, #0
    4222:	d131      	bne.n	4288 <_strtod_r+0xb78>
    4224:	4b48      	ldr	r3, [pc, #288]	; (4348 <_strtod_r+0xc38>)
    4226:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4228:	403b      	ands	r3, r7
    422a:	429d      	cmp	r5, r3
    422c:	d12c      	bne.n	4288 <_strtod_r+0xb78>
    422e:	990d      	ldr	r1, [sp, #52]	; 0x34
    4230:	980c      	ldr	r0, [sp, #48]	; 0x30
    4232:	f005 f899 	bl	9368 <__aeabi_d2iz>
    4236:	f005 f8cb 	bl	93d0 <__aeabi_i2d>
    423a:	1c02      	adds	r2, r0, #0
    423c:	1c0b      	adds	r3, r1, #0
    423e:	980c      	ldr	r0, [sp, #48]	; 0x30
    4240:	990d      	ldr	r1, [sp, #52]	; 0x34
    4242:	f004 fd5d 	bl	8d00 <__aeabi_dsub>
    4246:	1c04      	adds	r4, r0, #0
    4248:	980f      	ldr	r0, [sp, #60]	; 0x3c
    424a:	1c0d      	adds	r5, r1, #0
    424c:	2800      	cmp	r0, #0
    424e:	d104      	bne.n	425a <_strtod_r+0xb4a>
    4250:	2e00      	cmp	r6, #0
    4252:	d102      	bne.n	425a <_strtod_r+0xb4a>
    4254:	9912      	ldr	r1, [sp, #72]	; 0x48
    4256:	030b      	lsls	r3, r1, #12
    4258:	d00e      	beq.n	4278 <_strtod_r+0xb68>
    425a:	1c20      	adds	r0, r4, #0
    425c:	1c29      	adds	r1, r5, #0
    425e:	4a34      	ldr	r2, [pc, #208]	; (4330 <_strtod_r+0xc20>)
    4260:	4b34      	ldr	r3, [pc, #208]	; (4334 <_strtod_r+0xc24>)
    4262:	f003 fac7 	bl	77f4 <__aeabi_dcmplt>
    4266:	2800      	cmp	r0, #0
    4268:	d134      	bne.n	42d4 <_strtod_r+0xbc4>
    426a:	1c20      	adds	r0, r4, #0
    426c:	1c29      	adds	r1, r5, #0
    426e:	4a32      	ldr	r2, [pc, #200]	; (4338 <_strtod_r+0xc28>)
    4270:	4b32      	ldr	r3, [pc, #200]	; (433c <_strtod_r+0xc2c>)
    4272:	f003 fad3 	bl	781c <__aeabi_dcmpgt>
    4276:	e005      	b.n	4284 <_strtod_r+0xb74>
    4278:	1c20      	adds	r0, r4, #0
    427a:	1c29      	adds	r1, r5, #0
    427c:	4a30      	ldr	r2, [pc, #192]	; (4340 <_strtod_r+0xc30>)
    427e:	4b31      	ldr	r3, [pc, #196]	; (4344 <_strtod_r+0xc34>)
    4280:	f003 fab8 	bl	77f4 <__aeabi_dcmplt>
    4284:	2800      	cmp	r0, #0
    4286:	d125      	bne.n	42d4 <_strtod_r+0xbc4>
    4288:	9808      	ldr	r0, [sp, #32]
    428a:	991c      	ldr	r1, [sp, #112]	; 0x70
    428c:	f002 fc5c 	bl	6b48 <_Bfree>
    4290:	9808      	ldr	r0, [sp, #32]
    4292:	990e      	ldr	r1, [sp, #56]	; 0x38
    4294:	f002 fc58 	bl	6b48 <_Bfree>
    4298:	9808      	ldr	r0, [sp, #32]
    429a:	9909      	ldr	r1, [sp, #36]	; 0x24
    429c:	f002 fc54 	bl	6b48 <_Bfree>
    42a0:	9808      	ldr	r0, [sp, #32]
    42a2:	9907      	ldr	r1, [sp, #28]
    42a4:	f002 fc50 	bl	6b48 <_Bfree>
    42a8:	e55a      	b.n	3d60 <_strtod_r+0x650>
    42aa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    42ac:	2c00      	cmp	r4, #0
    42ae:	d011      	beq.n	42d4 <_strtod_r+0xbc4>
    42b0:	4d2a      	ldr	r5, [pc, #168]	; (435c <_strtod_r+0xc4c>)
    42b2:	2000      	movs	r0, #0
    42b4:	9014      	str	r0, [sp, #80]	; 0x50
    42b6:	9515      	str	r5, [sp, #84]	; 0x54
    42b8:	1c30      	adds	r0, r6, #0
    42ba:	1c39      	adds	r1, r7, #0
    42bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
    42be:	9b15      	ldr	r3, [sp, #84]	; 0x54
    42c0:	f004 fa8e 	bl	87e0 <__aeabi_dmul>
    42c4:	1c06      	adds	r6, r0, #0
    42c6:	1c0f      	adds	r7, r1, #0
    42c8:	d104      	bne.n	42d4 <_strtod_r+0xbc4>
    42ca:	2800      	cmp	r0, #0
    42cc:	d102      	bne.n	42d4 <_strtod_r+0xbc4>
    42ce:	9c08      	ldr	r4, [sp, #32]
    42d0:	2322      	movs	r3, #34	; 0x22
    42d2:	6023      	str	r3, [r4, #0]
    42d4:	9808      	ldr	r0, [sp, #32]
    42d6:	991c      	ldr	r1, [sp, #112]	; 0x70
    42d8:	f002 fc36 	bl	6b48 <_Bfree>
    42dc:	9808      	ldr	r0, [sp, #32]
    42de:	990e      	ldr	r1, [sp, #56]	; 0x38
    42e0:	f002 fc32 	bl	6b48 <_Bfree>
    42e4:	9808      	ldr	r0, [sp, #32]
    42e6:	9909      	ldr	r1, [sp, #36]	; 0x24
    42e8:	f002 fc2e 	bl	6b48 <_Bfree>
    42ec:	9808      	ldr	r0, [sp, #32]
    42ee:	9910      	ldr	r1, [sp, #64]	; 0x40
    42f0:	f002 fc2a 	bl	6b48 <_Bfree>
    42f4:	9808      	ldr	r0, [sp, #32]
    42f6:	9907      	ldr	r1, [sp, #28]
    42f8:	f002 fc26 	bl	6b48 <_Bfree>
    42fc:	9d19      	ldr	r5, [sp, #100]	; 0x64
    42fe:	2d00      	cmp	r5, #0
    4300:	d001      	beq.n	4306 <_strtod_r+0xbf6>
    4302:	981b      	ldr	r0, [sp, #108]	; 0x6c
    4304:	6028      	str	r0, [r5, #0]
    4306:	9c16      	ldr	r4, [sp, #88]	; 0x58
    4308:	1c32      	adds	r2, r6, #0
    430a:	1c3b      	adds	r3, r7, #0
    430c:	2c00      	cmp	r4, #0
    430e:	d002      	beq.n	4316 <_strtod_r+0xc06>
    4310:	2580      	movs	r5, #128	; 0x80
    4312:	062d      	lsls	r5, r5, #24
    4314:	197b      	adds	r3, r7, r5
    4316:	1c10      	adds	r0, r2, #0
    4318:	1c19      	adds	r1, r3, #0
    431a:	b021      	add	sp, #132	; 0x84
    431c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    431e:	46c0      	nop			; (mov r8, r8)
    4320:	00000000 	.word	0x00000000
    4324:	3fe00000 	.word	0x3fe00000
    4328:	ffc00000 	.word	0xffc00000
    432c:	41dfffff 	.word	0x41dfffff
    4330:	94a03595 	.word	0x94a03595
    4334:	3fdfffff 	.word	0x3fdfffff
    4338:	35afe535 	.word	0x35afe535
    433c:	3fe00000 	.word	0x3fe00000
    4340:	94a03595 	.word	0x94a03595
    4344:	3fcfffff 	.word	0x3fcfffff
    4348:	7ff00000 	.word	0x7ff00000
    434c:	7fe00000 	.word	0x7fe00000
    4350:	fcb00000 	.word	0xfcb00000
    4354:	7c9fffff 	.word	0x7c9fffff
    4358:	7fefffff 	.word	0x7fefffff
    435c:	39500000 	.word	0x39500000

00004360 <strtod>:
    4360:	b508      	push	{r3, lr}
    4362:	1c0a      	adds	r2, r1, #0
    4364:	4903      	ldr	r1, [pc, #12]	; (4374 <strtod+0x14>)
    4366:	1c03      	adds	r3, r0, #0
    4368:	6808      	ldr	r0, [r1, #0]
    436a:	1c19      	adds	r1, r3, #0
    436c:	f7ff f9d0 	bl	3710 <_strtod_r>
    4370:	bd08      	pop	{r3, pc}
    4372:	46c0      	nop			; (mov r8, r8)
    4374:	20000070 	.word	0x20000070

00004378 <_strtol_r>:
    4378:	b5f0      	push	{r4, r5, r6, r7, lr}
    437a:	1c1d      	adds	r5, r3, #0
    437c:	4b42      	ldr	r3, [pc, #264]	; (4488 <_strtol_r+0x110>)
    437e:	b087      	sub	sp, #28
    4380:	681b      	ldr	r3, [r3, #0]
    4382:	9005      	str	r0, [sp, #20]
    4384:	9302      	str	r3, [sp, #8]
    4386:	9103      	str	r1, [sp, #12]
    4388:	9201      	str	r2, [sp, #4]
    438a:	1c0b      	adds	r3, r1, #0
    438c:	781c      	ldrb	r4, [r3, #0]
    438e:	9f02      	ldr	r7, [sp, #8]
    4390:	1c5e      	adds	r6, r3, #1
    4392:	193a      	adds	r2, r7, r4
    4394:	7851      	ldrb	r1, [r2, #1]
    4396:	2208      	movs	r2, #8
    4398:	400a      	ands	r2, r1
    439a:	d001      	beq.n	43a0 <_strtol_r+0x28>
    439c:	1c33      	adds	r3, r6, #0
    439e:	e7f5      	b.n	438c <_strtol_r+0x14>
    43a0:	2c2d      	cmp	r4, #45	; 0x2d
    43a2:	d104      	bne.n	43ae <_strtol_r+0x36>
    43a4:	2701      	movs	r7, #1
    43a6:	1c9e      	adds	r6, r3, #2
    43a8:	785c      	ldrb	r4, [r3, #1]
    43aa:	9700      	str	r7, [sp, #0]
    43ac:	e004      	b.n	43b8 <_strtol_r+0x40>
    43ae:	9200      	str	r2, [sp, #0]
    43b0:	2c2b      	cmp	r4, #43	; 0x2b
    43b2:	d101      	bne.n	43b8 <_strtol_r+0x40>
    43b4:	785c      	ldrb	r4, [r3, #1]
    43b6:	1c9e      	adds	r6, r3, #2
    43b8:	2310      	movs	r3, #16
    43ba:	1c2a      	adds	r2, r5, #0
    43bc:	439a      	bics	r2, r3
    43be:	d111      	bne.n	43e4 <_strtol_r+0x6c>
    43c0:	2c30      	cmp	r4, #48	; 0x30
    43c2:	d108      	bne.n	43d6 <_strtol_r+0x5e>
    43c4:	7832      	ldrb	r2, [r6, #0]
    43c6:	2120      	movs	r1, #32
    43c8:	438a      	bics	r2, r1
    43ca:	2a58      	cmp	r2, #88	; 0x58
    43cc:	d107      	bne.n	43de <_strtol_r+0x66>
    43ce:	7874      	ldrb	r4, [r6, #1]
    43d0:	1c1d      	adds	r5, r3, #0
    43d2:	3602      	adds	r6, #2
    43d4:	e006      	b.n	43e4 <_strtol_r+0x6c>
    43d6:	2d00      	cmp	r5, #0
    43d8:	d104      	bne.n	43e4 <_strtol_r+0x6c>
    43da:	250a      	movs	r5, #10
    43dc:	e002      	b.n	43e4 <_strtol_r+0x6c>
    43de:	2d00      	cmp	r5, #0
    43e0:	d100      	bne.n	43e4 <_strtol_r+0x6c>
    43e2:	2508      	movs	r5, #8
    43e4:	9f00      	ldr	r7, [sp, #0]
    43e6:	1c29      	adds	r1, r5, #0
    43e8:	427b      	negs	r3, r7
    43ea:	417b      	adcs	r3, r7
    43ec:	2780      	movs	r7, #128	; 0x80
    43ee:	063f      	lsls	r7, r7, #24
    43f0:	1aff      	subs	r7, r7, r3
    43f2:	1c38      	adds	r0, r7, #0
    43f4:	f003 f97c 	bl	76f0 <__aeabi_uidivmod>
    43f8:	1c38      	adds	r0, r7, #0
    43fa:	9104      	str	r1, [sp, #16]
    43fc:	1c29      	adds	r1, r5, #0
    43fe:	f003 f933 	bl	7668 <__aeabi_uidiv>
    4402:	2300      	movs	r3, #0
    4404:	1c02      	adds	r2, r0, #0
    4406:	1c18      	adds	r0, r3, #0
    4408:	9f02      	ldr	r7, [sp, #8]
    440a:	1939      	adds	r1, r7, r4
    440c:	7849      	ldrb	r1, [r1, #1]
    440e:	074f      	lsls	r7, r1, #29
    4410:	d501      	bpl.n	4416 <_strtol_r+0x9e>
    4412:	3c30      	subs	r4, #48	; 0x30
    4414:	e007      	b.n	4426 <_strtol_r+0xae>
    4416:	2703      	movs	r7, #3
    4418:	400f      	ands	r7, r1
    441a:	d017      	beq.n	444c <_strtol_r+0xd4>
    441c:	2157      	movs	r1, #87	; 0x57
    441e:	2f01      	cmp	r7, #1
    4420:	d100      	bne.n	4424 <_strtol_r+0xac>
    4422:	2137      	movs	r1, #55	; 0x37
    4424:	1a64      	subs	r4, r4, r1
    4426:	42ac      	cmp	r4, r5
    4428:	da10      	bge.n	444c <_strtol_r+0xd4>
    442a:	1c59      	adds	r1, r3, #1
    442c:	d00b      	beq.n	4446 <_strtol_r+0xce>
    442e:	4290      	cmp	r0, r2
    4430:	d807      	bhi.n	4442 <_strtol_r+0xca>
    4432:	d102      	bne.n	443a <_strtol_r+0xc2>
    4434:	9f04      	ldr	r7, [sp, #16]
    4436:	42bc      	cmp	r4, r7
    4438:	dc03      	bgt.n	4442 <_strtol_r+0xca>
    443a:	4368      	muls	r0, r5
    443c:	2301      	movs	r3, #1
    443e:	1820      	adds	r0, r4, r0
    4440:	e001      	b.n	4446 <_strtol_r+0xce>
    4442:	2301      	movs	r3, #1
    4444:	425b      	negs	r3, r3
    4446:	7834      	ldrb	r4, [r6, #0]
    4448:	3601      	adds	r6, #1
    444a:	e7dd      	b.n	4408 <_strtol_r+0x90>
    444c:	9f00      	ldr	r7, [sp, #0]
    444e:	1c59      	adds	r1, r3, #1
    4450:	d10b      	bne.n	446a <_strtol_r+0xf2>
    4452:	2080      	movs	r0, #128	; 0x80
    4454:	427b      	negs	r3, r7
    4456:	417b      	adcs	r3, r7
    4458:	0600      	lsls	r0, r0, #24
    445a:	9f05      	ldr	r7, [sp, #20]
    445c:	1ac0      	subs	r0, r0, r3
    445e:	2322      	movs	r3, #34	; 0x22
    4460:	603b      	str	r3, [r7, #0]
    4462:	9f01      	ldr	r7, [sp, #4]
    4464:	2f00      	cmp	r7, #0
    4466:	d109      	bne.n	447c <_strtol_r+0x104>
    4468:	e00b      	b.n	4482 <_strtol_r+0x10a>
    446a:	2f00      	cmp	r7, #0
    446c:	d000      	beq.n	4470 <_strtol_r+0xf8>
    446e:	4240      	negs	r0, r0
    4470:	9f01      	ldr	r7, [sp, #4]
    4472:	2f00      	cmp	r7, #0
    4474:	d005      	beq.n	4482 <_strtol_r+0x10a>
    4476:	9a03      	ldr	r2, [sp, #12]
    4478:	2b00      	cmp	r3, #0
    447a:	d000      	beq.n	447e <_strtol_r+0x106>
    447c:	1e72      	subs	r2, r6, #1
    447e:	9f01      	ldr	r7, [sp, #4]
    4480:	603a      	str	r2, [r7, #0]
    4482:	b007      	add	sp, #28
    4484:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4486:	46c0      	nop			; (mov r8, r8)
    4488:	20000074 	.word	0x20000074

0000448c <strtol>:
    448c:	b538      	push	{r3, r4, r5, lr}
    448e:	1c13      	adds	r3, r2, #0
    4490:	4a04      	ldr	r2, [pc, #16]	; (44a4 <strtol+0x18>)
    4492:	1c05      	adds	r5, r0, #0
    4494:	1c0c      	adds	r4, r1, #0
    4496:	6810      	ldr	r0, [r2, #0]
    4498:	1c29      	adds	r1, r5, #0
    449a:	1c22      	adds	r2, r4, #0
    449c:	f7ff ff6c 	bl	4378 <_strtol_r>
    44a0:	bd38      	pop	{r3, r4, r5, pc}
    44a2:	46c0      	nop			; (mov r8, r8)
    44a4:	20000070 	.word	0x20000070

000044a8 <__ssputs_r>:
    44a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    44aa:	688d      	ldr	r5, [r1, #8]
    44ac:	b085      	sub	sp, #20
    44ae:	1c07      	adds	r7, r0, #0
    44b0:	1c0c      	adds	r4, r1, #0
    44b2:	9203      	str	r2, [sp, #12]
    44b4:	9301      	str	r3, [sp, #4]
    44b6:	42ab      	cmp	r3, r5
    44b8:	d345      	bcc.n	4546 <__ssputs_r+0x9e>
    44ba:	2290      	movs	r2, #144	; 0x90
    44bc:	898b      	ldrh	r3, [r1, #12]
    44be:	00d2      	lsls	r2, r2, #3
    44c0:	4213      	tst	r3, r2
    44c2:	d03d      	beq.n	4540 <__ssputs_r+0x98>
    44c4:	6962      	ldr	r2, [r4, #20]
    44c6:	2603      	movs	r6, #3
    44c8:	4356      	muls	r6, r2
    44ca:	6909      	ldr	r1, [r1, #16]
    44cc:	6820      	ldr	r0, [r4, #0]
    44ce:	0ff2      	lsrs	r2, r6, #31
    44d0:	1a40      	subs	r0, r0, r1
    44d2:	1996      	adds	r6, r2, r6
    44d4:	9002      	str	r0, [sp, #8]
    44d6:	1c02      	adds	r2, r0, #0
    44d8:	9801      	ldr	r0, [sp, #4]
    44da:	3201      	adds	r2, #1
    44dc:	1812      	adds	r2, r2, r0
    44de:	1076      	asrs	r6, r6, #1
    44e0:	4296      	cmp	r6, r2
    44e2:	d200      	bcs.n	44e6 <__ssputs_r+0x3e>
    44e4:	1c16      	adds	r6, r2, #0
    44e6:	1c38      	adds	r0, r7, #0
    44e8:	055a      	lsls	r2, r3, #21
    44ea:	d50f      	bpl.n	450c <__ssputs_r+0x64>
    44ec:	1c31      	adds	r1, r6, #0
    44ee:	f002 ff47 	bl	7380 <_malloc_r>
    44f2:	1e05      	subs	r5, r0, #0
    44f4:	d013      	beq.n	451e <__ssputs_r+0x76>
    44f6:	9a02      	ldr	r2, [sp, #8]
    44f8:	6921      	ldr	r1, [r4, #16]
    44fa:	f7fe ffc7 	bl	348c <memcpy>
    44fe:	89a2      	ldrh	r2, [r4, #12]
    4500:	4b18      	ldr	r3, [pc, #96]	; (4564 <__ssputs_r+0xbc>)
    4502:	4013      	ands	r3, r2
    4504:	2280      	movs	r2, #128	; 0x80
    4506:	4313      	orrs	r3, r2
    4508:	81a3      	strh	r3, [r4, #12]
    450a:	e011      	b.n	4530 <__ssputs_r+0x88>
    450c:	1c32      	adds	r2, r6, #0
    450e:	f002 ff8b 	bl	7428 <_realloc_r>
    4512:	1e05      	subs	r5, r0, #0
    4514:	d10c      	bne.n	4530 <__ssputs_r+0x88>
    4516:	1c38      	adds	r0, r7, #0
    4518:	6921      	ldr	r1, [r4, #16]
    451a:	f002 fee9 	bl	72f0 <_free_r>
    451e:	230c      	movs	r3, #12
    4520:	603b      	str	r3, [r7, #0]
    4522:	89a3      	ldrh	r3, [r4, #12]
    4524:	2240      	movs	r2, #64	; 0x40
    4526:	4313      	orrs	r3, r2
    4528:	2001      	movs	r0, #1
    452a:	81a3      	strh	r3, [r4, #12]
    452c:	4240      	negs	r0, r0
    452e:	e017      	b.n	4560 <__ssputs_r+0xb8>
    4530:	9b02      	ldr	r3, [sp, #8]
    4532:	6125      	str	r5, [r4, #16]
    4534:	18ed      	adds	r5, r5, r3
    4536:	6025      	str	r5, [r4, #0]
    4538:	6166      	str	r6, [r4, #20]
    453a:	9d01      	ldr	r5, [sp, #4]
    453c:	1af6      	subs	r6, r6, r3
    453e:	60a6      	str	r6, [r4, #8]
    4540:	9801      	ldr	r0, [sp, #4]
    4542:	42a8      	cmp	r0, r5
    4544:	d200      	bcs.n	4548 <__ssputs_r+0xa0>
    4546:	9d01      	ldr	r5, [sp, #4]
    4548:	1c2a      	adds	r2, r5, #0
    454a:	6820      	ldr	r0, [r4, #0]
    454c:	9903      	ldr	r1, [sp, #12]
    454e:	f002 faaa 	bl	6aa6 <memmove>
    4552:	68a2      	ldr	r2, [r4, #8]
    4554:	2000      	movs	r0, #0
    4556:	1b53      	subs	r3, r2, r5
    4558:	60a3      	str	r3, [r4, #8]
    455a:	6823      	ldr	r3, [r4, #0]
    455c:	195d      	adds	r5, r3, r5
    455e:	6025      	str	r5, [r4, #0]
    4560:	b005      	add	sp, #20
    4562:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4564:	fffffb7f 	.word	0xfffffb7f

00004568 <_svfiprintf_r>:
    4568:	b5f0      	push	{r4, r5, r6, r7, lr}
    456a:	b09f      	sub	sp, #124	; 0x7c
    456c:	9003      	str	r0, [sp, #12]
    456e:	9305      	str	r3, [sp, #20]
    4570:	898b      	ldrh	r3, [r1, #12]
    4572:	1c0e      	adds	r6, r1, #0
    4574:	1c17      	adds	r7, r2, #0
    4576:	0619      	lsls	r1, r3, #24
    4578:	d50f      	bpl.n	459a <_svfiprintf_r+0x32>
    457a:	6932      	ldr	r2, [r6, #16]
    457c:	2a00      	cmp	r2, #0
    457e:	d10c      	bne.n	459a <_svfiprintf_r+0x32>
    4580:	2140      	movs	r1, #64	; 0x40
    4582:	f002 fefd 	bl	7380 <_malloc_r>
    4586:	6030      	str	r0, [r6, #0]
    4588:	6130      	str	r0, [r6, #16]
    458a:	2800      	cmp	r0, #0
    458c:	d103      	bne.n	4596 <_svfiprintf_r+0x2e>
    458e:	9903      	ldr	r1, [sp, #12]
    4590:	230c      	movs	r3, #12
    4592:	600b      	str	r3, [r1, #0]
    4594:	e0c9      	b.n	472a <_svfiprintf_r+0x1c2>
    4596:	2340      	movs	r3, #64	; 0x40
    4598:	6173      	str	r3, [r6, #20]
    459a:	ad06      	add	r5, sp, #24
    459c:	2300      	movs	r3, #0
    459e:	616b      	str	r3, [r5, #20]
    45a0:	2320      	movs	r3, #32
    45a2:	766b      	strb	r3, [r5, #25]
    45a4:	2330      	movs	r3, #48	; 0x30
    45a6:	76ab      	strb	r3, [r5, #26]
    45a8:	1c3c      	adds	r4, r7, #0
    45aa:	7823      	ldrb	r3, [r4, #0]
    45ac:	2b00      	cmp	r3, #0
    45ae:	d103      	bne.n	45b8 <_svfiprintf_r+0x50>
    45b0:	1be2      	subs	r2, r4, r7
    45b2:	9202      	str	r2, [sp, #8]
    45b4:	d011      	beq.n	45da <_svfiprintf_r+0x72>
    45b6:	e003      	b.n	45c0 <_svfiprintf_r+0x58>
    45b8:	2b25      	cmp	r3, #37	; 0x25
    45ba:	d0f9      	beq.n	45b0 <_svfiprintf_r+0x48>
    45bc:	3401      	adds	r4, #1
    45be:	e7f4      	b.n	45aa <_svfiprintf_r+0x42>
    45c0:	9803      	ldr	r0, [sp, #12]
    45c2:	1c31      	adds	r1, r6, #0
    45c4:	1c3a      	adds	r2, r7, #0
    45c6:	9b02      	ldr	r3, [sp, #8]
    45c8:	f7ff ff6e 	bl	44a8 <__ssputs_r>
    45cc:	3001      	adds	r0, #1
    45ce:	d100      	bne.n	45d2 <_svfiprintf_r+0x6a>
    45d0:	e0a6      	b.n	4720 <_svfiprintf_r+0x1b8>
    45d2:	6969      	ldr	r1, [r5, #20]
    45d4:	9a02      	ldr	r2, [sp, #8]
    45d6:	188b      	adds	r3, r1, r2
    45d8:	616b      	str	r3, [r5, #20]
    45da:	7823      	ldrb	r3, [r4, #0]
    45dc:	2b00      	cmp	r3, #0
    45de:	d100      	bne.n	45e2 <_svfiprintf_r+0x7a>
    45e0:	e09e      	b.n	4720 <_svfiprintf_r+0x1b8>
    45e2:	2201      	movs	r2, #1
    45e4:	4252      	negs	r2, r2
    45e6:	606a      	str	r2, [r5, #4]
    45e8:	466a      	mov	r2, sp
    45ea:	2300      	movs	r3, #0
    45ec:	325b      	adds	r2, #91	; 0x5b
    45ee:	3401      	adds	r4, #1
    45f0:	602b      	str	r3, [r5, #0]
    45f2:	60eb      	str	r3, [r5, #12]
    45f4:	60ab      	str	r3, [r5, #8]
    45f6:	7013      	strb	r3, [r2, #0]
    45f8:	65ab      	str	r3, [r5, #88]	; 0x58
    45fa:	4f4e      	ldr	r7, [pc, #312]	; (4734 <_svfiprintf_r+0x1cc>)
    45fc:	7821      	ldrb	r1, [r4, #0]
    45fe:	1c38      	adds	r0, r7, #0
    4600:	2205      	movs	r2, #5
    4602:	f002 fa45 	bl	6a90 <memchr>
    4606:	2800      	cmp	r0, #0
    4608:	d007      	beq.n	461a <_svfiprintf_r+0xb2>
    460a:	1bc7      	subs	r7, r0, r7
    460c:	682b      	ldr	r3, [r5, #0]
    460e:	2001      	movs	r0, #1
    4610:	40b8      	lsls	r0, r7
    4612:	4318      	orrs	r0, r3
    4614:	6028      	str	r0, [r5, #0]
    4616:	3401      	adds	r4, #1
    4618:	e7ef      	b.n	45fa <_svfiprintf_r+0x92>
    461a:	682b      	ldr	r3, [r5, #0]
    461c:	06d9      	lsls	r1, r3, #27
    461e:	d503      	bpl.n	4628 <_svfiprintf_r+0xc0>
    4620:	466a      	mov	r2, sp
    4622:	2120      	movs	r1, #32
    4624:	325b      	adds	r2, #91	; 0x5b
    4626:	7011      	strb	r1, [r2, #0]
    4628:	071a      	lsls	r2, r3, #28
    462a:	d503      	bpl.n	4634 <_svfiprintf_r+0xcc>
    462c:	466a      	mov	r2, sp
    462e:	212b      	movs	r1, #43	; 0x2b
    4630:	325b      	adds	r2, #91	; 0x5b
    4632:	7011      	strb	r1, [r2, #0]
    4634:	7822      	ldrb	r2, [r4, #0]
    4636:	2a2a      	cmp	r2, #42	; 0x2a
    4638:	d001      	beq.n	463e <_svfiprintf_r+0xd6>
    463a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    463c:	e00e      	b.n	465c <_svfiprintf_r+0xf4>
    463e:	9a05      	ldr	r2, [sp, #20]
    4640:	1d11      	adds	r1, r2, #4
    4642:	6812      	ldr	r2, [r2, #0]
    4644:	9105      	str	r1, [sp, #20]
    4646:	2a00      	cmp	r2, #0
    4648:	db01      	blt.n	464e <_svfiprintf_r+0xe6>
    464a:	9209      	str	r2, [sp, #36]	; 0x24
    464c:	e004      	b.n	4658 <_svfiprintf_r+0xf0>
    464e:	4252      	negs	r2, r2
    4650:	60ea      	str	r2, [r5, #12]
    4652:	2202      	movs	r2, #2
    4654:	4313      	orrs	r3, r2
    4656:	602b      	str	r3, [r5, #0]
    4658:	3401      	adds	r4, #1
    465a:	e009      	b.n	4670 <_svfiprintf_r+0x108>
    465c:	7822      	ldrb	r2, [r4, #0]
    465e:	3a30      	subs	r2, #48	; 0x30
    4660:	2a09      	cmp	r2, #9
    4662:	d804      	bhi.n	466e <_svfiprintf_r+0x106>
    4664:	210a      	movs	r1, #10
    4666:	434b      	muls	r3, r1
    4668:	3401      	adds	r4, #1
    466a:	189b      	adds	r3, r3, r2
    466c:	e7f6      	b.n	465c <_svfiprintf_r+0xf4>
    466e:	9309      	str	r3, [sp, #36]	; 0x24
    4670:	7823      	ldrb	r3, [r4, #0]
    4672:	2b2e      	cmp	r3, #46	; 0x2e
    4674:	d118      	bne.n	46a8 <_svfiprintf_r+0x140>
    4676:	7863      	ldrb	r3, [r4, #1]
    4678:	2b2a      	cmp	r3, #42	; 0x2a
    467a:	d109      	bne.n	4690 <_svfiprintf_r+0x128>
    467c:	9b05      	ldr	r3, [sp, #20]
    467e:	3402      	adds	r4, #2
    4680:	1d1a      	adds	r2, r3, #4
    4682:	681b      	ldr	r3, [r3, #0]
    4684:	9205      	str	r2, [sp, #20]
    4686:	2b00      	cmp	r3, #0
    4688:	da0d      	bge.n	46a6 <_svfiprintf_r+0x13e>
    468a:	2301      	movs	r3, #1
    468c:	425b      	negs	r3, r3
    468e:	e00a      	b.n	46a6 <_svfiprintf_r+0x13e>
    4690:	3401      	adds	r4, #1
    4692:	2300      	movs	r3, #0
    4694:	7822      	ldrb	r2, [r4, #0]
    4696:	3a30      	subs	r2, #48	; 0x30
    4698:	2a09      	cmp	r2, #9
    469a:	d804      	bhi.n	46a6 <_svfiprintf_r+0x13e>
    469c:	210a      	movs	r1, #10
    469e:	434b      	muls	r3, r1
    46a0:	3401      	adds	r4, #1
    46a2:	189b      	adds	r3, r3, r2
    46a4:	e7f6      	b.n	4694 <_svfiprintf_r+0x12c>
    46a6:	9307      	str	r3, [sp, #28]
    46a8:	4f23      	ldr	r7, [pc, #140]	; (4738 <_svfiprintf_r+0x1d0>)
    46aa:	7821      	ldrb	r1, [r4, #0]
    46ac:	1c38      	adds	r0, r7, #0
    46ae:	2203      	movs	r2, #3
    46b0:	f002 f9ee 	bl	6a90 <memchr>
    46b4:	2800      	cmp	r0, #0
    46b6:	d006      	beq.n	46c6 <_svfiprintf_r+0x15e>
    46b8:	1bc7      	subs	r7, r0, r7
    46ba:	682b      	ldr	r3, [r5, #0]
    46bc:	2040      	movs	r0, #64	; 0x40
    46be:	40b8      	lsls	r0, r7
    46c0:	4318      	orrs	r0, r3
    46c2:	6028      	str	r0, [r5, #0]
    46c4:	3401      	adds	r4, #1
    46c6:	7821      	ldrb	r1, [r4, #0]
    46c8:	481c      	ldr	r0, [pc, #112]	; (473c <_svfiprintf_r+0x1d4>)
    46ca:	2206      	movs	r2, #6
    46cc:	1c67      	adds	r7, r4, #1
    46ce:	7629      	strb	r1, [r5, #24]
    46d0:	f002 f9de 	bl	6a90 <memchr>
    46d4:	2800      	cmp	r0, #0
    46d6:	d012      	beq.n	46fe <_svfiprintf_r+0x196>
    46d8:	4b19      	ldr	r3, [pc, #100]	; (4740 <_svfiprintf_r+0x1d8>)
    46da:	2b00      	cmp	r3, #0
    46dc:	d106      	bne.n	46ec <_svfiprintf_r+0x184>
    46de:	9b05      	ldr	r3, [sp, #20]
    46e0:	2207      	movs	r2, #7
    46e2:	3307      	adds	r3, #7
    46e4:	4393      	bics	r3, r2
    46e6:	3308      	adds	r3, #8
    46e8:	9305      	str	r3, [sp, #20]
    46ea:	e014      	b.n	4716 <_svfiprintf_r+0x1ae>
    46ec:	ab05      	add	r3, sp, #20
    46ee:	9300      	str	r3, [sp, #0]
    46f0:	9803      	ldr	r0, [sp, #12]
    46f2:	1c29      	adds	r1, r5, #0
    46f4:	1c32      	adds	r2, r6, #0
    46f6:	4b13      	ldr	r3, [pc, #76]	; (4744 <_svfiprintf_r+0x1dc>)
    46f8:	f000 f9f6 	bl	4ae8 <_printf_float>
    46fc:	e007      	b.n	470e <_svfiprintf_r+0x1a6>
    46fe:	ab05      	add	r3, sp, #20
    4700:	9300      	str	r3, [sp, #0]
    4702:	9803      	ldr	r0, [sp, #12]
    4704:	1c29      	adds	r1, r5, #0
    4706:	1c32      	adds	r2, r6, #0
    4708:	4b0e      	ldr	r3, [pc, #56]	; (4744 <_svfiprintf_r+0x1dc>)
    470a:	f000 fc8d 	bl	5028 <_printf_i>
    470e:	9004      	str	r0, [sp, #16]
    4710:	9904      	ldr	r1, [sp, #16]
    4712:	3101      	adds	r1, #1
    4714:	d004      	beq.n	4720 <_svfiprintf_r+0x1b8>
    4716:	696a      	ldr	r2, [r5, #20]
    4718:	9904      	ldr	r1, [sp, #16]
    471a:	1853      	adds	r3, r2, r1
    471c:	616b      	str	r3, [r5, #20]
    471e:	e743      	b.n	45a8 <_svfiprintf_r+0x40>
    4720:	89b3      	ldrh	r3, [r6, #12]
    4722:	065a      	lsls	r2, r3, #25
    4724:	d401      	bmi.n	472a <_svfiprintf_r+0x1c2>
    4726:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4728:	e001      	b.n	472e <_svfiprintf_r+0x1c6>
    472a:	2001      	movs	r0, #1
    472c:	4240      	negs	r0, r0
    472e:	b01f      	add	sp, #124	; 0x7c
    4730:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4732:	46c0      	nop			; (mov r8, r8)
    4734:	00009af8 	.word	0x00009af8
    4738:	00009afe 	.word	0x00009afe
    473c:	00009b02 	.word	0x00009b02
    4740:	00004ae9 	.word	0x00004ae9
    4744:	000044a9 	.word	0x000044a9

00004748 <__sfputc_r>:
    4748:	6893      	ldr	r3, [r2, #8]
    474a:	b510      	push	{r4, lr}
    474c:	3b01      	subs	r3, #1
    474e:	6093      	str	r3, [r2, #8]
    4750:	2b00      	cmp	r3, #0
    4752:	da05      	bge.n	4760 <__sfputc_r+0x18>
    4754:	6994      	ldr	r4, [r2, #24]
    4756:	42a3      	cmp	r3, r4
    4758:	db08      	blt.n	476c <__sfputc_r+0x24>
    475a:	b2cb      	uxtb	r3, r1
    475c:	2b0a      	cmp	r3, #10
    475e:	d005      	beq.n	476c <__sfputc_r+0x24>
    4760:	6813      	ldr	r3, [r2, #0]
    4762:	1c58      	adds	r0, r3, #1
    4764:	6010      	str	r0, [r2, #0]
    4766:	7019      	strb	r1, [r3, #0]
    4768:	b2c8      	uxtb	r0, r1
    476a:	e001      	b.n	4770 <__sfputc_r+0x28>
    476c:	f000 fd72 	bl	5254 <__swbuf_r>
    4770:	bd10      	pop	{r4, pc}

00004772 <__sfputs_r>:
    4772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4774:	1c06      	adds	r6, r0, #0
    4776:	1c0f      	adds	r7, r1, #0
    4778:	1c14      	adds	r4, r2, #0
    477a:	18d5      	adds	r5, r2, r3
    477c:	42ac      	cmp	r4, r5
    477e:	d008      	beq.n	4792 <__sfputs_r+0x20>
    4780:	7821      	ldrb	r1, [r4, #0]
    4782:	1c30      	adds	r0, r6, #0
    4784:	1c3a      	adds	r2, r7, #0
    4786:	f7ff ffdf 	bl	4748 <__sfputc_r>
    478a:	3401      	adds	r4, #1
    478c:	1c43      	adds	r3, r0, #1
    478e:	d1f5      	bne.n	477c <__sfputs_r+0xa>
    4790:	e000      	b.n	4794 <__sfputs_r+0x22>
    4792:	2000      	movs	r0, #0
    4794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004798 <_vfiprintf_r>:
    4798:	b5f0      	push	{r4, r5, r6, r7, lr}
    479a:	b09f      	sub	sp, #124	; 0x7c
    479c:	1c06      	adds	r6, r0, #0
    479e:	1c0f      	adds	r7, r1, #0
    47a0:	9203      	str	r2, [sp, #12]
    47a2:	9305      	str	r3, [sp, #20]
    47a4:	2800      	cmp	r0, #0
    47a6:	d004      	beq.n	47b2 <_vfiprintf_r+0x1a>
    47a8:	6981      	ldr	r1, [r0, #24]
    47aa:	2900      	cmp	r1, #0
    47ac:	d101      	bne.n	47b2 <_vfiprintf_r+0x1a>
    47ae:	f001 fd8d 	bl	62cc <__sinit>
    47b2:	4b75      	ldr	r3, [pc, #468]	; (4988 <_vfiprintf_r+0x1f0>)
    47b4:	429f      	cmp	r7, r3
    47b6:	d101      	bne.n	47bc <_vfiprintf_r+0x24>
    47b8:	6877      	ldr	r7, [r6, #4]
    47ba:	e008      	b.n	47ce <_vfiprintf_r+0x36>
    47bc:	4b73      	ldr	r3, [pc, #460]	; (498c <_vfiprintf_r+0x1f4>)
    47be:	429f      	cmp	r7, r3
    47c0:	d101      	bne.n	47c6 <_vfiprintf_r+0x2e>
    47c2:	68b7      	ldr	r7, [r6, #8]
    47c4:	e003      	b.n	47ce <_vfiprintf_r+0x36>
    47c6:	4b72      	ldr	r3, [pc, #456]	; (4990 <_vfiprintf_r+0x1f8>)
    47c8:	429f      	cmp	r7, r3
    47ca:	d100      	bne.n	47ce <_vfiprintf_r+0x36>
    47cc:	68f7      	ldr	r7, [r6, #12]
    47ce:	89bb      	ldrh	r3, [r7, #12]
    47d0:	071a      	lsls	r2, r3, #28
    47d2:	d50a      	bpl.n	47ea <_vfiprintf_r+0x52>
    47d4:	693b      	ldr	r3, [r7, #16]
    47d6:	2b00      	cmp	r3, #0
    47d8:	d007      	beq.n	47ea <_vfiprintf_r+0x52>
    47da:	ad06      	add	r5, sp, #24
    47dc:	2300      	movs	r3, #0
    47de:	616b      	str	r3, [r5, #20]
    47e0:	2320      	movs	r3, #32
    47e2:	766b      	strb	r3, [r5, #25]
    47e4:	2330      	movs	r3, #48	; 0x30
    47e6:	76ab      	strb	r3, [r5, #26]
    47e8:	e03b      	b.n	4862 <_vfiprintf_r+0xca>
    47ea:	1c30      	adds	r0, r6, #0
    47ec:	1c39      	adds	r1, r7, #0
    47ee:	f000 fd89 	bl	5304 <__swsetup_r>
    47f2:	2800      	cmp	r0, #0
    47f4:	d0f1      	beq.n	47da <_vfiprintf_r+0x42>
    47f6:	2001      	movs	r0, #1
    47f8:	4240      	negs	r0, r0
    47fa:	e0c2      	b.n	4982 <_vfiprintf_r+0x1ea>
    47fc:	9a05      	ldr	r2, [sp, #20]
    47fe:	1d11      	adds	r1, r2, #4
    4800:	6812      	ldr	r2, [r2, #0]
    4802:	9105      	str	r1, [sp, #20]
    4804:	2a00      	cmp	r2, #0
    4806:	db76      	blt.n	48f6 <_vfiprintf_r+0x15e>
    4808:	9209      	str	r2, [sp, #36]	; 0x24
    480a:	3401      	adds	r4, #1
    480c:	7823      	ldrb	r3, [r4, #0]
    480e:	2b2e      	cmp	r3, #46	; 0x2e
    4810:	d100      	bne.n	4814 <_vfiprintf_r+0x7c>
    4812:	e081      	b.n	4918 <_vfiprintf_r+0x180>
    4814:	7821      	ldrb	r1, [r4, #0]
    4816:	485f      	ldr	r0, [pc, #380]	; (4994 <_vfiprintf_r+0x1fc>)
    4818:	2203      	movs	r2, #3
    481a:	f002 f939 	bl	6a90 <memchr>
    481e:	2800      	cmp	r0, #0
    4820:	d007      	beq.n	4832 <_vfiprintf_r+0x9a>
    4822:	495c      	ldr	r1, [pc, #368]	; (4994 <_vfiprintf_r+0x1fc>)
    4824:	682a      	ldr	r2, [r5, #0]
    4826:	1a43      	subs	r3, r0, r1
    4828:	2040      	movs	r0, #64	; 0x40
    482a:	4098      	lsls	r0, r3
    482c:	4310      	orrs	r0, r2
    482e:	6028      	str	r0, [r5, #0]
    4830:	3401      	adds	r4, #1
    4832:	7821      	ldrb	r1, [r4, #0]
    4834:	1c63      	adds	r3, r4, #1
    4836:	4858      	ldr	r0, [pc, #352]	; (4998 <_vfiprintf_r+0x200>)
    4838:	2206      	movs	r2, #6
    483a:	9303      	str	r3, [sp, #12]
    483c:	7629      	strb	r1, [r5, #24]
    483e:	f002 f927 	bl	6a90 <memchr>
    4842:	2800      	cmp	r0, #0
    4844:	d100      	bne.n	4848 <_vfiprintf_r+0xb0>
    4846:	e08a      	b.n	495e <_vfiprintf_r+0x1c6>
    4848:	4b54      	ldr	r3, [pc, #336]	; (499c <_vfiprintf_r+0x204>)
    484a:	2b00      	cmp	r3, #0
    484c:	d17e      	bne.n	494c <_vfiprintf_r+0x1b4>
    484e:	9b05      	ldr	r3, [sp, #20]
    4850:	2207      	movs	r2, #7
    4852:	3307      	adds	r3, #7
    4854:	4393      	bics	r3, r2
    4856:	3308      	adds	r3, #8
    4858:	9305      	str	r3, [sp, #20]
    485a:	696a      	ldr	r2, [r5, #20]
    485c:	9904      	ldr	r1, [sp, #16]
    485e:	1853      	adds	r3, r2, r1
    4860:	616b      	str	r3, [r5, #20]
    4862:	9c03      	ldr	r4, [sp, #12]
    4864:	7823      	ldrb	r3, [r4, #0]
    4866:	2b00      	cmp	r3, #0
    4868:	d104      	bne.n	4874 <_vfiprintf_r+0xdc>
    486a:	9903      	ldr	r1, [sp, #12]
    486c:	1a61      	subs	r1, r4, r1
    486e:	9102      	str	r1, [sp, #8]
    4870:	d010      	beq.n	4894 <_vfiprintf_r+0xfc>
    4872:	e003      	b.n	487c <_vfiprintf_r+0xe4>
    4874:	2b25      	cmp	r3, #37	; 0x25
    4876:	d0f8      	beq.n	486a <_vfiprintf_r+0xd2>
    4878:	3401      	adds	r4, #1
    487a:	e7f3      	b.n	4864 <_vfiprintf_r+0xcc>
    487c:	1c30      	adds	r0, r6, #0
    487e:	1c39      	adds	r1, r7, #0
    4880:	9a03      	ldr	r2, [sp, #12]
    4882:	9b02      	ldr	r3, [sp, #8]
    4884:	f7ff ff75 	bl	4772 <__sfputs_r>
    4888:	3001      	adds	r0, #1
    488a:	d075      	beq.n	4978 <_vfiprintf_r+0x1e0>
    488c:	696a      	ldr	r2, [r5, #20]
    488e:	9902      	ldr	r1, [sp, #8]
    4890:	1853      	adds	r3, r2, r1
    4892:	616b      	str	r3, [r5, #20]
    4894:	7823      	ldrb	r3, [r4, #0]
    4896:	2b00      	cmp	r3, #0
    4898:	d06e      	beq.n	4978 <_vfiprintf_r+0x1e0>
    489a:	2201      	movs	r2, #1
    489c:	4252      	negs	r2, r2
    489e:	606a      	str	r2, [r5, #4]
    48a0:	466a      	mov	r2, sp
    48a2:	2300      	movs	r3, #0
    48a4:	325b      	adds	r2, #91	; 0x5b
    48a6:	3401      	adds	r4, #1
    48a8:	602b      	str	r3, [r5, #0]
    48aa:	60eb      	str	r3, [r5, #12]
    48ac:	60ab      	str	r3, [r5, #8]
    48ae:	7013      	strb	r3, [r2, #0]
    48b0:	65ab      	str	r3, [r5, #88]	; 0x58
    48b2:	7821      	ldrb	r1, [r4, #0]
    48b4:	483a      	ldr	r0, [pc, #232]	; (49a0 <_vfiprintf_r+0x208>)
    48b6:	2205      	movs	r2, #5
    48b8:	f002 f8ea 	bl	6a90 <memchr>
    48bc:	2800      	cmp	r0, #0
    48be:	d008      	beq.n	48d2 <_vfiprintf_r+0x13a>
    48c0:	4a37      	ldr	r2, [pc, #220]	; (49a0 <_vfiprintf_r+0x208>)
    48c2:	3401      	adds	r4, #1
    48c4:	1a83      	subs	r3, r0, r2
    48c6:	2001      	movs	r0, #1
    48c8:	4098      	lsls	r0, r3
    48ca:	682b      	ldr	r3, [r5, #0]
    48cc:	4318      	orrs	r0, r3
    48ce:	6028      	str	r0, [r5, #0]
    48d0:	e7ef      	b.n	48b2 <_vfiprintf_r+0x11a>
    48d2:	682b      	ldr	r3, [r5, #0]
    48d4:	06d9      	lsls	r1, r3, #27
    48d6:	d503      	bpl.n	48e0 <_vfiprintf_r+0x148>
    48d8:	466a      	mov	r2, sp
    48da:	2120      	movs	r1, #32
    48dc:	325b      	adds	r2, #91	; 0x5b
    48de:	7011      	strb	r1, [r2, #0]
    48e0:	071a      	lsls	r2, r3, #28
    48e2:	d503      	bpl.n	48ec <_vfiprintf_r+0x154>
    48e4:	466a      	mov	r2, sp
    48e6:	212b      	movs	r1, #43	; 0x2b
    48e8:	325b      	adds	r2, #91	; 0x5b
    48ea:	7011      	strb	r1, [r2, #0]
    48ec:	7822      	ldrb	r2, [r4, #0]
    48ee:	2a2a      	cmp	r2, #42	; 0x2a
    48f0:	d084      	beq.n	47fc <_vfiprintf_r+0x64>
    48f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    48f4:	e005      	b.n	4902 <_vfiprintf_r+0x16a>
    48f6:	4252      	negs	r2, r2
    48f8:	60ea      	str	r2, [r5, #12]
    48fa:	2202      	movs	r2, #2
    48fc:	4313      	orrs	r3, r2
    48fe:	602b      	str	r3, [r5, #0]
    4900:	e783      	b.n	480a <_vfiprintf_r+0x72>
    4902:	7822      	ldrb	r2, [r4, #0]
    4904:	3a30      	subs	r2, #48	; 0x30
    4906:	2a09      	cmp	r2, #9
    4908:	d804      	bhi.n	4914 <_vfiprintf_r+0x17c>
    490a:	210a      	movs	r1, #10
    490c:	434b      	muls	r3, r1
    490e:	3401      	adds	r4, #1
    4910:	189b      	adds	r3, r3, r2
    4912:	e7f6      	b.n	4902 <_vfiprintf_r+0x16a>
    4914:	9309      	str	r3, [sp, #36]	; 0x24
    4916:	e779      	b.n	480c <_vfiprintf_r+0x74>
    4918:	7863      	ldrb	r3, [r4, #1]
    491a:	2b2a      	cmp	r3, #42	; 0x2a
    491c:	d109      	bne.n	4932 <_vfiprintf_r+0x19a>
    491e:	9b05      	ldr	r3, [sp, #20]
    4920:	3402      	adds	r4, #2
    4922:	1d1a      	adds	r2, r3, #4
    4924:	681b      	ldr	r3, [r3, #0]
    4926:	9205      	str	r2, [sp, #20]
    4928:	2b00      	cmp	r3, #0
    492a:	da0d      	bge.n	4948 <_vfiprintf_r+0x1b0>
    492c:	2301      	movs	r3, #1
    492e:	425b      	negs	r3, r3
    4930:	e00a      	b.n	4948 <_vfiprintf_r+0x1b0>
    4932:	3401      	adds	r4, #1
    4934:	2300      	movs	r3, #0
    4936:	7822      	ldrb	r2, [r4, #0]
    4938:	3a30      	subs	r2, #48	; 0x30
    493a:	2a09      	cmp	r2, #9
    493c:	d804      	bhi.n	4948 <_vfiprintf_r+0x1b0>
    493e:	210a      	movs	r1, #10
    4940:	434b      	muls	r3, r1
    4942:	3401      	adds	r4, #1
    4944:	189b      	adds	r3, r3, r2
    4946:	e7f6      	b.n	4936 <_vfiprintf_r+0x19e>
    4948:	9307      	str	r3, [sp, #28]
    494a:	e763      	b.n	4814 <_vfiprintf_r+0x7c>
    494c:	ab05      	add	r3, sp, #20
    494e:	9300      	str	r3, [sp, #0]
    4950:	1c30      	adds	r0, r6, #0
    4952:	1c29      	adds	r1, r5, #0
    4954:	1c3a      	adds	r2, r7, #0
    4956:	4b13      	ldr	r3, [pc, #76]	; (49a4 <_vfiprintf_r+0x20c>)
    4958:	f000 f8c6 	bl	4ae8 <_printf_float>
    495c:	e007      	b.n	496e <_vfiprintf_r+0x1d6>
    495e:	ab05      	add	r3, sp, #20
    4960:	9300      	str	r3, [sp, #0]
    4962:	1c30      	adds	r0, r6, #0
    4964:	1c29      	adds	r1, r5, #0
    4966:	1c3a      	adds	r2, r7, #0
    4968:	4b0e      	ldr	r3, [pc, #56]	; (49a4 <_vfiprintf_r+0x20c>)
    496a:	f000 fb5d 	bl	5028 <_printf_i>
    496e:	9004      	str	r0, [sp, #16]
    4970:	9904      	ldr	r1, [sp, #16]
    4972:	3101      	adds	r1, #1
    4974:	d000      	beq.n	4978 <_vfiprintf_r+0x1e0>
    4976:	e770      	b.n	485a <_vfiprintf_r+0xc2>
    4978:	89bb      	ldrh	r3, [r7, #12]
    497a:	065a      	lsls	r2, r3, #25
    497c:	d500      	bpl.n	4980 <_vfiprintf_r+0x1e8>
    497e:	e73a      	b.n	47f6 <_vfiprintf_r+0x5e>
    4980:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4982:	b01f      	add	sp, #124	; 0x7c
    4984:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4986:	46c0      	nop			; (mov r8, r8)
    4988:	00009c4c 	.word	0x00009c4c
    498c:	00009c6c 	.word	0x00009c6c
    4990:	00009c8c 	.word	0x00009c8c
    4994:	00009afe 	.word	0x00009afe
    4998:	00009b02 	.word	0x00009b02
    499c:	00004ae9 	.word	0x00004ae9
    49a0:	00009af8 	.word	0x00009af8
    49a4:	00004773 	.word	0x00004773

000049a8 <__cvt>:
    49a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    49aa:	b08b      	sub	sp, #44	; 0x2c
    49ac:	1c16      	adds	r6, r2, #0
    49ae:	1c1c      	adds	r4, r3, #0
    49b0:	9912      	ldr	r1, [sp, #72]	; 0x48
    49b2:	d504      	bpl.n	49be <__cvt+0x16>
    49b4:	2280      	movs	r2, #128	; 0x80
    49b6:	0612      	lsls	r2, r2, #24
    49b8:	18a4      	adds	r4, r4, r2
    49ba:	232d      	movs	r3, #45	; 0x2d
    49bc:	e000      	b.n	49c0 <__cvt+0x18>
    49be:	2300      	movs	r3, #0
    49c0:	9f14      	ldr	r7, [sp, #80]	; 0x50
    49c2:	700b      	strb	r3, [r1, #0]
    49c4:	2320      	movs	r3, #32
    49c6:	439f      	bics	r7, r3
    49c8:	2f46      	cmp	r7, #70	; 0x46
    49ca:	d008      	beq.n	49de <__cvt+0x36>
    49cc:	1c3a      	adds	r2, r7, #0
    49ce:	3a45      	subs	r2, #69	; 0x45
    49d0:	4251      	negs	r1, r2
    49d2:	414a      	adcs	r2, r1
    49d4:	9910      	ldr	r1, [sp, #64]	; 0x40
    49d6:	2302      	movs	r3, #2
    49d8:	1889      	adds	r1, r1, r2
    49da:	9110      	str	r1, [sp, #64]	; 0x40
    49dc:	e000      	b.n	49e0 <__cvt+0x38>
    49de:	2303      	movs	r3, #3
    49e0:	9300      	str	r3, [sp, #0]
    49e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    49e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    49e6:	9302      	str	r3, [sp, #8]
    49e8:	ab08      	add	r3, sp, #32
    49ea:	9303      	str	r3, [sp, #12]
    49ec:	ab09      	add	r3, sp, #36	; 0x24
    49ee:	9201      	str	r2, [sp, #4]
    49f0:	9304      	str	r3, [sp, #16]
    49f2:	1c32      	adds	r2, r6, #0
    49f4:	1c23      	adds	r3, r4, #0
    49f6:	f000 fd83 	bl	5500 <_dtoa_r>
    49fa:	1c05      	adds	r5, r0, #0
    49fc:	2f47      	cmp	r7, #71	; 0x47
    49fe:	d102      	bne.n	4a06 <__cvt+0x5e>
    4a00:	9911      	ldr	r1, [sp, #68]	; 0x44
    4a02:	07c9      	lsls	r1, r1, #31
    4a04:	d52c      	bpl.n	4a60 <__cvt+0xb8>
    4a06:	9910      	ldr	r1, [sp, #64]	; 0x40
    4a08:	1869      	adds	r1, r5, r1
    4a0a:	9107      	str	r1, [sp, #28]
    4a0c:	2f46      	cmp	r7, #70	; 0x46
    4a0e:	d114      	bne.n	4a3a <__cvt+0x92>
    4a10:	782b      	ldrb	r3, [r5, #0]
    4a12:	2b30      	cmp	r3, #48	; 0x30
    4a14:	d10c      	bne.n	4a30 <__cvt+0x88>
    4a16:	1c30      	adds	r0, r6, #0
    4a18:	1c21      	adds	r1, r4, #0
    4a1a:	4b16      	ldr	r3, [pc, #88]	; (4a74 <__cvt+0xcc>)
    4a1c:	4a14      	ldr	r2, [pc, #80]	; (4a70 <__cvt+0xc8>)
    4a1e:	f002 fee3 	bl	77e8 <__aeabi_dcmpeq>
    4a22:	2800      	cmp	r0, #0
    4a24:	d104      	bne.n	4a30 <__cvt+0x88>
    4a26:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4a28:	2301      	movs	r3, #1
    4a2a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4a2c:	1a9b      	subs	r3, r3, r2
    4a2e:	600b      	str	r3, [r1, #0]
    4a30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4a32:	9907      	ldr	r1, [sp, #28]
    4a34:	6813      	ldr	r3, [r2, #0]
    4a36:	18c9      	adds	r1, r1, r3
    4a38:	9107      	str	r1, [sp, #28]
    4a3a:	1c30      	adds	r0, r6, #0
    4a3c:	1c21      	adds	r1, r4, #0
    4a3e:	4b0d      	ldr	r3, [pc, #52]	; (4a74 <__cvt+0xcc>)
    4a40:	4a0b      	ldr	r2, [pc, #44]	; (4a70 <__cvt+0xc8>)
    4a42:	f002 fed1 	bl	77e8 <__aeabi_dcmpeq>
    4a46:	2800      	cmp	r0, #0
    4a48:	d001      	beq.n	4a4e <__cvt+0xa6>
    4a4a:	9a07      	ldr	r2, [sp, #28]
    4a4c:	9209      	str	r2, [sp, #36]	; 0x24
    4a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a50:	9907      	ldr	r1, [sp, #28]
    4a52:	428b      	cmp	r3, r1
    4a54:	d204      	bcs.n	4a60 <__cvt+0xb8>
    4a56:	1c5a      	adds	r2, r3, #1
    4a58:	9209      	str	r2, [sp, #36]	; 0x24
    4a5a:	2230      	movs	r2, #48	; 0x30
    4a5c:	701a      	strb	r2, [r3, #0]
    4a5e:	e7f6      	b.n	4a4e <__cvt+0xa6>
    4a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a62:	1c28      	adds	r0, r5, #0
    4a64:	1b5a      	subs	r2, r3, r5
    4a66:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4a68:	601a      	str	r2, [r3, #0]
    4a6a:	b00b      	add	sp, #44	; 0x2c
    4a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a6e:	46c0      	nop			; (mov r8, r8)
	...

00004a78 <__exponent>:
    4a78:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a7a:	232b      	movs	r3, #43	; 0x2b
    4a7c:	b085      	sub	sp, #20
    4a7e:	1c05      	adds	r5, r0, #0
    4a80:	1c0c      	adds	r4, r1, #0
    4a82:	7002      	strb	r2, [r0, #0]
    4a84:	1c86      	adds	r6, r0, #2
    4a86:	2900      	cmp	r1, #0
    4a88:	da01      	bge.n	4a8e <__exponent+0x16>
    4a8a:	424c      	negs	r4, r1
    4a8c:	232d      	movs	r3, #45	; 0x2d
    4a8e:	706b      	strb	r3, [r5, #1]
    4a90:	2c09      	cmp	r4, #9
    4a92:	dd1e      	ble.n	4ad2 <__exponent+0x5a>
    4a94:	466f      	mov	r7, sp
    4a96:	370e      	adds	r7, #14
    4a98:	1c20      	adds	r0, r4, #0
    4a9a:	210a      	movs	r1, #10
    4a9c:	9701      	str	r7, [sp, #4]
    4a9e:	f002 fe87 	bl	77b0 <__aeabi_idivmod>
    4aa2:	3130      	adds	r1, #48	; 0x30
    4aa4:	7039      	strb	r1, [r7, #0]
    4aa6:	1c20      	adds	r0, r4, #0
    4aa8:	210a      	movs	r1, #10
    4aaa:	f002 fe2b 	bl	7704 <__aeabi_idiv>
    4aae:	3f01      	subs	r7, #1
    4ab0:	1e04      	subs	r4, r0, #0
    4ab2:	2c09      	cmp	r4, #9
    4ab4:	dcf0      	bgt.n	4a98 <__exponent+0x20>
    4ab6:	9b01      	ldr	r3, [sp, #4]
    4ab8:	3430      	adds	r4, #48	; 0x30
    4aba:	3b01      	subs	r3, #1
    4abc:	701c      	strb	r4, [r3, #0]
    4abe:	466a      	mov	r2, sp
    4ac0:	320f      	adds	r2, #15
    4ac2:	1c30      	adds	r0, r6, #0
    4ac4:	4293      	cmp	r3, r2
    4ac6:	d209      	bcs.n	4adc <__exponent+0x64>
    4ac8:	781a      	ldrb	r2, [r3, #0]
    4aca:	3301      	adds	r3, #1
    4acc:	7032      	strb	r2, [r6, #0]
    4ace:	3601      	adds	r6, #1
    4ad0:	e7f5      	b.n	4abe <__exponent+0x46>
    4ad2:	2330      	movs	r3, #48	; 0x30
    4ad4:	18e4      	adds	r4, r4, r3
    4ad6:	7033      	strb	r3, [r6, #0]
    4ad8:	1cb0      	adds	r0, r6, #2
    4ada:	7074      	strb	r4, [r6, #1]
    4adc:	1b40      	subs	r0, r0, r5
    4ade:	b005      	add	sp, #20
    4ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ae2:	0000      	movs	r0, r0
    4ae4:	0000      	movs	r0, r0
	...

00004ae8 <_printf_float>:
    4ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aea:	b093      	sub	sp, #76	; 0x4c
    4aec:	1c0c      	adds	r4, r1, #0
    4aee:	920a      	str	r2, [sp, #40]	; 0x28
    4af0:	930b      	str	r3, [sp, #44]	; 0x2c
    4af2:	9e18      	ldr	r6, [sp, #96]	; 0x60
    4af4:	1c05      	adds	r5, r0, #0
    4af6:	f001 ff6d 	bl	69d4 <_localeconv_r>
    4afa:	6800      	ldr	r0, [r0, #0]
    4afc:	900c      	str	r0, [sp, #48]	; 0x30
    4afe:	f7fe fdc1 	bl	3684 <strlen>
    4b02:	2300      	movs	r3, #0
    4b04:	9310      	str	r3, [sp, #64]	; 0x40
    4b06:	6833      	ldr	r3, [r6, #0]
    4b08:	2207      	movs	r2, #7
    4b0a:	3307      	adds	r3, #7
    4b0c:	4393      	bics	r3, r2
    4b0e:	1c1a      	adds	r2, r3, #0
    4b10:	3208      	adds	r2, #8
    4b12:	900d      	str	r0, [sp, #52]	; 0x34
    4b14:	7e27      	ldrb	r7, [r4, #24]
    4b16:	6818      	ldr	r0, [r3, #0]
    4b18:	6859      	ldr	r1, [r3, #4]
    4b1a:	6032      	str	r2, [r6, #0]
    4b1c:	64a0      	str	r0, [r4, #72]	; 0x48
    4b1e:	64e1      	str	r1, [r4, #76]	; 0x4c
    4b20:	f7fe fc52 	bl	33c8 <__fpclassifyd>
    4b24:	2801      	cmp	r0, #1
    4b26:	d119      	bne.n	4b5c <_printf_float+0x74>
    4b28:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4b2a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4b2c:	4bb9      	ldr	r3, [pc, #740]	; (4e14 <_printf_float+0x32c>)
    4b2e:	4ab8      	ldr	r2, [pc, #736]	; (4e10 <_printf_float+0x328>)
    4b30:	f002 fe60 	bl	77f4 <__aeabi_dcmplt>
    4b34:	2800      	cmp	r0, #0
    4b36:	d003      	beq.n	4b40 <_printf_float+0x58>
    4b38:	1c23      	adds	r3, r4, #0
    4b3a:	222d      	movs	r2, #45	; 0x2d
    4b3c:	3343      	adds	r3, #67	; 0x43
    4b3e:	701a      	strb	r2, [r3, #0]
    4b40:	2f47      	cmp	r7, #71	; 0x47
    4b42:	d801      	bhi.n	4b48 <_printf_float+0x60>
    4b44:	4eb4      	ldr	r6, [pc, #720]	; (4e18 <_printf_float+0x330>)
    4b46:	e000      	b.n	4b4a <_printf_float+0x62>
    4b48:	4eb4      	ldr	r6, [pc, #720]	; (4e1c <_printf_float+0x334>)
    4b4a:	2303      	movs	r3, #3
    4b4c:	6820      	ldr	r0, [r4, #0]
    4b4e:	6123      	str	r3, [r4, #16]
    4b50:	2304      	movs	r3, #4
    4b52:	4398      	bics	r0, r3
    4b54:	2100      	movs	r1, #0
    4b56:	6020      	str	r0, [r4, #0]
    4b58:	9109      	str	r1, [sp, #36]	; 0x24
    4b5a:	e091      	b.n	4c80 <_printf_float+0x198>
    4b5c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4b5e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4b60:	f7fe fc32 	bl	33c8 <__fpclassifyd>
    4b64:	6823      	ldr	r3, [r4, #0]
    4b66:	2800      	cmp	r0, #0
    4b68:	d10c      	bne.n	4b84 <_printf_float+0x9c>
    4b6a:	2f47      	cmp	r7, #71	; 0x47
    4b6c:	d801      	bhi.n	4b72 <_printf_float+0x8a>
    4b6e:	4eac      	ldr	r6, [pc, #688]	; (4e20 <_printf_float+0x338>)
    4b70:	e000      	b.n	4b74 <_printf_float+0x8c>
    4b72:	4eac      	ldr	r6, [pc, #688]	; (4e24 <_printf_float+0x33c>)
    4b74:	2203      	movs	r2, #3
    4b76:	6122      	str	r2, [r4, #16]
    4b78:	2204      	movs	r2, #4
    4b7a:	4393      	bics	r3, r2
    4b7c:	2200      	movs	r2, #0
    4b7e:	6023      	str	r3, [r4, #0]
    4b80:	9209      	str	r2, [sp, #36]	; 0x24
    4b82:	e07d      	b.n	4c80 <_printf_float+0x198>
    4b84:	6862      	ldr	r2, [r4, #4]
    4b86:	1c56      	adds	r6, r2, #1
    4b88:	d101      	bne.n	4b8e <_printf_float+0xa6>
    4b8a:	2206      	movs	r2, #6
    4b8c:	e007      	b.n	4b9e <_printf_float+0xb6>
    4b8e:	2120      	movs	r1, #32
    4b90:	1c38      	adds	r0, r7, #0
    4b92:	4388      	bics	r0, r1
    4b94:	2847      	cmp	r0, #71	; 0x47
    4b96:	d103      	bne.n	4ba0 <_printf_float+0xb8>
    4b98:	2a00      	cmp	r2, #0
    4b9a:	d101      	bne.n	4ba0 <_printf_float+0xb8>
    4b9c:	2201      	movs	r2, #1
    4b9e:	6062      	str	r2, [r4, #4]
    4ba0:	2280      	movs	r2, #128	; 0x80
    4ba2:	00d2      	lsls	r2, r2, #3
    4ba4:	4313      	orrs	r3, r2
    4ba6:	6023      	str	r3, [r4, #0]
    4ba8:	9301      	str	r3, [sp, #4]
    4baa:	466b      	mov	r3, sp
    4bac:	333b      	adds	r3, #59	; 0x3b
    4bae:	9302      	str	r3, [sp, #8]
    4bb0:	ab0f      	add	r3, sp, #60	; 0x3c
    4bb2:	6861      	ldr	r1, [r4, #4]
    4bb4:	9303      	str	r3, [sp, #12]
    4bb6:	ab10      	add	r3, sp, #64	; 0x40
    4bb8:	9305      	str	r3, [sp, #20]
    4bba:	2300      	movs	r3, #0
    4bbc:	9100      	str	r1, [sp, #0]
    4bbe:	9306      	str	r3, [sp, #24]
    4bc0:	9704      	str	r7, [sp, #16]
    4bc2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    4bc4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4bc6:	1c28      	adds	r0, r5, #0
    4bc8:	f7ff feee 	bl	49a8 <__cvt>
    4bcc:	2320      	movs	r3, #32
    4bce:	1c3a      	adds	r2, r7, #0
    4bd0:	1c06      	adds	r6, r0, #0
    4bd2:	439a      	bics	r2, r3
    4bd4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4bd6:	2a47      	cmp	r2, #71	; 0x47
    4bd8:	d107      	bne.n	4bea <_printf_float+0x102>
    4bda:	1ccb      	adds	r3, r1, #3
    4bdc:	db02      	blt.n	4be4 <_printf_float+0xfc>
    4bde:	6860      	ldr	r0, [r4, #4]
    4be0:	4281      	cmp	r1, r0
    4be2:	dd2e      	ble.n	4c42 <_printf_float+0x15a>
    4be4:	3f02      	subs	r7, #2
    4be6:	b2ff      	uxtb	r7, r7
    4be8:	e001      	b.n	4bee <_printf_float+0x106>
    4bea:	2f65      	cmp	r7, #101	; 0x65
    4bec:	d812      	bhi.n	4c14 <_printf_float+0x12c>
    4bee:	1c20      	adds	r0, r4, #0
    4bf0:	3901      	subs	r1, #1
    4bf2:	1c3a      	adds	r2, r7, #0
    4bf4:	3050      	adds	r0, #80	; 0x50
    4bf6:	910f      	str	r1, [sp, #60]	; 0x3c
    4bf8:	f7ff ff3e 	bl	4a78 <__exponent>
    4bfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4bfe:	9009      	str	r0, [sp, #36]	; 0x24
    4c00:	18c2      	adds	r2, r0, r3
    4c02:	6122      	str	r2, [r4, #16]
    4c04:	2b01      	cmp	r3, #1
    4c06:	dc02      	bgt.n	4c0e <_printf_float+0x126>
    4c08:	6821      	ldr	r1, [r4, #0]
    4c0a:	07c9      	lsls	r1, r1, #31
    4c0c:	d52f      	bpl.n	4c6e <_printf_float+0x186>
    4c0e:	3201      	adds	r2, #1
    4c10:	6122      	str	r2, [r4, #16]
    4c12:	e02c      	b.n	4c6e <_printf_float+0x186>
    4c14:	2f66      	cmp	r7, #102	; 0x66
    4c16:	d115      	bne.n	4c44 <_printf_float+0x15c>
    4c18:	6863      	ldr	r3, [r4, #4]
    4c1a:	2900      	cmp	r1, #0
    4c1c:	dd08      	ble.n	4c30 <_printf_float+0x148>
    4c1e:	6121      	str	r1, [r4, #16]
    4c20:	2b00      	cmp	r3, #0
    4c22:	d102      	bne.n	4c2a <_printf_float+0x142>
    4c24:	6822      	ldr	r2, [r4, #0]
    4c26:	07d2      	lsls	r2, r2, #31
    4c28:	d51d      	bpl.n	4c66 <_printf_float+0x17e>
    4c2a:	3301      	adds	r3, #1
    4c2c:	18c9      	adds	r1, r1, r3
    4c2e:	e011      	b.n	4c54 <_printf_float+0x16c>
    4c30:	2b00      	cmp	r3, #0
    4c32:	d103      	bne.n	4c3c <_printf_float+0x154>
    4c34:	6820      	ldr	r0, [r4, #0]
    4c36:	2201      	movs	r2, #1
    4c38:	4210      	tst	r0, r2
    4c3a:	d000      	beq.n	4c3e <_printf_float+0x156>
    4c3c:	1c9a      	adds	r2, r3, #2
    4c3e:	6122      	str	r2, [r4, #16]
    4c40:	e011      	b.n	4c66 <_printf_float+0x17e>
    4c42:	2767      	movs	r7, #103	; 0x67
    4c44:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4c46:	4291      	cmp	r1, r2
    4c48:	db06      	blt.n	4c58 <_printf_float+0x170>
    4c4a:	6822      	ldr	r2, [r4, #0]
    4c4c:	6121      	str	r1, [r4, #16]
    4c4e:	07d2      	lsls	r2, r2, #31
    4c50:	d509      	bpl.n	4c66 <_printf_float+0x17e>
    4c52:	3101      	adds	r1, #1
    4c54:	6121      	str	r1, [r4, #16]
    4c56:	e006      	b.n	4c66 <_printf_float+0x17e>
    4c58:	2301      	movs	r3, #1
    4c5a:	2900      	cmp	r1, #0
    4c5c:	dc01      	bgt.n	4c62 <_printf_float+0x17a>
    4c5e:	2302      	movs	r3, #2
    4c60:	1a5b      	subs	r3, r3, r1
    4c62:	18d3      	adds	r3, r2, r3
    4c64:	6123      	str	r3, [r4, #16]
    4c66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4c68:	2000      	movs	r0, #0
    4c6a:	65a3      	str	r3, [r4, #88]	; 0x58
    4c6c:	9009      	str	r0, [sp, #36]	; 0x24
    4c6e:	466b      	mov	r3, sp
    4c70:	333b      	adds	r3, #59	; 0x3b
    4c72:	781b      	ldrb	r3, [r3, #0]
    4c74:	2b00      	cmp	r3, #0
    4c76:	d003      	beq.n	4c80 <_printf_float+0x198>
    4c78:	1c23      	adds	r3, r4, #0
    4c7a:	222d      	movs	r2, #45	; 0x2d
    4c7c:	3343      	adds	r3, #67	; 0x43
    4c7e:	701a      	strb	r2, [r3, #0]
    4c80:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4c82:	1c28      	adds	r0, r5, #0
    4c84:	9100      	str	r1, [sp, #0]
    4c86:	aa11      	add	r2, sp, #68	; 0x44
    4c88:	1c21      	adds	r1, r4, #0
    4c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4c8c:	f000 f958 	bl	4f40 <_printf_common>
    4c90:	3001      	adds	r0, #1
    4c92:	d102      	bne.n	4c9a <_printf_float+0x1b2>
    4c94:	2001      	movs	r0, #1
    4c96:	4240      	negs	r0, r0
    4c98:	e14c      	b.n	4f34 <_printf_float+0x44c>
    4c9a:	6822      	ldr	r2, [r4, #0]
    4c9c:	0553      	lsls	r3, r2, #21
    4c9e:	d404      	bmi.n	4caa <_printf_float+0x1c2>
    4ca0:	1c28      	adds	r0, r5, #0
    4ca2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ca4:	1c32      	adds	r2, r6, #0
    4ca6:	6923      	ldr	r3, [r4, #16]
    4ca8:	e067      	b.n	4d7a <_printf_float+0x292>
    4caa:	2f65      	cmp	r7, #101	; 0x65
    4cac:	d800      	bhi.n	4cb0 <_printf_float+0x1c8>
    4cae:	e0e0      	b.n	4e72 <_printf_float+0x38a>
    4cb0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4cb2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4cb4:	4b57      	ldr	r3, [pc, #348]	; (4e14 <_printf_float+0x32c>)
    4cb6:	4a56      	ldr	r2, [pc, #344]	; (4e10 <_printf_float+0x328>)
    4cb8:	f002 fd96 	bl	77e8 <__aeabi_dcmpeq>
    4cbc:	2800      	cmp	r0, #0
    4cbe:	d02b      	beq.n	4d18 <_printf_float+0x230>
    4cc0:	1c28      	adds	r0, r5, #0
    4cc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cc4:	4a58      	ldr	r2, [pc, #352]	; (4e28 <_printf_float+0x340>)
    4cc6:	2301      	movs	r3, #1
    4cc8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4cca:	47b0      	blx	r6
    4ccc:	3001      	adds	r0, #1
    4cce:	d0e1      	beq.n	4c94 <_printf_float+0x1ac>
    4cd0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4cd2:	9810      	ldr	r0, [sp, #64]	; 0x40
    4cd4:	4287      	cmp	r7, r0
    4cd6:	db07      	blt.n	4ce8 <_printf_float+0x200>
    4cd8:	6821      	ldr	r1, [r4, #0]
    4cda:	07c9      	lsls	r1, r1, #31
    4cdc:	d404      	bmi.n	4ce8 <_printf_float+0x200>
    4cde:	6827      	ldr	r7, [r4, #0]
    4ce0:	07bf      	lsls	r7, r7, #30
    4ce2:	d500      	bpl.n	4ce6 <_printf_float+0x1fe>
    4ce4:	e10e      	b.n	4f04 <_printf_float+0x41c>
    4ce6:	e113      	b.n	4f10 <_printf_float+0x428>
    4ce8:	1c28      	adds	r0, r5, #0
    4cea:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4cf0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4cf2:	47b0      	blx	r6
    4cf4:	3001      	adds	r0, #1
    4cf6:	d0cd      	beq.n	4c94 <_printf_float+0x1ac>
    4cf8:	2600      	movs	r6, #0
    4cfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4cfc:	3b01      	subs	r3, #1
    4cfe:	429e      	cmp	r6, r3
    4d00:	daed      	bge.n	4cde <_printf_float+0x1f6>
    4d02:	1c22      	adds	r2, r4, #0
    4d04:	1c28      	adds	r0, r5, #0
    4d06:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d08:	321a      	adds	r2, #26
    4d0a:	2301      	movs	r3, #1
    4d0c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d0e:	47b8      	blx	r7
    4d10:	3001      	adds	r0, #1
    4d12:	d0bf      	beq.n	4c94 <_printf_float+0x1ac>
    4d14:	3601      	adds	r6, #1
    4d16:	e7f0      	b.n	4cfa <_printf_float+0x212>
    4d18:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d1a:	2800      	cmp	r0, #0
    4d1c:	dc30      	bgt.n	4d80 <_printf_float+0x298>
    4d1e:	1c28      	adds	r0, r5, #0
    4d20:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d22:	4a41      	ldr	r2, [pc, #260]	; (4e28 <_printf_float+0x340>)
    4d24:	2301      	movs	r3, #1
    4d26:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d28:	47b8      	blx	r7
    4d2a:	3001      	adds	r0, #1
    4d2c:	d0b2      	beq.n	4c94 <_printf_float+0x1ac>
    4d2e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d30:	2800      	cmp	r0, #0
    4d32:	d105      	bne.n	4d40 <_printf_float+0x258>
    4d34:	9910      	ldr	r1, [sp, #64]	; 0x40
    4d36:	2900      	cmp	r1, #0
    4d38:	d102      	bne.n	4d40 <_printf_float+0x258>
    4d3a:	6822      	ldr	r2, [r4, #0]
    4d3c:	07d2      	lsls	r2, r2, #31
    4d3e:	d5ce      	bpl.n	4cde <_printf_float+0x1f6>
    4d40:	1c28      	adds	r0, r5, #0
    4d42:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4d46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4d48:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d4a:	47b8      	blx	r7
    4d4c:	3001      	adds	r0, #1
    4d4e:	d0a1      	beq.n	4c94 <_printf_float+0x1ac>
    4d50:	2700      	movs	r7, #0
    4d52:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d54:	9709      	str	r7, [sp, #36]	; 0x24
    4d56:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d58:	4243      	negs	r3, r0
    4d5a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d5c:	1c28      	adds	r0, r5, #0
    4d5e:	429f      	cmp	r7, r3
    4d60:	da09      	bge.n	4d76 <_printf_float+0x28e>
    4d62:	1c22      	adds	r2, r4, #0
    4d64:	321a      	adds	r2, #26
    4d66:	2301      	movs	r3, #1
    4d68:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d6a:	47b8      	blx	r7
    4d6c:	3001      	adds	r0, #1
    4d6e:	d091      	beq.n	4c94 <_printf_float+0x1ac>
    4d70:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d72:	3701      	adds	r7, #1
    4d74:	e7ed      	b.n	4d52 <_printf_float+0x26a>
    4d76:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4d78:	1c32      	adds	r2, r6, #0
    4d7a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4d7c:	47b0      	blx	r6
    4d7e:	e0b5      	b.n	4eec <_printf_float+0x404>
    4d80:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4d82:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4d84:	9708      	str	r7, [sp, #32]
    4d86:	429f      	cmp	r7, r3
    4d88:	dd00      	ble.n	4d8c <_printf_float+0x2a4>
    4d8a:	9308      	str	r3, [sp, #32]
    4d8c:	9f08      	ldr	r7, [sp, #32]
    4d8e:	2f00      	cmp	r7, #0
    4d90:	dc01      	bgt.n	4d96 <_printf_float+0x2ae>
    4d92:	2700      	movs	r7, #0
    4d94:	e014      	b.n	4dc0 <_printf_float+0x2d8>
    4d96:	1c28      	adds	r0, r5, #0
    4d98:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d9a:	1c32      	adds	r2, r6, #0
    4d9c:	9b08      	ldr	r3, [sp, #32]
    4d9e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4da0:	47b8      	blx	r7
    4da2:	3001      	adds	r0, #1
    4da4:	d1f5      	bne.n	4d92 <_printf_float+0x2aa>
    4da6:	e775      	b.n	4c94 <_printf_float+0x1ac>
    4da8:	1c22      	adds	r2, r4, #0
    4daa:	1c28      	adds	r0, r5, #0
    4dac:	990a      	ldr	r1, [sp, #40]	; 0x28
    4dae:	321a      	adds	r2, #26
    4db0:	2301      	movs	r3, #1
    4db2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4db4:	47b8      	blx	r7
    4db6:	3001      	adds	r0, #1
    4db8:	d100      	bne.n	4dbc <_printf_float+0x2d4>
    4dba:	e76b      	b.n	4c94 <_printf_float+0x1ac>
    4dbc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4dbe:	3701      	adds	r7, #1
    4dc0:	9709      	str	r7, [sp, #36]	; 0x24
    4dc2:	9f08      	ldr	r7, [sp, #32]
    4dc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4dc6:	43fa      	mvns	r2, r7
    4dc8:	17d2      	asrs	r2, r2, #31
    4dca:	403a      	ands	r2, r7
    4dcc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4dce:	1a9a      	subs	r2, r3, r2
    4dd0:	4297      	cmp	r7, r2
    4dd2:	dbe9      	blt.n	4da8 <_printf_float+0x2c0>
    4dd4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4dd6:	9910      	ldr	r1, [sp, #64]	; 0x40
    4dd8:	18f3      	adds	r3, r6, r3
    4dda:	9309      	str	r3, [sp, #36]	; 0x24
    4ddc:	4288      	cmp	r0, r1
    4dde:	db0e      	blt.n	4dfe <_printf_float+0x316>
    4de0:	6822      	ldr	r2, [r4, #0]
    4de2:	07d2      	lsls	r2, r2, #31
    4de4:	d40b      	bmi.n	4dfe <_printf_float+0x316>
    4de6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4de8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4dea:	18f6      	adds	r6, r6, r3
    4dec:	1bdb      	subs	r3, r3, r7
    4dee:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4df0:	1bf6      	subs	r6, r6, r7
    4df2:	429e      	cmp	r6, r3
    4df4:	dd00      	ble.n	4df8 <_printf_float+0x310>
    4df6:	1c1e      	adds	r6, r3, #0
    4df8:	2e00      	cmp	r6, #0
    4dfa:	dc17      	bgt.n	4e2c <_printf_float+0x344>
    4dfc:	e01f      	b.n	4e3e <_printf_float+0x356>
    4dfe:	1c28      	adds	r0, r5, #0
    4e00:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4e06:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e08:	47b8      	blx	r7
    4e0a:	3001      	adds	r0, #1
    4e0c:	d1eb      	bne.n	4de6 <_printf_float+0x2fe>
    4e0e:	e741      	b.n	4c94 <_printf_float+0x1ac>
	...
    4e18:	00009b09 	.word	0x00009b09
    4e1c:	00009b0d 	.word	0x00009b0d
    4e20:	00009b11 	.word	0x00009b11
    4e24:	00009b15 	.word	0x00009b15
    4e28:	00009b19 	.word	0x00009b19
    4e2c:	1c28      	adds	r0, r5, #0
    4e2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e30:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4e32:	1c33      	adds	r3, r6, #0
    4e34:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e36:	47b8      	blx	r7
    4e38:	3001      	adds	r0, #1
    4e3a:	d100      	bne.n	4e3e <_printf_float+0x356>
    4e3c:	e72a      	b.n	4c94 <_printf_float+0x1ac>
    4e3e:	2700      	movs	r7, #0
    4e40:	e00b      	b.n	4e5a <_printf_float+0x372>
    4e42:	1c22      	adds	r2, r4, #0
    4e44:	1c28      	adds	r0, r5, #0
    4e46:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e48:	321a      	adds	r2, #26
    4e4a:	2301      	movs	r3, #1
    4e4c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e4e:	47b8      	blx	r7
    4e50:	3001      	adds	r0, #1
    4e52:	d100      	bne.n	4e56 <_printf_float+0x36e>
    4e54:	e71e      	b.n	4c94 <_printf_float+0x1ac>
    4e56:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4e58:	3701      	adds	r7, #1
    4e5a:	9709      	str	r7, [sp, #36]	; 0x24
    4e5c:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4e60:	43f3      	mvns	r3, r6
    4e62:	17db      	asrs	r3, r3, #31
    4e64:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4e66:	1a42      	subs	r2, r0, r1
    4e68:	4033      	ands	r3, r6
    4e6a:	1ad3      	subs	r3, r2, r3
    4e6c:	429f      	cmp	r7, r3
    4e6e:	dbe8      	blt.n	4e42 <_printf_float+0x35a>
    4e70:	e735      	b.n	4cde <_printf_float+0x1f6>
    4e72:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e74:	2801      	cmp	r0, #1
    4e76:	dc02      	bgt.n	4e7e <_printf_float+0x396>
    4e78:	2301      	movs	r3, #1
    4e7a:	421a      	tst	r2, r3
    4e7c:	d03a      	beq.n	4ef4 <_printf_float+0x40c>
    4e7e:	1c28      	adds	r0, r5, #0
    4e80:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e82:	1c32      	adds	r2, r6, #0
    4e84:	2301      	movs	r3, #1
    4e86:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e88:	47b8      	blx	r7
    4e8a:	3001      	adds	r0, #1
    4e8c:	d100      	bne.n	4e90 <_printf_float+0x3a8>
    4e8e:	e701      	b.n	4c94 <_printf_float+0x1ac>
    4e90:	1c28      	adds	r0, r5, #0
    4e92:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4e96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4e98:	47b8      	blx	r7
    4e9a:	3001      	adds	r0, #1
    4e9c:	d100      	bne.n	4ea0 <_printf_float+0x3b8>
    4e9e:	e6f9      	b.n	4c94 <_printf_float+0x1ac>
    4ea0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4ea2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4ea4:	4b25      	ldr	r3, [pc, #148]	; (4f3c <_printf_float+0x454>)
    4ea6:	4a24      	ldr	r2, [pc, #144]	; (4f38 <_printf_float+0x450>)
    4ea8:	f002 fc9e 	bl	77e8 <__aeabi_dcmpeq>
    4eac:	2800      	cmp	r0, #0
    4eae:	d001      	beq.n	4eb4 <_printf_float+0x3cc>
    4eb0:	2600      	movs	r6, #0
    4eb2:	e010      	b.n	4ed6 <_printf_float+0x3ee>
    4eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4eb6:	1c72      	adds	r2, r6, #1
    4eb8:	3b01      	subs	r3, #1
    4eba:	1c28      	adds	r0, r5, #0
    4ebc:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ebe:	e01c      	b.n	4efa <_printf_float+0x412>
    4ec0:	1c22      	adds	r2, r4, #0
    4ec2:	1c28      	adds	r0, r5, #0
    4ec4:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ec6:	321a      	adds	r2, #26
    4ec8:	2301      	movs	r3, #1
    4eca:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ecc:	47b8      	blx	r7
    4ece:	3001      	adds	r0, #1
    4ed0:	d100      	bne.n	4ed4 <_printf_float+0x3ec>
    4ed2:	e6df      	b.n	4c94 <_printf_float+0x1ac>
    4ed4:	3601      	adds	r6, #1
    4ed6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4ed8:	3b01      	subs	r3, #1
    4eda:	429e      	cmp	r6, r3
    4edc:	dbf0      	blt.n	4ec0 <_printf_float+0x3d8>
    4ede:	1c22      	adds	r2, r4, #0
    4ee0:	1c28      	adds	r0, r5, #0
    4ee2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ee4:	3250      	adds	r2, #80	; 0x50
    4ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4ee8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4eea:	47b8      	blx	r7
    4eec:	3001      	adds	r0, #1
    4eee:	d000      	beq.n	4ef2 <_printf_float+0x40a>
    4ef0:	e6f5      	b.n	4cde <_printf_float+0x1f6>
    4ef2:	e6cf      	b.n	4c94 <_printf_float+0x1ac>
    4ef4:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ef6:	1c28      	adds	r0, r5, #0
    4ef8:	1c32      	adds	r2, r6, #0
    4efa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4efc:	47b0      	blx	r6
    4efe:	3001      	adds	r0, #1
    4f00:	d1ed      	bne.n	4ede <_printf_float+0x3f6>
    4f02:	e6c7      	b.n	4c94 <_printf_float+0x1ac>
    4f04:	2600      	movs	r6, #0
    4f06:	68e0      	ldr	r0, [r4, #12]
    4f08:	9911      	ldr	r1, [sp, #68]	; 0x44
    4f0a:	1a43      	subs	r3, r0, r1
    4f0c:	429e      	cmp	r6, r3
    4f0e:	db05      	blt.n	4f1c <_printf_float+0x434>
    4f10:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4f12:	68e0      	ldr	r0, [r4, #12]
    4f14:	4298      	cmp	r0, r3
    4f16:	da0d      	bge.n	4f34 <_printf_float+0x44c>
    4f18:	1c18      	adds	r0, r3, #0
    4f1a:	e00b      	b.n	4f34 <_printf_float+0x44c>
    4f1c:	1c22      	adds	r2, r4, #0
    4f1e:	1c28      	adds	r0, r5, #0
    4f20:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f22:	3219      	adds	r2, #25
    4f24:	2301      	movs	r3, #1
    4f26:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4f28:	47b8      	blx	r7
    4f2a:	3001      	adds	r0, #1
    4f2c:	d100      	bne.n	4f30 <_printf_float+0x448>
    4f2e:	e6b1      	b.n	4c94 <_printf_float+0x1ac>
    4f30:	3601      	adds	r6, #1
    4f32:	e7e8      	b.n	4f06 <_printf_float+0x41e>
    4f34:	b013      	add	sp, #76	; 0x4c
    4f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004f40 <_printf_common>:
    4f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f42:	1c15      	adds	r5, r2, #0
    4f44:	9301      	str	r3, [sp, #4]
    4f46:	690a      	ldr	r2, [r1, #16]
    4f48:	688b      	ldr	r3, [r1, #8]
    4f4a:	1c06      	adds	r6, r0, #0
    4f4c:	1c0c      	adds	r4, r1, #0
    4f4e:	4293      	cmp	r3, r2
    4f50:	da00      	bge.n	4f54 <_printf_common+0x14>
    4f52:	1c13      	adds	r3, r2, #0
    4f54:	1c22      	adds	r2, r4, #0
    4f56:	602b      	str	r3, [r5, #0]
    4f58:	3243      	adds	r2, #67	; 0x43
    4f5a:	7812      	ldrb	r2, [r2, #0]
    4f5c:	2a00      	cmp	r2, #0
    4f5e:	d001      	beq.n	4f64 <_printf_common+0x24>
    4f60:	3301      	adds	r3, #1
    4f62:	602b      	str	r3, [r5, #0]
    4f64:	6820      	ldr	r0, [r4, #0]
    4f66:	0680      	lsls	r0, r0, #26
    4f68:	d502      	bpl.n	4f70 <_printf_common+0x30>
    4f6a:	682b      	ldr	r3, [r5, #0]
    4f6c:	3302      	adds	r3, #2
    4f6e:	602b      	str	r3, [r5, #0]
    4f70:	6821      	ldr	r1, [r4, #0]
    4f72:	2706      	movs	r7, #6
    4f74:	400f      	ands	r7, r1
    4f76:	d01f      	beq.n	4fb8 <_printf_common+0x78>
    4f78:	1c23      	adds	r3, r4, #0
    4f7a:	3343      	adds	r3, #67	; 0x43
    4f7c:	781b      	ldrb	r3, [r3, #0]
    4f7e:	1e5a      	subs	r2, r3, #1
    4f80:	4193      	sbcs	r3, r2
    4f82:	6822      	ldr	r2, [r4, #0]
    4f84:	0692      	lsls	r2, r2, #26
    4f86:	d51f      	bpl.n	4fc8 <_printf_common+0x88>
    4f88:	18e1      	adds	r1, r4, r3
    4f8a:	3140      	adds	r1, #64	; 0x40
    4f8c:	2030      	movs	r0, #48	; 0x30
    4f8e:	70c8      	strb	r0, [r1, #3]
    4f90:	1c21      	adds	r1, r4, #0
    4f92:	1c5a      	adds	r2, r3, #1
    4f94:	3145      	adds	r1, #69	; 0x45
    4f96:	7809      	ldrb	r1, [r1, #0]
    4f98:	18a2      	adds	r2, r4, r2
    4f9a:	3240      	adds	r2, #64	; 0x40
    4f9c:	3302      	adds	r3, #2
    4f9e:	70d1      	strb	r1, [r2, #3]
    4fa0:	e012      	b.n	4fc8 <_printf_common+0x88>
    4fa2:	1c22      	adds	r2, r4, #0
    4fa4:	1c30      	adds	r0, r6, #0
    4fa6:	9901      	ldr	r1, [sp, #4]
    4fa8:	3219      	adds	r2, #25
    4faa:	2301      	movs	r3, #1
    4fac:	9f08      	ldr	r7, [sp, #32]
    4fae:	47b8      	blx	r7
    4fb0:	3001      	adds	r0, #1
    4fb2:	d011      	beq.n	4fd8 <_printf_common+0x98>
    4fb4:	9f00      	ldr	r7, [sp, #0]
    4fb6:	3701      	adds	r7, #1
    4fb8:	9700      	str	r7, [sp, #0]
    4fba:	68e0      	ldr	r0, [r4, #12]
    4fbc:	6829      	ldr	r1, [r5, #0]
    4fbe:	9f00      	ldr	r7, [sp, #0]
    4fc0:	1a43      	subs	r3, r0, r1
    4fc2:	429f      	cmp	r7, r3
    4fc4:	dbed      	blt.n	4fa2 <_printf_common+0x62>
    4fc6:	e7d7      	b.n	4f78 <_printf_common+0x38>
    4fc8:	1c22      	adds	r2, r4, #0
    4fca:	1c30      	adds	r0, r6, #0
    4fcc:	9901      	ldr	r1, [sp, #4]
    4fce:	3243      	adds	r2, #67	; 0x43
    4fd0:	9f08      	ldr	r7, [sp, #32]
    4fd2:	47b8      	blx	r7
    4fd4:	3001      	adds	r0, #1
    4fd6:	d102      	bne.n	4fde <_printf_common+0x9e>
    4fd8:	2001      	movs	r0, #1
    4fda:	4240      	negs	r0, r0
    4fdc:	e023      	b.n	5026 <_printf_common+0xe6>
    4fde:	6820      	ldr	r0, [r4, #0]
    4fe0:	2106      	movs	r1, #6
    4fe2:	682b      	ldr	r3, [r5, #0]
    4fe4:	68e2      	ldr	r2, [r4, #12]
    4fe6:	4001      	ands	r1, r0
    4fe8:	2500      	movs	r5, #0
    4fea:	2904      	cmp	r1, #4
    4fec:	d103      	bne.n	4ff6 <_printf_common+0xb6>
    4fee:	1ad5      	subs	r5, r2, r3
    4ff0:	43eb      	mvns	r3, r5
    4ff2:	17db      	asrs	r3, r3, #31
    4ff4:	401d      	ands	r5, r3
    4ff6:	68a2      	ldr	r2, [r4, #8]
    4ff8:	6923      	ldr	r3, [r4, #16]
    4ffa:	429a      	cmp	r2, r3
    4ffc:	dd01      	ble.n	5002 <_printf_common+0xc2>
    4ffe:	1ad3      	subs	r3, r2, r3
    5000:	18ed      	adds	r5, r5, r3
    5002:	2700      	movs	r7, #0
    5004:	9700      	str	r7, [sp, #0]
    5006:	9f00      	ldr	r7, [sp, #0]
    5008:	42af      	cmp	r7, r5
    500a:	da0b      	bge.n	5024 <_printf_common+0xe4>
    500c:	1c22      	adds	r2, r4, #0
    500e:	1c30      	adds	r0, r6, #0
    5010:	9901      	ldr	r1, [sp, #4]
    5012:	321a      	adds	r2, #26
    5014:	2301      	movs	r3, #1
    5016:	9f08      	ldr	r7, [sp, #32]
    5018:	47b8      	blx	r7
    501a:	3001      	adds	r0, #1
    501c:	d0dc      	beq.n	4fd8 <_printf_common+0x98>
    501e:	9f00      	ldr	r7, [sp, #0]
    5020:	3701      	adds	r7, #1
    5022:	e7ef      	b.n	5004 <_printf_common+0xc4>
    5024:	2000      	movs	r0, #0
    5026:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005028 <_printf_i>:
    5028:	b5f0      	push	{r4, r5, r6, r7, lr}
    502a:	1c0d      	adds	r5, r1, #0
    502c:	b08b      	sub	sp, #44	; 0x2c
    502e:	3543      	adds	r5, #67	; 0x43
    5030:	9206      	str	r2, [sp, #24]
    5032:	9005      	str	r0, [sp, #20]
    5034:	9307      	str	r3, [sp, #28]
    5036:	9504      	str	r5, [sp, #16]
    5038:	7e0b      	ldrb	r3, [r1, #24]
    503a:	1c0c      	adds	r4, r1, #0
    503c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    503e:	2b6e      	cmp	r3, #110	; 0x6e
    5040:	d100      	bne.n	5044 <_printf_i+0x1c>
    5042:	e0a7      	b.n	5194 <_printf_i+0x16c>
    5044:	d811      	bhi.n	506a <_printf_i+0x42>
    5046:	2b63      	cmp	r3, #99	; 0x63
    5048:	d022      	beq.n	5090 <_printf_i+0x68>
    504a:	d809      	bhi.n	5060 <_printf_i+0x38>
    504c:	2b00      	cmp	r3, #0
    504e:	d100      	bne.n	5052 <_printf_i+0x2a>
    5050:	e0b0      	b.n	51b4 <_printf_i+0x18c>
    5052:	2b58      	cmp	r3, #88	; 0x58
    5054:	d000      	beq.n	5058 <_printf_i+0x30>
    5056:	e0c0      	b.n	51da <_printf_i+0x1b2>
    5058:	3145      	adds	r1, #69	; 0x45
    505a:	700b      	strb	r3, [r1, #0]
    505c:	4d7b      	ldr	r5, [pc, #492]	; (524c <_printf_i+0x224>)
    505e:	e04e      	b.n	50fe <_printf_i+0xd6>
    5060:	2b64      	cmp	r3, #100	; 0x64
    5062:	d01c      	beq.n	509e <_printf_i+0x76>
    5064:	2b69      	cmp	r3, #105	; 0x69
    5066:	d01a      	beq.n	509e <_printf_i+0x76>
    5068:	e0b7      	b.n	51da <_printf_i+0x1b2>
    506a:	2b73      	cmp	r3, #115	; 0x73
    506c:	d100      	bne.n	5070 <_printf_i+0x48>
    506e:	e0a5      	b.n	51bc <_printf_i+0x194>
    5070:	d809      	bhi.n	5086 <_printf_i+0x5e>
    5072:	2b6f      	cmp	r3, #111	; 0x6f
    5074:	d029      	beq.n	50ca <_printf_i+0xa2>
    5076:	2b70      	cmp	r3, #112	; 0x70
    5078:	d000      	beq.n	507c <_printf_i+0x54>
    507a:	e0ae      	b.n	51da <_printf_i+0x1b2>
    507c:	680e      	ldr	r6, [r1, #0]
    507e:	2320      	movs	r3, #32
    5080:	4333      	orrs	r3, r6
    5082:	600b      	str	r3, [r1, #0]
    5084:	e036      	b.n	50f4 <_printf_i+0xcc>
    5086:	2b75      	cmp	r3, #117	; 0x75
    5088:	d01f      	beq.n	50ca <_printf_i+0xa2>
    508a:	2b78      	cmp	r3, #120	; 0x78
    508c:	d032      	beq.n	50f4 <_printf_i+0xcc>
    508e:	e0a4      	b.n	51da <_printf_i+0x1b2>
    5090:	6813      	ldr	r3, [r2, #0]
    5092:	1c0d      	adds	r5, r1, #0
    5094:	1d19      	adds	r1, r3, #4
    5096:	3542      	adds	r5, #66	; 0x42
    5098:	6011      	str	r1, [r2, #0]
    509a:	681b      	ldr	r3, [r3, #0]
    509c:	e09f      	b.n	51de <_printf_i+0x1b6>
    509e:	6821      	ldr	r1, [r4, #0]
    50a0:	6813      	ldr	r3, [r2, #0]
    50a2:	060e      	lsls	r6, r1, #24
    50a4:	d503      	bpl.n	50ae <_printf_i+0x86>
    50a6:	1d19      	adds	r1, r3, #4
    50a8:	6011      	str	r1, [r2, #0]
    50aa:	681e      	ldr	r6, [r3, #0]
    50ac:	e005      	b.n	50ba <_printf_i+0x92>
    50ae:	0648      	lsls	r0, r1, #25
    50b0:	d5f9      	bpl.n	50a6 <_printf_i+0x7e>
    50b2:	1d19      	adds	r1, r3, #4
    50b4:	6011      	str	r1, [r2, #0]
    50b6:	2100      	movs	r1, #0
    50b8:	5e5e      	ldrsh	r6, [r3, r1]
    50ba:	4b64      	ldr	r3, [pc, #400]	; (524c <_printf_i+0x224>)
    50bc:	2e00      	cmp	r6, #0
    50be:	da3b      	bge.n	5138 <_printf_i+0x110>
    50c0:	9d04      	ldr	r5, [sp, #16]
    50c2:	222d      	movs	r2, #45	; 0x2d
    50c4:	4276      	negs	r6, r6
    50c6:	702a      	strb	r2, [r5, #0]
    50c8:	e036      	b.n	5138 <_printf_i+0x110>
    50ca:	6821      	ldr	r1, [r4, #0]
    50cc:	6813      	ldr	r3, [r2, #0]
    50ce:	060e      	lsls	r6, r1, #24
    50d0:	d503      	bpl.n	50da <_printf_i+0xb2>
    50d2:	1d19      	adds	r1, r3, #4
    50d4:	6011      	str	r1, [r2, #0]
    50d6:	681e      	ldr	r6, [r3, #0]
    50d8:	e004      	b.n	50e4 <_printf_i+0xbc>
    50da:	0648      	lsls	r0, r1, #25
    50dc:	d5f9      	bpl.n	50d2 <_printf_i+0xaa>
    50de:	1d19      	adds	r1, r3, #4
    50e0:	881e      	ldrh	r6, [r3, #0]
    50e2:	6011      	str	r1, [r2, #0]
    50e4:	4b59      	ldr	r3, [pc, #356]	; (524c <_printf_i+0x224>)
    50e6:	7e22      	ldrb	r2, [r4, #24]
    50e8:	9303      	str	r3, [sp, #12]
    50ea:	2708      	movs	r7, #8
    50ec:	2a6f      	cmp	r2, #111	; 0x6f
    50ee:	d01e      	beq.n	512e <_printf_i+0x106>
    50f0:	270a      	movs	r7, #10
    50f2:	e01c      	b.n	512e <_printf_i+0x106>
    50f4:	1c23      	adds	r3, r4, #0
    50f6:	2178      	movs	r1, #120	; 0x78
    50f8:	3345      	adds	r3, #69	; 0x45
    50fa:	4d55      	ldr	r5, [pc, #340]	; (5250 <_printf_i+0x228>)
    50fc:	7019      	strb	r1, [r3, #0]
    50fe:	6811      	ldr	r1, [r2, #0]
    5100:	6823      	ldr	r3, [r4, #0]
    5102:	1d08      	adds	r0, r1, #4
    5104:	9503      	str	r5, [sp, #12]
    5106:	6010      	str	r0, [r2, #0]
    5108:	061e      	lsls	r6, r3, #24
    510a:	d501      	bpl.n	5110 <_printf_i+0xe8>
    510c:	680e      	ldr	r6, [r1, #0]
    510e:	e002      	b.n	5116 <_printf_i+0xee>
    5110:	0658      	lsls	r0, r3, #25
    5112:	d5fb      	bpl.n	510c <_printf_i+0xe4>
    5114:	880e      	ldrh	r6, [r1, #0]
    5116:	07d9      	lsls	r1, r3, #31
    5118:	d502      	bpl.n	5120 <_printf_i+0xf8>
    511a:	2220      	movs	r2, #32
    511c:	4313      	orrs	r3, r2
    511e:	6023      	str	r3, [r4, #0]
    5120:	2710      	movs	r7, #16
    5122:	2e00      	cmp	r6, #0
    5124:	d103      	bne.n	512e <_printf_i+0x106>
    5126:	6822      	ldr	r2, [r4, #0]
    5128:	2320      	movs	r3, #32
    512a:	439a      	bics	r2, r3
    512c:	6022      	str	r2, [r4, #0]
    512e:	1c23      	adds	r3, r4, #0
    5130:	2200      	movs	r2, #0
    5132:	3343      	adds	r3, #67	; 0x43
    5134:	701a      	strb	r2, [r3, #0]
    5136:	e001      	b.n	513c <_printf_i+0x114>
    5138:	9303      	str	r3, [sp, #12]
    513a:	270a      	movs	r7, #10
    513c:	6863      	ldr	r3, [r4, #4]
    513e:	60a3      	str	r3, [r4, #8]
    5140:	2b00      	cmp	r3, #0
    5142:	db03      	blt.n	514c <_printf_i+0x124>
    5144:	6825      	ldr	r5, [r4, #0]
    5146:	2204      	movs	r2, #4
    5148:	4395      	bics	r5, r2
    514a:	6025      	str	r5, [r4, #0]
    514c:	2e00      	cmp	r6, #0
    514e:	d102      	bne.n	5156 <_printf_i+0x12e>
    5150:	9d04      	ldr	r5, [sp, #16]
    5152:	2b00      	cmp	r3, #0
    5154:	d00e      	beq.n	5174 <_printf_i+0x14c>
    5156:	9d04      	ldr	r5, [sp, #16]
    5158:	1c30      	adds	r0, r6, #0
    515a:	1c39      	adds	r1, r7, #0
    515c:	f002 fac8 	bl	76f0 <__aeabi_uidivmod>
    5160:	9803      	ldr	r0, [sp, #12]
    5162:	3d01      	subs	r5, #1
    5164:	5c43      	ldrb	r3, [r0, r1]
    5166:	1c30      	adds	r0, r6, #0
    5168:	702b      	strb	r3, [r5, #0]
    516a:	1c39      	adds	r1, r7, #0
    516c:	f002 fa7c 	bl	7668 <__aeabi_uidiv>
    5170:	1e06      	subs	r6, r0, #0
    5172:	d1f1      	bne.n	5158 <_printf_i+0x130>
    5174:	2f08      	cmp	r7, #8
    5176:	d109      	bne.n	518c <_printf_i+0x164>
    5178:	6821      	ldr	r1, [r4, #0]
    517a:	07c9      	lsls	r1, r1, #31
    517c:	d506      	bpl.n	518c <_printf_i+0x164>
    517e:	6862      	ldr	r2, [r4, #4]
    5180:	6923      	ldr	r3, [r4, #16]
    5182:	429a      	cmp	r2, r3
    5184:	dc02      	bgt.n	518c <_printf_i+0x164>
    5186:	3d01      	subs	r5, #1
    5188:	2330      	movs	r3, #48	; 0x30
    518a:	702b      	strb	r3, [r5, #0]
    518c:	9e04      	ldr	r6, [sp, #16]
    518e:	1b73      	subs	r3, r6, r5
    5190:	6123      	str	r3, [r4, #16]
    5192:	e02a      	b.n	51ea <_printf_i+0x1c2>
    5194:	6808      	ldr	r0, [r1, #0]
    5196:	6813      	ldr	r3, [r2, #0]
    5198:	6949      	ldr	r1, [r1, #20]
    519a:	0605      	lsls	r5, r0, #24
    519c:	d504      	bpl.n	51a8 <_printf_i+0x180>
    519e:	1d18      	adds	r0, r3, #4
    51a0:	6010      	str	r0, [r2, #0]
    51a2:	681b      	ldr	r3, [r3, #0]
    51a4:	6019      	str	r1, [r3, #0]
    51a6:	e005      	b.n	51b4 <_printf_i+0x18c>
    51a8:	0646      	lsls	r6, r0, #25
    51aa:	d5f8      	bpl.n	519e <_printf_i+0x176>
    51ac:	1d18      	adds	r0, r3, #4
    51ae:	6010      	str	r0, [r2, #0]
    51b0:	681b      	ldr	r3, [r3, #0]
    51b2:	8019      	strh	r1, [r3, #0]
    51b4:	2300      	movs	r3, #0
    51b6:	6123      	str	r3, [r4, #16]
    51b8:	9d04      	ldr	r5, [sp, #16]
    51ba:	e016      	b.n	51ea <_printf_i+0x1c2>
    51bc:	6813      	ldr	r3, [r2, #0]
    51be:	1d19      	adds	r1, r3, #4
    51c0:	6011      	str	r1, [r2, #0]
    51c2:	681d      	ldr	r5, [r3, #0]
    51c4:	1c28      	adds	r0, r5, #0
    51c6:	f7fe fa5d 	bl	3684 <strlen>
    51ca:	6863      	ldr	r3, [r4, #4]
    51cc:	6120      	str	r0, [r4, #16]
    51ce:	4298      	cmp	r0, r3
    51d0:	d900      	bls.n	51d4 <_printf_i+0x1ac>
    51d2:	6123      	str	r3, [r4, #16]
    51d4:	6920      	ldr	r0, [r4, #16]
    51d6:	6060      	str	r0, [r4, #4]
    51d8:	e004      	b.n	51e4 <_printf_i+0x1bc>
    51da:	1c25      	adds	r5, r4, #0
    51dc:	3542      	adds	r5, #66	; 0x42
    51de:	702b      	strb	r3, [r5, #0]
    51e0:	2301      	movs	r3, #1
    51e2:	6123      	str	r3, [r4, #16]
    51e4:	9e04      	ldr	r6, [sp, #16]
    51e6:	2300      	movs	r3, #0
    51e8:	7033      	strb	r3, [r6, #0]
    51ea:	9e07      	ldr	r6, [sp, #28]
    51ec:	9805      	ldr	r0, [sp, #20]
    51ee:	9600      	str	r6, [sp, #0]
    51f0:	1c21      	adds	r1, r4, #0
    51f2:	aa09      	add	r2, sp, #36	; 0x24
    51f4:	9b06      	ldr	r3, [sp, #24]
    51f6:	f7ff fea3 	bl	4f40 <_printf_common>
    51fa:	3001      	adds	r0, #1
    51fc:	d102      	bne.n	5204 <_printf_i+0x1dc>
    51fe:	2001      	movs	r0, #1
    5200:	4240      	negs	r0, r0
    5202:	e021      	b.n	5248 <_printf_i+0x220>
    5204:	1c2a      	adds	r2, r5, #0
    5206:	9805      	ldr	r0, [sp, #20]
    5208:	9906      	ldr	r1, [sp, #24]
    520a:	6923      	ldr	r3, [r4, #16]
    520c:	9d07      	ldr	r5, [sp, #28]
    520e:	47a8      	blx	r5
    5210:	3001      	adds	r0, #1
    5212:	d0f4      	beq.n	51fe <_printf_i+0x1d6>
    5214:	6826      	ldr	r6, [r4, #0]
    5216:	07b6      	lsls	r6, r6, #30
    5218:	d405      	bmi.n	5226 <_printf_i+0x1fe>
    521a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    521c:	68e0      	ldr	r0, [r4, #12]
    521e:	4298      	cmp	r0, r3
    5220:	da12      	bge.n	5248 <_printf_i+0x220>
    5222:	1c18      	adds	r0, r3, #0
    5224:	e010      	b.n	5248 <_printf_i+0x220>
    5226:	2500      	movs	r5, #0
    5228:	68e0      	ldr	r0, [r4, #12]
    522a:	9909      	ldr	r1, [sp, #36]	; 0x24
    522c:	1a43      	subs	r3, r0, r1
    522e:	429d      	cmp	r5, r3
    5230:	daf3      	bge.n	521a <_printf_i+0x1f2>
    5232:	1c22      	adds	r2, r4, #0
    5234:	9805      	ldr	r0, [sp, #20]
    5236:	9906      	ldr	r1, [sp, #24]
    5238:	3219      	adds	r2, #25
    523a:	2301      	movs	r3, #1
    523c:	9e07      	ldr	r6, [sp, #28]
    523e:	47b0      	blx	r6
    5240:	3001      	adds	r0, #1
    5242:	d0dc      	beq.n	51fe <_printf_i+0x1d6>
    5244:	3501      	adds	r5, #1
    5246:	e7ef      	b.n	5228 <_printf_i+0x200>
    5248:	b00b      	add	sp, #44	; 0x2c
    524a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    524c:	00009b1b 	.word	0x00009b1b
    5250:	00009b2c 	.word	0x00009b2c

00005254 <__swbuf_r>:
    5254:	b570      	push	{r4, r5, r6, lr}
    5256:	1c05      	adds	r5, r0, #0
    5258:	1c0e      	adds	r6, r1, #0
    525a:	1c14      	adds	r4, r2, #0
    525c:	2800      	cmp	r0, #0
    525e:	d004      	beq.n	526a <__swbuf_r+0x16>
    5260:	6982      	ldr	r2, [r0, #24]
    5262:	2a00      	cmp	r2, #0
    5264:	d101      	bne.n	526a <__swbuf_r+0x16>
    5266:	f001 f831 	bl	62cc <__sinit>
    526a:	4b23      	ldr	r3, [pc, #140]	; (52f8 <__swbuf_r+0xa4>)
    526c:	429c      	cmp	r4, r3
    526e:	d101      	bne.n	5274 <__swbuf_r+0x20>
    5270:	686c      	ldr	r4, [r5, #4]
    5272:	e008      	b.n	5286 <__swbuf_r+0x32>
    5274:	4b21      	ldr	r3, [pc, #132]	; (52fc <__swbuf_r+0xa8>)
    5276:	429c      	cmp	r4, r3
    5278:	d101      	bne.n	527e <__swbuf_r+0x2a>
    527a:	68ac      	ldr	r4, [r5, #8]
    527c:	e003      	b.n	5286 <__swbuf_r+0x32>
    527e:	4b20      	ldr	r3, [pc, #128]	; (5300 <__swbuf_r+0xac>)
    5280:	429c      	cmp	r4, r3
    5282:	d100      	bne.n	5286 <__swbuf_r+0x32>
    5284:	68ec      	ldr	r4, [r5, #12]
    5286:	69a3      	ldr	r3, [r4, #24]
    5288:	60a3      	str	r3, [r4, #8]
    528a:	89a3      	ldrh	r3, [r4, #12]
    528c:	071a      	lsls	r2, r3, #28
    528e:	d50a      	bpl.n	52a6 <__swbuf_r+0x52>
    5290:	6923      	ldr	r3, [r4, #16]
    5292:	2b00      	cmp	r3, #0
    5294:	d007      	beq.n	52a6 <__swbuf_r+0x52>
    5296:	6822      	ldr	r2, [r4, #0]
    5298:	6923      	ldr	r3, [r4, #16]
    529a:	b2f6      	uxtb	r6, r6
    529c:	1ad0      	subs	r0, r2, r3
    529e:	6962      	ldr	r2, [r4, #20]
    52a0:	4290      	cmp	r0, r2
    52a2:	db0f      	blt.n	52c4 <__swbuf_r+0x70>
    52a4:	e008      	b.n	52b8 <__swbuf_r+0x64>
    52a6:	1c28      	adds	r0, r5, #0
    52a8:	1c21      	adds	r1, r4, #0
    52aa:	f000 f82b 	bl	5304 <__swsetup_r>
    52ae:	2800      	cmp	r0, #0
    52b0:	d0f1      	beq.n	5296 <__swbuf_r+0x42>
    52b2:	2001      	movs	r0, #1
    52b4:	4240      	negs	r0, r0
    52b6:	e01d      	b.n	52f4 <__swbuf_r+0xa0>
    52b8:	1c28      	adds	r0, r5, #0
    52ba:	1c21      	adds	r1, r4, #0
    52bc:	f000 ff86 	bl	61cc <_fflush_r>
    52c0:	2800      	cmp	r0, #0
    52c2:	d1f6      	bne.n	52b2 <__swbuf_r+0x5e>
    52c4:	68a3      	ldr	r3, [r4, #8]
    52c6:	3001      	adds	r0, #1
    52c8:	3b01      	subs	r3, #1
    52ca:	60a3      	str	r3, [r4, #8]
    52cc:	6823      	ldr	r3, [r4, #0]
    52ce:	1c5a      	adds	r2, r3, #1
    52d0:	6022      	str	r2, [r4, #0]
    52d2:	701e      	strb	r6, [r3, #0]
    52d4:	6963      	ldr	r3, [r4, #20]
    52d6:	4298      	cmp	r0, r3
    52d8:	d005      	beq.n	52e6 <__swbuf_r+0x92>
    52da:	89a3      	ldrh	r3, [r4, #12]
    52dc:	1c30      	adds	r0, r6, #0
    52de:	07da      	lsls	r2, r3, #31
    52e0:	d508      	bpl.n	52f4 <__swbuf_r+0xa0>
    52e2:	2e0a      	cmp	r6, #10
    52e4:	d106      	bne.n	52f4 <__swbuf_r+0xa0>
    52e6:	1c28      	adds	r0, r5, #0
    52e8:	1c21      	adds	r1, r4, #0
    52ea:	f000 ff6f 	bl	61cc <_fflush_r>
    52ee:	2800      	cmp	r0, #0
    52f0:	d1df      	bne.n	52b2 <__swbuf_r+0x5e>
    52f2:	1c30      	adds	r0, r6, #0
    52f4:	bd70      	pop	{r4, r5, r6, pc}
    52f6:	46c0      	nop			; (mov r8, r8)
    52f8:	00009c4c 	.word	0x00009c4c
    52fc:	00009c6c 	.word	0x00009c6c
    5300:	00009c8c 	.word	0x00009c8c

00005304 <__swsetup_r>:
    5304:	4b34      	ldr	r3, [pc, #208]	; (53d8 <__swsetup_r+0xd4>)
    5306:	b570      	push	{r4, r5, r6, lr}
    5308:	681d      	ldr	r5, [r3, #0]
    530a:	1c06      	adds	r6, r0, #0
    530c:	1c0c      	adds	r4, r1, #0
    530e:	2d00      	cmp	r5, #0
    5310:	d005      	beq.n	531e <__swsetup_r+0x1a>
    5312:	69a9      	ldr	r1, [r5, #24]
    5314:	2900      	cmp	r1, #0
    5316:	d102      	bne.n	531e <__swsetup_r+0x1a>
    5318:	1c28      	adds	r0, r5, #0
    531a:	f000 ffd7 	bl	62cc <__sinit>
    531e:	4b2f      	ldr	r3, [pc, #188]	; (53dc <__swsetup_r+0xd8>)
    5320:	429c      	cmp	r4, r3
    5322:	d101      	bne.n	5328 <__swsetup_r+0x24>
    5324:	686c      	ldr	r4, [r5, #4]
    5326:	e008      	b.n	533a <__swsetup_r+0x36>
    5328:	4b2d      	ldr	r3, [pc, #180]	; (53e0 <__swsetup_r+0xdc>)
    532a:	429c      	cmp	r4, r3
    532c:	d101      	bne.n	5332 <__swsetup_r+0x2e>
    532e:	68ac      	ldr	r4, [r5, #8]
    5330:	e003      	b.n	533a <__swsetup_r+0x36>
    5332:	4b2c      	ldr	r3, [pc, #176]	; (53e4 <__swsetup_r+0xe0>)
    5334:	429c      	cmp	r4, r3
    5336:	d100      	bne.n	533a <__swsetup_r+0x36>
    5338:	68ec      	ldr	r4, [r5, #12]
    533a:	89a2      	ldrh	r2, [r4, #12]
    533c:	b293      	uxth	r3, r2
    533e:	0719      	lsls	r1, r3, #28
    5340:	d421      	bmi.n	5386 <__swsetup_r+0x82>
    5342:	06d9      	lsls	r1, r3, #27
    5344:	d405      	bmi.n	5352 <__swsetup_r+0x4e>
    5346:	2309      	movs	r3, #9
    5348:	6033      	str	r3, [r6, #0]
    534a:	2340      	movs	r3, #64	; 0x40
    534c:	431a      	orrs	r2, r3
    534e:	81a2      	strh	r2, [r4, #12]
    5350:	e03f      	b.n	53d2 <__swsetup_r+0xce>
    5352:	075a      	lsls	r2, r3, #29
    5354:	d513      	bpl.n	537e <__swsetup_r+0x7a>
    5356:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5358:	2900      	cmp	r1, #0
    535a:	d008      	beq.n	536e <__swsetup_r+0x6a>
    535c:	1c23      	adds	r3, r4, #0
    535e:	3344      	adds	r3, #68	; 0x44
    5360:	4299      	cmp	r1, r3
    5362:	d002      	beq.n	536a <__swsetup_r+0x66>
    5364:	1c30      	adds	r0, r6, #0
    5366:	f001 ffc3 	bl	72f0 <_free_r>
    536a:	2300      	movs	r3, #0
    536c:	6363      	str	r3, [r4, #52]	; 0x34
    536e:	89a3      	ldrh	r3, [r4, #12]
    5370:	2224      	movs	r2, #36	; 0x24
    5372:	4393      	bics	r3, r2
    5374:	81a3      	strh	r3, [r4, #12]
    5376:	2300      	movs	r3, #0
    5378:	6063      	str	r3, [r4, #4]
    537a:	6923      	ldr	r3, [r4, #16]
    537c:	6023      	str	r3, [r4, #0]
    537e:	89a3      	ldrh	r3, [r4, #12]
    5380:	2208      	movs	r2, #8
    5382:	4313      	orrs	r3, r2
    5384:	81a3      	strh	r3, [r4, #12]
    5386:	6921      	ldr	r1, [r4, #16]
    5388:	2900      	cmp	r1, #0
    538a:	d10b      	bne.n	53a4 <__swsetup_r+0xa0>
    538c:	89a3      	ldrh	r3, [r4, #12]
    538e:	22a0      	movs	r2, #160	; 0xa0
    5390:	0092      	lsls	r2, r2, #2
    5392:	401a      	ands	r2, r3
    5394:	2380      	movs	r3, #128	; 0x80
    5396:	009b      	lsls	r3, r3, #2
    5398:	429a      	cmp	r2, r3
    539a:	d003      	beq.n	53a4 <__swsetup_r+0xa0>
    539c:	1c30      	adds	r0, r6, #0
    539e:	1c21      	adds	r1, r4, #0
    53a0:	f001 fb1c 	bl	69dc <__smakebuf_r>
    53a4:	89a3      	ldrh	r3, [r4, #12]
    53a6:	2201      	movs	r2, #1
    53a8:	401a      	ands	r2, r3
    53aa:	d005      	beq.n	53b8 <__swsetup_r+0xb4>
    53ac:	6961      	ldr	r1, [r4, #20]
    53ae:	2200      	movs	r2, #0
    53b0:	60a2      	str	r2, [r4, #8]
    53b2:	424a      	negs	r2, r1
    53b4:	61a2      	str	r2, [r4, #24]
    53b6:	e003      	b.n	53c0 <__swsetup_r+0xbc>
    53b8:	0799      	lsls	r1, r3, #30
    53ba:	d400      	bmi.n	53be <__swsetup_r+0xba>
    53bc:	6962      	ldr	r2, [r4, #20]
    53be:	60a2      	str	r2, [r4, #8]
    53c0:	6922      	ldr	r2, [r4, #16]
    53c2:	2000      	movs	r0, #0
    53c4:	4282      	cmp	r2, r0
    53c6:	d106      	bne.n	53d6 <__swsetup_r+0xd2>
    53c8:	0619      	lsls	r1, r3, #24
    53ca:	d504      	bpl.n	53d6 <__swsetup_r+0xd2>
    53cc:	2240      	movs	r2, #64	; 0x40
    53ce:	4313      	orrs	r3, r2
    53d0:	81a3      	strh	r3, [r4, #12]
    53d2:	2001      	movs	r0, #1
    53d4:	4240      	negs	r0, r0
    53d6:	bd70      	pop	{r4, r5, r6, pc}
    53d8:	20000070 	.word	0x20000070
    53dc:	00009c4c 	.word	0x00009c4c
    53e0:	00009c6c 	.word	0x00009c6c
    53e4:	00009c8c 	.word	0x00009c8c

000053e8 <quorem>:
    53e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    53ea:	b089      	sub	sp, #36	; 0x24
    53ec:	9106      	str	r1, [sp, #24]
    53ee:	690b      	ldr	r3, [r1, #16]
    53f0:	6901      	ldr	r1, [r0, #16]
    53f2:	1c05      	adds	r5, r0, #0
    53f4:	2600      	movs	r6, #0
    53f6:	4299      	cmp	r1, r3
    53f8:	db7f      	blt.n	54fa <quorem+0x112>
    53fa:	9c06      	ldr	r4, [sp, #24]
    53fc:	1e5f      	subs	r7, r3, #1
    53fe:	3414      	adds	r4, #20
    5400:	9404      	str	r4, [sp, #16]
    5402:	9904      	ldr	r1, [sp, #16]
    5404:	00bc      	lsls	r4, r7, #2
    5406:	1909      	adds	r1, r1, r4
    5408:	1c02      	adds	r2, r0, #0
    540a:	680b      	ldr	r3, [r1, #0]
    540c:	3214      	adds	r2, #20
    540e:	9105      	str	r1, [sp, #20]
    5410:	1914      	adds	r4, r2, r4
    5412:	1c19      	adds	r1, r3, #0
    5414:	3101      	adds	r1, #1
    5416:	6820      	ldr	r0, [r4, #0]
    5418:	9203      	str	r2, [sp, #12]
    541a:	f002 f925 	bl	7668 <__aeabi_uidiv>
    541e:	9002      	str	r0, [sp, #8]
    5420:	42b0      	cmp	r0, r6
    5422:	d038      	beq.n	5496 <quorem+0xae>
    5424:	9904      	ldr	r1, [sp, #16]
    5426:	9b03      	ldr	r3, [sp, #12]
    5428:	468c      	mov	ip, r1
    542a:	9601      	str	r6, [sp, #4]
    542c:	9607      	str	r6, [sp, #28]
    542e:	4662      	mov	r2, ip
    5430:	3204      	adds	r2, #4
    5432:	4694      	mov	ip, r2
    5434:	3a04      	subs	r2, #4
    5436:	ca40      	ldmia	r2!, {r6}
    5438:	9902      	ldr	r1, [sp, #8]
    543a:	b2b0      	uxth	r0, r6
    543c:	4348      	muls	r0, r1
    543e:	0c31      	lsrs	r1, r6, #16
    5440:	9e02      	ldr	r6, [sp, #8]
    5442:	9a01      	ldr	r2, [sp, #4]
    5444:	4371      	muls	r1, r6
    5446:	1810      	adds	r0, r2, r0
    5448:	0c02      	lsrs	r2, r0, #16
    544a:	1851      	adds	r1, r2, r1
    544c:	0c0a      	lsrs	r2, r1, #16
    544e:	9201      	str	r2, [sp, #4]
    5450:	681a      	ldr	r2, [r3, #0]
    5452:	b280      	uxth	r0, r0
    5454:	b296      	uxth	r6, r2
    5456:	9a07      	ldr	r2, [sp, #28]
    5458:	b289      	uxth	r1, r1
    545a:	18b6      	adds	r6, r6, r2
    545c:	1a30      	subs	r0, r6, r0
    545e:	681e      	ldr	r6, [r3, #0]
    5460:	0c32      	lsrs	r2, r6, #16
    5462:	1a52      	subs	r2, r2, r1
    5464:	1406      	asrs	r6, r0, #16
    5466:	1992      	adds	r2, r2, r6
    5468:	1411      	asrs	r1, r2, #16
    546a:	b280      	uxth	r0, r0
    546c:	0412      	lsls	r2, r2, #16
    546e:	9e05      	ldr	r6, [sp, #20]
    5470:	4310      	orrs	r0, r2
    5472:	9107      	str	r1, [sp, #28]
    5474:	c301      	stmia	r3!, {r0}
    5476:	4566      	cmp	r6, ip
    5478:	d2d9      	bcs.n	542e <quorem+0x46>
    547a:	6821      	ldr	r1, [r4, #0]
    547c:	2900      	cmp	r1, #0
    547e:	d10a      	bne.n	5496 <quorem+0xae>
    5480:	9e03      	ldr	r6, [sp, #12]
    5482:	3c04      	subs	r4, #4
    5484:	42b4      	cmp	r4, r6
    5486:	d801      	bhi.n	548c <quorem+0xa4>
    5488:	612f      	str	r7, [r5, #16]
    548a:	e004      	b.n	5496 <quorem+0xae>
    548c:	6821      	ldr	r1, [r4, #0]
    548e:	2900      	cmp	r1, #0
    5490:	d1fa      	bne.n	5488 <quorem+0xa0>
    5492:	3f01      	subs	r7, #1
    5494:	e7f4      	b.n	5480 <quorem+0x98>
    5496:	1c28      	adds	r0, r5, #0
    5498:	9906      	ldr	r1, [sp, #24]
    549a:	f001 fd71 	bl	6f80 <__mcmp>
    549e:	2800      	cmp	r0, #0
    54a0:	db2a      	blt.n	54f8 <quorem+0x110>
    54a2:	9c02      	ldr	r4, [sp, #8]
    54a4:	9a03      	ldr	r2, [sp, #12]
    54a6:	3401      	adds	r4, #1
    54a8:	9b04      	ldr	r3, [sp, #16]
    54aa:	9402      	str	r4, [sp, #8]
    54ac:	2400      	movs	r4, #0
    54ae:	6811      	ldr	r1, [r2, #0]
    54b0:	cb40      	ldmia	r3!, {r6}
    54b2:	b288      	uxth	r0, r1
    54b4:	1900      	adds	r0, r0, r4
    54b6:	6814      	ldr	r4, [r2, #0]
    54b8:	b2b1      	uxth	r1, r6
    54ba:	1a40      	subs	r0, r0, r1
    54bc:	0c36      	lsrs	r6, r6, #16
    54be:	0c21      	lsrs	r1, r4, #16
    54c0:	1b89      	subs	r1, r1, r6
    54c2:	1404      	asrs	r4, r0, #16
    54c4:	1909      	adds	r1, r1, r4
    54c6:	140c      	asrs	r4, r1, #16
    54c8:	b280      	uxth	r0, r0
    54ca:	0409      	lsls	r1, r1, #16
    54cc:	9e05      	ldr	r6, [sp, #20]
    54ce:	4301      	orrs	r1, r0
    54d0:	c202      	stmia	r2!, {r1}
    54d2:	429e      	cmp	r6, r3
    54d4:	d2eb      	bcs.n	54ae <quorem+0xc6>
    54d6:	9c03      	ldr	r4, [sp, #12]
    54d8:	00bb      	lsls	r3, r7, #2
    54da:	18e3      	adds	r3, r4, r3
    54dc:	681e      	ldr	r6, [r3, #0]
    54de:	2e00      	cmp	r6, #0
    54e0:	d10a      	bne.n	54f8 <quorem+0x110>
    54e2:	9c03      	ldr	r4, [sp, #12]
    54e4:	3b04      	subs	r3, #4
    54e6:	42a3      	cmp	r3, r4
    54e8:	d801      	bhi.n	54ee <quorem+0x106>
    54ea:	612f      	str	r7, [r5, #16]
    54ec:	e004      	b.n	54f8 <quorem+0x110>
    54ee:	681e      	ldr	r6, [r3, #0]
    54f0:	2e00      	cmp	r6, #0
    54f2:	d1fa      	bne.n	54ea <quorem+0x102>
    54f4:	3f01      	subs	r7, #1
    54f6:	e7f4      	b.n	54e2 <quorem+0xfa>
    54f8:	9e02      	ldr	r6, [sp, #8]
    54fa:	1c30      	adds	r0, r6, #0
    54fc:	b009      	add	sp, #36	; 0x24
    54fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005500 <_dtoa_r>:
    5500:	b5f0      	push	{r4, r5, r6, r7, lr}
    5502:	6a44      	ldr	r4, [r0, #36]	; 0x24
    5504:	b09b      	sub	sp, #108	; 0x6c
    5506:	9007      	str	r0, [sp, #28]
    5508:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    550a:	9204      	str	r2, [sp, #16]
    550c:	9305      	str	r3, [sp, #20]
    550e:	2c00      	cmp	r4, #0
    5510:	d108      	bne.n	5524 <_dtoa_r+0x24>
    5512:	2010      	movs	r0, #16
    5514:	f001 fab2 	bl	6a7c <malloc>
    5518:	9907      	ldr	r1, [sp, #28]
    551a:	6248      	str	r0, [r1, #36]	; 0x24
    551c:	6044      	str	r4, [r0, #4]
    551e:	6084      	str	r4, [r0, #8]
    5520:	6004      	str	r4, [r0, #0]
    5522:	60c4      	str	r4, [r0, #12]
    5524:	9c07      	ldr	r4, [sp, #28]
    5526:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5528:	6819      	ldr	r1, [r3, #0]
    552a:	2900      	cmp	r1, #0
    552c:	d00a      	beq.n	5544 <_dtoa_r+0x44>
    552e:	685b      	ldr	r3, [r3, #4]
    5530:	2201      	movs	r2, #1
    5532:	409a      	lsls	r2, r3
    5534:	604b      	str	r3, [r1, #4]
    5536:	608a      	str	r2, [r1, #8]
    5538:	1c20      	adds	r0, r4, #0
    553a:	f001 fb05 	bl	6b48 <_Bfree>
    553e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5540:	2200      	movs	r2, #0
    5542:	601a      	str	r2, [r3, #0]
    5544:	9805      	ldr	r0, [sp, #20]
    5546:	2800      	cmp	r0, #0
    5548:	da05      	bge.n	5556 <_dtoa_r+0x56>
    554a:	2301      	movs	r3, #1
    554c:	602b      	str	r3, [r5, #0]
    554e:	0043      	lsls	r3, r0, #1
    5550:	085b      	lsrs	r3, r3, #1
    5552:	9305      	str	r3, [sp, #20]
    5554:	e001      	b.n	555a <_dtoa_r+0x5a>
    5556:	2300      	movs	r3, #0
    5558:	602b      	str	r3, [r5, #0]
    555a:	9e05      	ldr	r6, [sp, #20]
    555c:	4bbe      	ldr	r3, [pc, #760]	; (5858 <_dtoa_r+0x358>)
    555e:	1c32      	adds	r2, r6, #0
    5560:	401a      	ands	r2, r3
    5562:	429a      	cmp	r2, r3
    5564:	d118      	bne.n	5598 <_dtoa_r+0x98>
    5566:	4bbd      	ldr	r3, [pc, #756]	; (585c <_dtoa_r+0x35c>)
    5568:	9c22      	ldr	r4, [sp, #136]	; 0x88
    556a:	9d04      	ldr	r5, [sp, #16]
    556c:	6023      	str	r3, [r4, #0]
    556e:	2d00      	cmp	r5, #0
    5570:	d101      	bne.n	5576 <_dtoa_r+0x76>
    5572:	0336      	lsls	r6, r6, #12
    5574:	d001      	beq.n	557a <_dtoa_r+0x7a>
    5576:	48ba      	ldr	r0, [pc, #744]	; (5860 <_dtoa_r+0x360>)
    5578:	e000      	b.n	557c <_dtoa_r+0x7c>
    557a:	48ba      	ldr	r0, [pc, #744]	; (5864 <_dtoa_r+0x364>)
    557c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    557e:	2c00      	cmp	r4, #0
    5580:	d101      	bne.n	5586 <_dtoa_r+0x86>
    5582:	f000 fd93 	bl	60ac <_dtoa_r+0xbac>
    5586:	78c2      	ldrb	r2, [r0, #3]
    5588:	1cc3      	adds	r3, r0, #3
    558a:	2a00      	cmp	r2, #0
    558c:	d000      	beq.n	5590 <_dtoa_r+0x90>
    558e:	3305      	adds	r3, #5
    5590:	9d24      	ldr	r5, [sp, #144]	; 0x90
    5592:	602b      	str	r3, [r5, #0]
    5594:	f000 fd8a 	bl	60ac <_dtoa_r+0xbac>
    5598:	9c04      	ldr	r4, [sp, #16]
    559a:	9d05      	ldr	r5, [sp, #20]
    559c:	4ba5      	ldr	r3, [pc, #660]	; (5834 <_dtoa_r+0x334>)
    559e:	4aa4      	ldr	r2, [pc, #656]	; (5830 <_dtoa_r+0x330>)
    55a0:	1c20      	adds	r0, r4, #0
    55a2:	1c29      	adds	r1, r5, #0
    55a4:	f002 f920 	bl	77e8 <__aeabi_dcmpeq>
    55a8:	1e07      	subs	r7, r0, #0
    55aa:	d00c      	beq.n	55c6 <_dtoa_r+0xc6>
    55ac:	9c22      	ldr	r4, [sp, #136]	; 0x88
    55ae:	9d24      	ldr	r5, [sp, #144]	; 0x90
    55b0:	2301      	movs	r3, #1
    55b2:	6023      	str	r3, [r4, #0]
    55b4:	2d00      	cmp	r5, #0
    55b6:	d101      	bne.n	55bc <_dtoa_r+0xbc>
    55b8:	f000 fd75 	bl	60a6 <_dtoa_r+0xba6>
    55bc:	48aa      	ldr	r0, [pc, #680]	; (5868 <_dtoa_r+0x368>)
    55be:	6028      	str	r0, [r5, #0]
    55c0:	3801      	subs	r0, #1
    55c2:	f000 fd73 	bl	60ac <_dtoa_r+0xbac>
    55c6:	ab19      	add	r3, sp, #100	; 0x64
    55c8:	9300      	str	r3, [sp, #0]
    55ca:	ab18      	add	r3, sp, #96	; 0x60
    55cc:	9301      	str	r3, [sp, #4]
    55ce:	9807      	ldr	r0, [sp, #28]
    55d0:	1c2b      	adds	r3, r5, #0
    55d2:	1c22      	adds	r2, r4, #0
    55d4:	f001 fdca 	bl	716c <__d2b>
    55d8:	0073      	lsls	r3, r6, #1
    55da:	900a      	str	r0, [sp, #40]	; 0x28
    55dc:	0d5b      	lsrs	r3, r3, #21
    55de:	d009      	beq.n	55f4 <_dtoa_r+0xf4>
    55e0:	1c20      	adds	r0, r4, #0
    55e2:	4ca2      	ldr	r4, [pc, #648]	; (586c <_dtoa_r+0x36c>)
    55e4:	032a      	lsls	r2, r5, #12
    55e6:	0b12      	lsrs	r2, r2, #12
    55e8:	1c21      	adds	r1, r4, #0
    55ea:	4311      	orrs	r1, r2
    55ec:	4aa0      	ldr	r2, [pc, #640]	; (5870 <_dtoa_r+0x370>)
    55ee:	9716      	str	r7, [sp, #88]	; 0x58
    55f0:	189e      	adds	r6, r3, r2
    55f2:	e01b      	b.n	562c <_dtoa_r+0x12c>
    55f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    55f6:	9c19      	ldr	r4, [sp, #100]	; 0x64
    55f8:	191d      	adds	r5, r3, r4
    55fa:	4b9e      	ldr	r3, [pc, #632]	; (5874 <_dtoa_r+0x374>)
    55fc:	429d      	cmp	r5, r3
    55fe:	db09      	blt.n	5614 <_dtoa_r+0x114>
    5600:	499d      	ldr	r1, [pc, #628]	; (5878 <_dtoa_r+0x378>)
    5602:	9a04      	ldr	r2, [sp, #16]
    5604:	4b9d      	ldr	r3, [pc, #628]	; (587c <_dtoa_r+0x37c>)
    5606:	1868      	adds	r0, r5, r1
    5608:	40c2      	lsrs	r2, r0
    560a:	1b5b      	subs	r3, r3, r5
    560c:	1c10      	adds	r0, r2, #0
    560e:	409e      	lsls	r6, r3
    5610:	4330      	orrs	r0, r6
    5612:	e004      	b.n	561e <_dtoa_r+0x11e>
    5614:	489a      	ldr	r0, [pc, #616]	; (5880 <_dtoa_r+0x380>)
    5616:	9b04      	ldr	r3, [sp, #16]
    5618:	1b40      	subs	r0, r0, r5
    561a:	4083      	lsls	r3, r0
    561c:	1c18      	adds	r0, r3, #0
    561e:	f003 ff15 	bl	944c <__aeabi_ui2d>
    5622:	4c98      	ldr	r4, [pc, #608]	; (5884 <_dtoa_r+0x384>)
    5624:	1e6e      	subs	r6, r5, #1
    5626:	2501      	movs	r5, #1
    5628:	1909      	adds	r1, r1, r4
    562a:	9516      	str	r5, [sp, #88]	; 0x58
    562c:	4a82      	ldr	r2, [pc, #520]	; (5838 <_dtoa_r+0x338>)
    562e:	4b83      	ldr	r3, [pc, #524]	; (583c <_dtoa_r+0x33c>)
    5630:	f003 fb66 	bl	8d00 <__aeabi_dsub>
    5634:	4a82      	ldr	r2, [pc, #520]	; (5840 <_dtoa_r+0x340>)
    5636:	4b83      	ldr	r3, [pc, #524]	; (5844 <_dtoa_r+0x344>)
    5638:	f003 f8d2 	bl	87e0 <__aeabi_dmul>
    563c:	4a82      	ldr	r2, [pc, #520]	; (5848 <_dtoa_r+0x348>)
    563e:	4b83      	ldr	r3, [pc, #524]	; (584c <_dtoa_r+0x34c>)
    5640:	f002 f942 	bl	78c8 <__aeabi_dadd>
    5644:	1c04      	adds	r4, r0, #0
    5646:	1c30      	adds	r0, r6, #0
    5648:	1c0d      	adds	r5, r1, #0
    564a:	f003 fec1 	bl	93d0 <__aeabi_i2d>
    564e:	4a80      	ldr	r2, [pc, #512]	; (5850 <_dtoa_r+0x350>)
    5650:	4b80      	ldr	r3, [pc, #512]	; (5854 <_dtoa_r+0x354>)
    5652:	f003 f8c5 	bl	87e0 <__aeabi_dmul>
    5656:	1c02      	adds	r2, r0, #0
    5658:	1c0b      	adds	r3, r1, #0
    565a:	1c20      	adds	r0, r4, #0
    565c:	1c29      	adds	r1, r5, #0
    565e:	f002 f933 	bl	78c8 <__aeabi_dadd>
    5662:	1c04      	adds	r4, r0, #0
    5664:	1c0d      	adds	r5, r1, #0
    5666:	f003 fe7f 	bl	9368 <__aeabi_d2iz>
    566a:	4b72      	ldr	r3, [pc, #456]	; (5834 <_dtoa_r+0x334>)
    566c:	4a70      	ldr	r2, [pc, #448]	; (5830 <_dtoa_r+0x330>)
    566e:	9006      	str	r0, [sp, #24]
    5670:	1c29      	adds	r1, r5, #0
    5672:	1c20      	adds	r0, r4, #0
    5674:	f002 f8be 	bl	77f4 <__aeabi_dcmplt>
    5678:	2800      	cmp	r0, #0
    567a:	d00d      	beq.n	5698 <_dtoa_r+0x198>
    567c:	9806      	ldr	r0, [sp, #24]
    567e:	f003 fea7 	bl	93d0 <__aeabi_i2d>
    5682:	1c0b      	adds	r3, r1, #0
    5684:	1c02      	adds	r2, r0, #0
    5686:	1c29      	adds	r1, r5, #0
    5688:	1c20      	adds	r0, r4, #0
    568a:	f002 f8ad 	bl	77e8 <__aeabi_dcmpeq>
    568e:	9c06      	ldr	r4, [sp, #24]
    5690:	4243      	negs	r3, r0
    5692:	4143      	adcs	r3, r0
    5694:	1ae4      	subs	r4, r4, r3
    5696:	9406      	str	r4, [sp, #24]
    5698:	9c06      	ldr	r4, [sp, #24]
    569a:	2501      	movs	r5, #1
    569c:	9513      	str	r5, [sp, #76]	; 0x4c
    569e:	2c16      	cmp	r4, #22
    56a0:	d810      	bhi.n	56c4 <_dtoa_r+0x1c4>
    56a2:	4a79      	ldr	r2, [pc, #484]	; (5888 <_dtoa_r+0x388>)
    56a4:	00e3      	lsls	r3, r4, #3
    56a6:	18d3      	adds	r3, r2, r3
    56a8:	6818      	ldr	r0, [r3, #0]
    56aa:	6859      	ldr	r1, [r3, #4]
    56ac:	9a04      	ldr	r2, [sp, #16]
    56ae:	9b05      	ldr	r3, [sp, #20]
    56b0:	f002 f8b4 	bl	781c <__aeabi_dcmpgt>
    56b4:	2800      	cmp	r0, #0
    56b6:	d004      	beq.n	56c2 <_dtoa_r+0x1c2>
    56b8:	3c01      	subs	r4, #1
    56ba:	2500      	movs	r5, #0
    56bc:	9406      	str	r4, [sp, #24]
    56be:	9513      	str	r5, [sp, #76]	; 0x4c
    56c0:	e000      	b.n	56c4 <_dtoa_r+0x1c4>
    56c2:	9013      	str	r0, [sp, #76]	; 0x4c
    56c4:	9818      	ldr	r0, [sp, #96]	; 0x60
    56c6:	2400      	movs	r4, #0
    56c8:	1b86      	subs	r6, r0, r6
    56ca:	1c35      	adds	r5, r6, #0
    56cc:	9402      	str	r4, [sp, #8]
    56ce:	3d01      	subs	r5, #1
    56d0:	9509      	str	r5, [sp, #36]	; 0x24
    56d2:	d504      	bpl.n	56de <_dtoa_r+0x1de>
    56d4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    56d6:	2500      	movs	r5, #0
    56d8:	4264      	negs	r4, r4
    56da:	9402      	str	r4, [sp, #8]
    56dc:	9509      	str	r5, [sp, #36]	; 0x24
    56de:	9c06      	ldr	r4, [sp, #24]
    56e0:	2c00      	cmp	r4, #0
    56e2:	db06      	blt.n	56f2 <_dtoa_r+0x1f2>
    56e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    56e6:	9412      	str	r4, [sp, #72]	; 0x48
    56e8:	192d      	adds	r5, r5, r4
    56ea:	2400      	movs	r4, #0
    56ec:	9509      	str	r5, [sp, #36]	; 0x24
    56ee:	940d      	str	r4, [sp, #52]	; 0x34
    56f0:	e007      	b.n	5702 <_dtoa_r+0x202>
    56f2:	9c06      	ldr	r4, [sp, #24]
    56f4:	9d02      	ldr	r5, [sp, #8]
    56f6:	1b2d      	subs	r5, r5, r4
    56f8:	9502      	str	r5, [sp, #8]
    56fa:	4265      	negs	r5, r4
    56fc:	2400      	movs	r4, #0
    56fe:	950d      	str	r5, [sp, #52]	; 0x34
    5700:	9412      	str	r4, [sp, #72]	; 0x48
    5702:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5704:	2401      	movs	r4, #1
    5706:	2d09      	cmp	r5, #9
    5708:	d824      	bhi.n	5754 <_dtoa_r+0x254>
    570a:	2d05      	cmp	r5, #5
    570c:	dd02      	ble.n	5714 <_dtoa_r+0x214>
    570e:	3d04      	subs	r5, #4
    5710:	9520      	str	r5, [sp, #128]	; 0x80
    5712:	2400      	movs	r4, #0
    5714:	9820      	ldr	r0, [sp, #128]	; 0x80
    5716:	3802      	subs	r0, #2
    5718:	2803      	cmp	r0, #3
    571a:	d823      	bhi.n	5764 <_dtoa_r+0x264>
    571c:	f001 ff9a 	bl	7654 <__gnu_thumb1_case_uqi>
    5720:	04020e06 	.word	0x04020e06
    5724:	2501      	movs	r5, #1
    5726:	e002      	b.n	572e <_dtoa_r+0x22e>
    5728:	2501      	movs	r5, #1
    572a:	e008      	b.n	573e <_dtoa_r+0x23e>
    572c:	2500      	movs	r5, #0
    572e:	9510      	str	r5, [sp, #64]	; 0x40
    5730:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5732:	2d00      	cmp	r5, #0
    5734:	dd1f      	ble.n	5776 <_dtoa_r+0x276>
    5736:	950c      	str	r5, [sp, #48]	; 0x30
    5738:	9508      	str	r5, [sp, #32]
    573a:	e009      	b.n	5750 <_dtoa_r+0x250>
    573c:	2500      	movs	r5, #0
    573e:	9510      	str	r5, [sp, #64]	; 0x40
    5740:	9806      	ldr	r0, [sp, #24]
    5742:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5744:	182d      	adds	r5, r5, r0
    5746:	950c      	str	r5, [sp, #48]	; 0x30
    5748:	3501      	adds	r5, #1
    574a:	9508      	str	r5, [sp, #32]
    574c:	2d00      	cmp	r5, #0
    574e:	dd18      	ble.n	5782 <_dtoa_r+0x282>
    5750:	1c2b      	adds	r3, r5, #0
    5752:	e017      	b.n	5784 <_dtoa_r+0x284>
    5754:	4263      	negs	r3, r4
    5756:	2500      	movs	r5, #0
    5758:	930c      	str	r3, [sp, #48]	; 0x30
    575a:	9308      	str	r3, [sp, #32]
    575c:	9520      	str	r5, [sp, #128]	; 0x80
    575e:	9410      	str	r4, [sp, #64]	; 0x40
    5760:	2312      	movs	r3, #18
    5762:	e006      	b.n	5772 <_dtoa_r+0x272>
    5764:	2501      	movs	r5, #1
    5766:	426b      	negs	r3, r5
    5768:	9510      	str	r5, [sp, #64]	; 0x40
    576a:	930c      	str	r3, [sp, #48]	; 0x30
    576c:	9308      	str	r3, [sp, #32]
    576e:	2500      	movs	r5, #0
    5770:	2312      	movs	r3, #18
    5772:	9521      	str	r5, [sp, #132]	; 0x84
    5774:	e006      	b.n	5784 <_dtoa_r+0x284>
    5776:	2501      	movs	r5, #1
    5778:	950c      	str	r5, [sp, #48]	; 0x30
    577a:	9508      	str	r5, [sp, #32]
    577c:	1c2b      	adds	r3, r5, #0
    577e:	9521      	str	r5, [sp, #132]	; 0x84
    5780:	e000      	b.n	5784 <_dtoa_r+0x284>
    5782:	2301      	movs	r3, #1
    5784:	9807      	ldr	r0, [sp, #28]
    5786:	2200      	movs	r2, #0
    5788:	6a45      	ldr	r5, [r0, #36]	; 0x24
    578a:	606a      	str	r2, [r5, #4]
    578c:	2204      	movs	r2, #4
    578e:	1c10      	adds	r0, r2, #0
    5790:	3014      	adds	r0, #20
    5792:	6869      	ldr	r1, [r5, #4]
    5794:	4298      	cmp	r0, r3
    5796:	d803      	bhi.n	57a0 <_dtoa_r+0x2a0>
    5798:	3101      	adds	r1, #1
    579a:	6069      	str	r1, [r5, #4]
    579c:	0052      	lsls	r2, r2, #1
    579e:	e7f6      	b.n	578e <_dtoa_r+0x28e>
    57a0:	9807      	ldr	r0, [sp, #28]
    57a2:	f001 f999 	bl	6ad8 <_Balloc>
    57a6:	6028      	str	r0, [r5, #0]
    57a8:	9d07      	ldr	r5, [sp, #28]
    57aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    57ac:	9d08      	ldr	r5, [sp, #32]
    57ae:	681b      	ldr	r3, [r3, #0]
    57b0:	930b      	str	r3, [sp, #44]	; 0x2c
    57b2:	2d0e      	cmp	r5, #14
    57b4:	d900      	bls.n	57b8 <_dtoa_r+0x2b8>
    57b6:	e187      	b.n	5ac8 <_dtoa_r+0x5c8>
    57b8:	2c00      	cmp	r4, #0
    57ba:	d100      	bne.n	57be <_dtoa_r+0x2be>
    57bc:	e184      	b.n	5ac8 <_dtoa_r+0x5c8>
    57be:	9c04      	ldr	r4, [sp, #16]
    57c0:	9d05      	ldr	r5, [sp, #20]
    57c2:	9414      	str	r4, [sp, #80]	; 0x50
    57c4:	9515      	str	r5, [sp, #84]	; 0x54
    57c6:	9d06      	ldr	r5, [sp, #24]
    57c8:	2d00      	cmp	r5, #0
    57ca:	dd61      	ble.n	5890 <_dtoa_r+0x390>
    57cc:	1c2a      	adds	r2, r5, #0
    57ce:	230f      	movs	r3, #15
    57d0:	401a      	ands	r2, r3
    57d2:	492d      	ldr	r1, [pc, #180]	; (5888 <_dtoa_r+0x388>)
    57d4:	00d2      	lsls	r2, r2, #3
    57d6:	188a      	adds	r2, r1, r2
    57d8:	6814      	ldr	r4, [r2, #0]
    57da:	6855      	ldr	r5, [r2, #4]
    57dc:	940e      	str	r4, [sp, #56]	; 0x38
    57de:	950f      	str	r5, [sp, #60]	; 0x3c
    57e0:	9d06      	ldr	r5, [sp, #24]
    57e2:	4c2a      	ldr	r4, [pc, #168]	; (588c <_dtoa_r+0x38c>)
    57e4:	112f      	asrs	r7, r5, #4
    57e6:	2502      	movs	r5, #2
    57e8:	06f8      	lsls	r0, r7, #27
    57ea:	d517      	bpl.n	581c <_dtoa_r+0x31c>
    57ec:	401f      	ands	r7, r3
    57ee:	9814      	ldr	r0, [sp, #80]	; 0x50
    57f0:	9915      	ldr	r1, [sp, #84]	; 0x54
    57f2:	6a22      	ldr	r2, [r4, #32]
    57f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    57f6:	f002 fb89 	bl	7f0c <__aeabi_ddiv>
    57fa:	2503      	movs	r5, #3
    57fc:	9004      	str	r0, [sp, #16]
    57fe:	9105      	str	r1, [sp, #20]
    5800:	e00c      	b.n	581c <_dtoa_r+0x31c>
    5802:	07f9      	lsls	r1, r7, #31
    5804:	d508      	bpl.n	5818 <_dtoa_r+0x318>
    5806:	980e      	ldr	r0, [sp, #56]	; 0x38
    5808:	990f      	ldr	r1, [sp, #60]	; 0x3c
    580a:	6822      	ldr	r2, [r4, #0]
    580c:	6863      	ldr	r3, [r4, #4]
    580e:	f002 ffe7 	bl	87e0 <__aeabi_dmul>
    5812:	900e      	str	r0, [sp, #56]	; 0x38
    5814:	910f      	str	r1, [sp, #60]	; 0x3c
    5816:	3501      	adds	r5, #1
    5818:	107f      	asrs	r7, r7, #1
    581a:	3408      	adds	r4, #8
    581c:	2f00      	cmp	r7, #0
    581e:	d1f0      	bne.n	5802 <_dtoa_r+0x302>
    5820:	9804      	ldr	r0, [sp, #16]
    5822:	9905      	ldr	r1, [sp, #20]
    5824:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5826:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5828:	f002 fb70 	bl	7f0c <__aeabi_ddiv>
    582c:	e04e      	b.n	58cc <_dtoa_r+0x3cc>
    582e:	46c0      	nop			; (mov r8, r8)
	...
    583c:	3ff80000 	.word	0x3ff80000
    5840:	636f4361 	.word	0x636f4361
    5844:	3fd287a7 	.word	0x3fd287a7
    5848:	8b60c8b3 	.word	0x8b60c8b3
    584c:	3fc68a28 	.word	0x3fc68a28
    5850:	509f79fb 	.word	0x509f79fb
    5854:	3fd34413 	.word	0x3fd34413
    5858:	7ff00000 	.word	0x7ff00000
    585c:	0000270f 	.word	0x0000270f
    5860:	00009c47 	.word	0x00009c47
    5864:	00009c3e 	.word	0x00009c3e
    5868:	00009b1a 	.word	0x00009b1a
    586c:	3ff00000 	.word	0x3ff00000
    5870:	fffffc01 	.word	0xfffffc01
    5874:	fffffbef 	.word	0xfffffbef
    5878:	00000412 	.word	0x00000412
    587c:	fffffc0e 	.word	0xfffffc0e
    5880:	fffffbee 	.word	0xfffffbee
    5884:	fe100000 	.word	0xfe100000
    5888:	00009cb8 	.word	0x00009cb8
    588c:	00009d80 	.word	0x00009d80
    5890:	9c06      	ldr	r4, [sp, #24]
    5892:	2502      	movs	r5, #2
    5894:	4267      	negs	r7, r4
    5896:	2f00      	cmp	r7, #0
    5898:	d01a      	beq.n	58d0 <_dtoa_r+0x3d0>
    589a:	230f      	movs	r3, #15
    589c:	403b      	ands	r3, r7
    589e:	4acc      	ldr	r2, [pc, #816]	; (5bd0 <_dtoa_r+0x6d0>)
    58a0:	00db      	lsls	r3, r3, #3
    58a2:	18d3      	adds	r3, r2, r3
    58a4:	9814      	ldr	r0, [sp, #80]	; 0x50
    58a6:	9915      	ldr	r1, [sp, #84]	; 0x54
    58a8:	681a      	ldr	r2, [r3, #0]
    58aa:	685b      	ldr	r3, [r3, #4]
    58ac:	f002 ff98 	bl	87e0 <__aeabi_dmul>
    58b0:	4ec8      	ldr	r6, [pc, #800]	; (5bd4 <_dtoa_r+0x6d4>)
    58b2:	113f      	asrs	r7, r7, #4
    58b4:	2f00      	cmp	r7, #0
    58b6:	d009      	beq.n	58cc <_dtoa_r+0x3cc>
    58b8:	07fa      	lsls	r2, r7, #31
    58ba:	d504      	bpl.n	58c6 <_dtoa_r+0x3c6>
    58bc:	6832      	ldr	r2, [r6, #0]
    58be:	6873      	ldr	r3, [r6, #4]
    58c0:	3501      	adds	r5, #1
    58c2:	f002 ff8d 	bl	87e0 <__aeabi_dmul>
    58c6:	107f      	asrs	r7, r7, #1
    58c8:	3608      	adds	r6, #8
    58ca:	e7f3      	b.n	58b4 <_dtoa_r+0x3b4>
    58cc:	9004      	str	r0, [sp, #16]
    58ce:	9105      	str	r1, [sp, #20]
    58d0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    58d2:	2c00      	cmp	r4, #0
    58d4:	d01e      	beq.n	5914 <_dtoa_r+0x414>
    58d6:	9e04      	ldr	r6, [sp, #16]
    58d8:	9f05      	ldr	r7, [sp, #20]
    58da:	4bb4      	ldr	r3, [pc, #720]	; (5bac <_dtoa_r+0x6ac>)
    58dc:	4ab2      	ldr	r2, [pc, #712]	; (5ba8 <_dtoa_r+0x6a8>)
    58de:	1c30      	adds	r0, r6, #0
    58e0:	1c39      	adds	r1, r7, #0
    58e2:	f001 ff87 	bl	77f4 <__aeabi_dcmplt>
    58e6:	2800      	cmp	r0, #0
    58e8:	d014      	beq.n	5914 <_dtoa_r+0x414>
    58ea:	9c08      	ldr	r4, [sp, #32]
    58ec:	2c00      	cmp	r4, #0
    58ee:	d011      	beq.n	5914 <_dtoa_r+0x414>
    58f0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    58f2:	2c00      	cmp	r4, #0
    58f4:	dc00      	bgt.n	58f8 <_dtoa_r+0x3f8>
    58f6:	e0e3      	b.n	5ac0 <_dtoa_r+0x5c0>
    58f8:	9c06      	ldr	r4, [sp, #24]
    58fa:	1c30      	adds	r0, r6, #0
    58fc:	3c01      	subs	r4, #1
    58fe:	1c39      	adds	r1, r7, #0
    5900:	4aab      	ldr	r2, [pc, #684]	; (5bb0 <_dtoa_r+0x6b0>)
    5902:	4bac      	ldr	r3, [pc, #688]	; (5bb4 <_dtoa_r+0x6b4>)
    5904:	9411      	str	r4, [sp, #68]	; 0x44
    5906:	f002 ff6b 	bl	87e0 <__aeabi_dmul>
    590a:	3501      	adds	r5, #1
    590c:	9004      	str	r0, [sp, #16]
    590e:	9105      	str	r1, [sp, #20]
    5910:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5912:	e002      	b.n	591a <_dtoa_r+0x41a>
    5914:	9c06      	ldr	r4, [sp, #24]
    5916:	9411      	str	r4, [sp, #68]	; 0x44
    5918:	9c08      	ldr	r4, [sp, #32]
    591a:	1c28      	adds	r0, r5, #0
    591c:	9e04      	ldr	r6, [sp, #16]
    591e:	9f05      	ldr	r7, [sp, #20]
    5920:	940e      	str	r4, [sp, #56]	; 0x38
    5922:	f003 fd55 	bl	93d0 <__aeabi_i2d>
    5926:	1c32      	adds	r2, r6, #0
    5928:	1c3b      	adds	r3, r7, #0
    592a:	f002 ff59 	bl	87e0 <__aeabi_dmul>
    592e:	4aa2      	ldr	r2, [pc, #648]	; (5bb8 <_dtoa_r+0x6b8>)
    5930:	4ba2      	ldr	r3, [pc, #648]	; (5bbc <_dtoa_r+0x6bc>)
    5932:	f001 ffc9 	bl	78c8 <__aeabi_dadd>
    5936:	1c04      	adds	r4, r0, #0
    5938:	48a7      	ldr	r0, [pc, #668]	; (5bd8 <_dtoa_r+0x6d8>)
    593a:	1808      	adds	r0, r1, r0
    593c:	990e      	ldr	r1, [sp, #56]	; 0x38
    593e:	9004      	str	r0, [sp, #16]
    5940:	1c05      	adds	r5, r0, #0
    5942:	2900      	cmp	r1, #0
    5944:	d11b      	bne.n	597e <_dtoa_r+0x47e>
    5946:	4a9e      	ldr	r2, [pc, #632]	; (5bc0 <_dtoa_r+0x6c0>)
    5948:	4b9e      	ldr	r3, [pc, #632]	; (5bc4 <_dtoa_r+0x6c4>)
    594a:	1c30      	adds	r0, r6, #0
    594c:	1c39      	adds	r1, r7, #0
    594e:	f003 f9d7 	bl	8d00 <__aeabi_dsub>
    5952:	1c22      	adds	r2, r4, #0
    5954:	9b04      	ldr	r3, [sp, #16]
    5956:	1c06      	adds	r6, r0, #0
    5958:	1c0f      	adds	r7, r1, #0
    595a:	f001 ff5f 	bl	781c <__aeabi_dcmpgt>
    595e:	2800      	cmp	r0, #0
    5960:	d000      	beq.n	5964 <_dtoa_r+0x464>
    5962:	e25c      	b.n	5e1e <_dtoa_r+0x91e>
    5964:	1c22      	adds	r2, r4, #0
    5966:	2580      	movs	r5, #128	; 0x80
    5968:	9c04      	ldr	r4, [sp, #16]
    596a:	062d      	lsls	r5, r5, #24
    596c:	1c30      	adds	r0, r6, #0
    596e:	1c39      	adds	r1, r7, #0
    5970:	1963      	adds	r3, r4, r5
    5972:	f001 ff3f 	bl	77f4 <__aeabi_dcmplt>
    5976:	2800      	cmp	r0, #0
    5978:	d000      	beq.n	597c <_dtoa_r+0x47c>
    597a:	e247      	b.n	5e0c <_dtoa_r+0x90c>
    597c:	e0a0      	b.n	5ac0 <_dtoa_r+0x5c0>
    597e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5980:	4b93      	ldr	r3, [pc, #588]	; (5bd0 <_dtoa_r+0x6d0>)
    5982:	3a01      	subs	r2, #1
    5984:	9810      	ldr	r0, [sp, #64]	; 0x40
    5986:	00d2      	lsls	r2, r2, #3
    5988:	189b      	adds	r3, r3, r2
    598a:	2800      	cmp	r0, #0
    598c:	d049      	beq.n	5a22 <_dtoa_r+0x522>
    598e:	681a      	ldr	r2, [r3, #0]
    5990:	685b      	ldr	r3, [r3, #4]
    5992:	488d      	ldr	r0, [pc, #564]	; (5bc8 <_dtoa_r+0x6c8>)
    5994:	498d      	ldr	r1, [pc, #564]	; (5bcc <_dtoa_r+0x6cc>)
    5996:	f002 fab9 	bl	7f0c <__aeabi_ddiv>
    599a:	1c2b      	adds	r3, r5, #0
    599c:	1c22      	adds	r2, r4, #0
    599e:	f003 f9af 	bl	8d00 <__aeabi_dsub>
    59a2:	9004      	str	r0, [sp, #16]
    59a4:	9105      	str	r1, [sp, #20]
    59a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    59a8:	1c39      	adds	r1, r7, #0
    59aa:	1c30      	adds	r0, r6, #0
    59ac:	f003 fcdc 	bl	9368 <__aeabi_d2iz>
    59b0:	1c04      	adds	r4, r0, #0
    59b2:	f003 fd0d 	bl	93d0 <__aeabi_i2d>
    59b6:	1c02      	adds	r2, r0, #0
    59b8:	1c0b      	adds	r3, r1, #0
    59ba:	1c30      	adds	r0, r6, #0
    59bc:	1c39      	adds	r1, r7, #0
    59be:	f003 f99f 	bl	8d00 <__aeabi_dsub>
    59c2:	3501      	adds	r5, #1
    59c4:	1e6b      	subs	r3, r5, #1
    59c6:	3430      	adds	r4, #48	; 0x30
    59c8:	701c      	strb	r4, [r3, #0]
    59ca:	9a04      	ldr	r2, [sp, #16]
    59cc:	9b05      	ldr	r3, [sp, #20]
    59ce:	1c06      	adds	r6, r0, #0
    59d0:	1c0f      	adds	r7, r1, #0
    59d2:	f001 ff0f 	bl	77f4 <__aeabi_dcmplt>
    59d6:	2800      	cmp	r0, #0
    59d8:	d000      	beq.n	59dc <_dtoa_r+0x4dc>
    59da:	e353      	b.n	6084 <_dtoa_r+0xb84>
    59dc:	1c32      	adds	r2, r6, #0
    59de:	1c3b      	adds	r3, r7, #0
    59e0:	4972      	ldr	r1, [pc, #456]	; (5bac <_dtoa_r+0x6ac>)
    59e2:	4871      	ldr	r0, [pc, #452]	; (5ba8 <_dtoa_r+0x6a8>)
    59e4:	f003 f98c 	bl	8d00 <__aeabi_dsub>
    59e8:	9a04      	ldr	r2, [sp, #16]
    59ea:	9b05      	ldr	r3, [sp, #20]
    59ec:	f001 ff02 	bl	77f4 <__aeabi_dcmplt>
    59f0:	2800      	cmp	r0, #0
    59f2:	d000      	beq.n	59f6 <_dtoa_r+0x4f6>
    59f4:	e0cb      	b.n	5b8e <_dtoa_r+0x68e>
    59f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    59f8:	1b2b      	subs	r3, r5, r4
    59fa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    59fc:	42a3      	cmp	r3, r4
    59fe:	da5f      	bge.n	5ac0 <_dtoa_r+0x5c0>
    5a00:	9804      	ldr	r0, [sp, #16]
    5a02:	9905      	ldr	r1, [sp, #20]
    5a04:	4a6a      	ldr	r2, [pc, #424]	; (5bb0 <_dtoa_r+0x6b0>)
    5a06:	4b6b      	ldr	r3, [pc, #428]	; (5bb4 <_dtoa_r+0x6b4>)
    5a08:	f002 feea 	bl	87e0 <__aeabi_dmul>
    5a0c:	4a68      	ldr	r2, [pc, #416]	; (5bb0 <_dtoa_r+0x6b0>)
    5a0e:	4b69      	ldr	r3, [pc, #420]	; (5bb4 <_dtoa_r+0x6b4>)
    5a10:	9004      	str	r0, [sp, #16]
    5a12:	9105      	str	r1, [sp, #20]
    5a14:	1c30      	adds	r0, r6, #0
    5a16:	1c39      	adds	r1, r7, #0
    5a18:	f002 fee2 	bl	87e0 <__aeabi_dmul>
    5a1c:	1c06      	adds	r6, r0, #0
    5a1e:	1c0f      	adds	r7, r1, #0
    5a20:	e7c2      	b.n	59a8 <_dtoa_r+0x4a8>
    5a22:	6818      	ldr	r0, [r3, #0]
    5a24:	6859      	ldr	r1, [r3, #4]
    5a26:	1c22      	adds	r2, r4, #0
    5a28:	1c2b      	adds	r3, r5, #0
    5a2a:	f002 fed9 	bl	87e0 <__aeabi_dmul>
    5a2e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5a30:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5a32:	9004      	str	r0, [sp, #16]
    5a34:	9105      	str	r1, [sp, #20]
    5a36:	1965      	adds	r5, r4, r5
    5a38:	9517      	str	r5, [sp, #92]	; 0x5c
    5a3a:	1c39      	adds	r1, r7, #0
    5a3c:	1c30      	adds	r0, r6, #0
    5a3e:	f003 fc93 	bl	9368 <__aeabi_d2iz>
    5a42:	1c05      	adds	r5, r0, #0
    5a44:	f003 fcc4 	bl	93d0 <__aeabi_i2d>
    5a48:	1c02      	adds	r2, r0, #0
    5a4a:	1c0b      	adds	r3, r1, #0
    5a4c:	1c30      	adds	r0, r6, #0
    5a4e:	1c39      	adds	r1, r7, #0
    5a50:	f003 f956 	bl	8d00 <__aeabi_dsub>
    5a54:	3530      	adds	r5, #48	; 0x30
    5a56:	7025      	strb	r5, [r4, #0]
    5a58:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    5a5a:	3401      	adds	r4, #1
    5a5c:	1c06      	adds	r6, r0, #0
    5a5e:	1c0f      	adds	r7, r1, #0
    5a60:	42ac      	cmp	r4, r5
    5a62:	d126      	bne.n	5ab2 <_dtoa_r+0x5b2>
    5a64:	980e      	ldr	r0, [sp, #56]	; 0x38
    5a66:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5a68:	4a57      	ldr	r2, [pc, #348]	; (5bc8 <_dtoa_r+0x6c8>)
    5a6a:	4b58      	ldr	r3, [pc, #352]	; (5bcc <_dtoa_r+0x6cc>)
    5a6c:	1825      	adds	r5, r4, r0
    5a6e:	9804      	ldr	r0, [sp, #16]
    5a70:	9905      	ldr	r1, [sp, #20]
    5a72:	f001 ff29 	bl	78c8 <__aeabi_dadd>
    5a76:	1c02      	adds	r2, r0, #0
    5a78:	1c0b      	adds	r3, r1, #0
    5a7a:	1c30      	adds	r0, r6, #0
    5a7c:	1c39      	adds	r1, r7, #0
    5a7e:	f001 fecd 	bl	781c <__aeabi_dcmpgt>
    5a82:	2800      	cmp	r0, #0
    5a84:	d000      	beq.n	5a88 <_dtoa_r+0x588>
    5a86:	e082      	b.n	5b8e <_dtoa_r+0x68e>
    5a88:	9a04      	ldr	r2, [sp, #16]
    5a8a:	9b05      	ldr	r3, [sp, #20]
    5a8c:	484e      	ldr	r0, [pc, #312]	; (5bc8 <_dtoa_r+0x6c8>)
    5a8e:	494f      	ldr	r1, [pc, #316]	; (5bcc <_dtoa_r+0x6cc>)
    5a90:	f003 f936 	bl	8d00 <__aeabi_dsub>
    5a94:	1c02      	adds	r2, r0, #0
    5a96:	1c0b      	adds	r3, r1, #0
    5a98:	1c30      	adds	r0, r6, #0
    5a9a:	1c39      	adds	r1, r7, #0
    5a9c:	f001 feaa 	bl	77f4 <__aeabi_dcmplt>
    5aa0:	2800      	cmp	r0, #0
    5aa2:	d00d      	beq.n	5ac0 <_dtoa_r+0x5c0>
    5aa4:	1e6b      	subs	r3, r5, #1
    5aa6:	781a      	ldrb	r2, [r3, #0]
    5aa8:	2a30      	cmp	r2, #48	; 0x30
    5aaa:	d000      	beq.n	5aae <_dtoa_r+0x5ae>
    5aac:	e2ea      	b.n	6084 <_dtoa_r+0xb84>
    5aae:	1c1d      	adds	r5, r3, #0
    5ab0:	e7f8      	b.n	5aa4 <_dtoa_r+0x5a4>
    5ab2:	4a3f      	ldr	r2, [pc, #252]	; (5bb0 <_dtoa_r+0x6b0>)
    5ab4:	4b3f      	ldr	r3, [pc, #252]	; (5bb4 <_dtoa_r+0x6b4>)
    5ab6:	f002 fe93 	bl	87e0 <__aeabi_dmul>
    5aba:	1c06      	adds	r6, r0, #0
    5abc:	1c0f      	adds	r7, r1, #0
    5abe:	e7bc      	b.n	5a3a <_dtoa_r+0x53a>
    5ac0:	9c14      	ldr	r4, [sp, #80]	; 0x50
    5ac2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5ac4:	9404      	str	r4, [sp, #16]
    5ac6:	9505      	str	r5, [sp, #20]
    5ac8:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5aca:	2b00      	cmp	r3, #0
    5acc:	da00      	bge.n	5ad0 <_dtoa_r+0x5d0>
    5ace:	e09f      	b.n	5c10 <_dtoa_r+0x710>
    5ad0:	9d06      	ldr	r5, [sp, #24]
    5ad2:	2d0e      	cmp	r5, #14
    5ad4:	dd00      	ble.n	5ad8 <_dtoa_r+0x5d8>
    5ad6:	e09b      	b.n	5c10 <_dtoa_r+0x710>
    5ad8:	4a3d      	ldr	r2, [pc, #244]	; (5bd0 <_dtoa_r+0x6d0>)
    5ada:	00eb      	lsls	r3, r5, #3
    5adc:	18d3      	adds	r3, r2, r3
    5ade:	681c      	ldr	r4, [r3, #0]
    5ae0:	685d      	ldr	r5, [r3, #4]
    5ae2:	9402      	str	r4, [sp, #8]
    5ae4:	9503      	str	r5, [sp, #12]
    5ae6:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5ae8:	2d00      	cmp	r5, #0
    5aea:	da14      	bge.n	5b16 <_dtoa_r+0x616>
    5aec:	9c08      	ldr	r4, [sp, #32]
    5aee:	2c00      	cmp	r4, #0
    5af0:	dc11      	bgt.n	5b16 <_dtoa_r+0x616>
    5af2:	d000      	beq.n	5af6 <_dtoa_r+0x5f6>
    5af4:	e18c      	b.n	5e10 <_dtoa_r+0x910>
    5af6:	4a32      	ldr	r2, [pc, #200]	; (5bc0 <_dtoa_r+0x6c0>)
    5af8:	4b32      	ldr	r3, [pc, #200]	; (5bc4 <_dtoa_r+0x6c4>)
    5afa:	9802      	ldr	r0, [sp, #8]
    5afc:	9903      	ldr	r1, [sp, #12]
    5afe:	f002 fe6f 	bl	87e0 <__aeabi_dmul>
    5b02:	9a04      	ldr	r2, [sp, #16]
    5b04:	9b05      	ldr	r3, [sp, #20]
    5b06:	f001 fe93 	bl	7830 <__aeabi_dcmpge>
    5b0a:	9f08      	ldr	r7, [sp, #32]
    5b0c:	1c3e      	adds	r6, r7, #0
    5b0e:	2800      	cmp	r0, #0
    5b10:	d000      	beq.n	5b14 <_dtoa_r+0x614>
    5b12:	e17f      	b.n	5e14 <_dtoa_r+0x914>
    5b14:	e187      	b.n	5e26 <_dtoa_r+0x926>
    5b16:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5b18:	9e04      	ldr	r6, [sp, #16]
    5b1a:	9f05      	ldr	r7, [sp, #20]
    5b1c:	9a02      	ldr	r2, [sp, #8]
    5b1e:	9b03      	ldr	r3, [sp, #12]
    5b20:	1c30      	adds	r0, r6, #0
    5b22:	1c39      	adds	r1, r7, #0
    5b24:	f002 f9f2 	bl	7f0c <__aeabi_ddiv>
    5b28:	f003 fc1e 	bl	9368 <__aeabi_d2iz>
    5b2c:	1c04      	adds	r4, r0, #0
    5b2e:	f003 fc4f 	bl	93d0 <__aeabi_i2d>
    5b32:	9a02      	ldr	r2, [sp, #8]
    5b34:	9b03      	ldr	r3, [sp, #12]
    5b36:	f002 fe53 	bl	87e0 <__aeabi_dmul>
    5b3a:	1c02      	adds	r2, r0, #0
    5b3c:	1c0b      	adds	r3, r1, #0
    5b3e:	1c30      	adds	r0, r6, #0
    5b40:	1c39      	adds	r1, r7, #0
    5b42:	f003 f8dd 	bl	8d00 <__aeabi_dsub>
    5b46:	3501      	adds	r5, #1
    5b48:	1c02      	adds	r2, r0, #0
    5b4a:	1c20      	adds	r0, r4, #0
    5b4c:	3030      	adds	r0, #48	; 0x30
    5b4e:	1c0b      	adds	r3, r1, #0
    5b50:	1e69      	subs	r1, r5, #1
    5b52:	7008      	strb	r0, [r1, #0]
    5b54:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b56:	1a29      	subs	r1, r5, r0
    5b58:	9808      	ldr	r0, [sp, #32]
    5b5a:	4281      	cmp	r1, r0
    5b5c:	d148      	bne.n	5bf0 <_dtoa_r+0x6f0>
    5b5e:	1c10      	adds	r0, r2, #0
    5b60:	1c19      	adds	r1, r3, #0
    5b62:	f001 feb1 	bl	78c8 <__aeabi_dadd>
    5b66:	9a02      	ldr	r2, [sp, #8]
    5b68:	9b03      	ldr	r3, [sp, #12]
    5b6a:	1c06      	adds	r6, r0, #0
    5b6c:	1c0f      	adds	r7, r1, #0
    5b6e:	f001 fe55 	bl	781c <__aeabi_dcmpgt>
    5b72:	2800      	cmp	r0, #0
    5b74:	d10d      	bne.n	5b92 <_dtoa_r+0x692>
    5b76:	1c30      	adds	r0, r6, #0
    5b78:	1c39      	adds	r1, r7, #0
    5b7a:	9a02      	ldr	r2, [sp, #8]
    5b7c:	9b03      	ldr	r3, [sp, #12]
    5b7e:	f001 fe33 	bl	77e8 <__aeabi_dcmpeq>
    5b82:	2800      	cmp	r0, #0
    5b84:	d100      	bne.n	5b88 <_dtoa_r+0x688>
    5b86:	e27f      	b.n	6088 <_dtoa_r+0xb88>
    5b88:	07e1      	lsls	r1, r4, #31
    5b8a:	d402      	bmi.n	5b92 <_dtoa_r+0x692>
    5b8c:	e27c      	b.n	6088 <_dtoa_r+0xb88>
    5b8e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5b90:	9406      	str	r4, [sp, #24]
    5b92:	1e6b      	subs	r3, r5, #1
    5b94:	781a      	ldrb	r2, [r3, #0]
    5b96:	2a39      	cmp	r2, #57	; 0x39
    5b98:	d126      	bne.n	5be8 <_dtoa_r+0x6e8>
    5b9a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b9c:	42a3      	cmp	r3, r4
    5b9e:	d01d      	beq.n	5bdc <_dtoa_r+0x6dc>
    5ba0:	1c1d      	adds	r5, r3, #0
    5ba2:	e7f6      	b.n	5b92 <_dtoa_r+0x692>
    5ba4:	46c0      	nop			; (mov r8, r8)
    5ba6:	46c0      	nop			; (mov r8, r8)
    5ba8:	00000000 	.word	0x00000000
    5bac:	3ff00000 	.word	0x3ff00000
    5bb0:	00000000 	.word	0x00000000
    5bb4:	40240000 	.word	0x40240000
    5bb8:	00000000 	.word	0x00000000
    5bbc:	401c0000 	.word	0x401c0000
    5bc0:	00000000 	.word	0x00000000
    5bc4:	40140000 	.word	0x40140000
    5bc8:	00000000 	.word	0x00000000
    5bcc:	3fe00000 	.word	0x3fe00000
    5bd0:	00009cb8 	.word	0x00009cb8
    5bd4:	00009d80 	.word	0x00009d80
    5bd8:	fcc00000 	.word	0xfcc00000
    5bdc:	9c06      	ldr	r4, [sp, #24]
    5bde:	2230      	movs	r2, #48	; 0x30
    5be0:	3401      	adds	r4, #1
    5be2:	9406      	str	r4, [sp, #24]
    5be4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5be6:	7022      	strb	r2, [r4, #0]
    5be8:	781a      	ldrb	r2, [r3, #0]
    5bea:	3201      	adds	r2, #1
    5bec:	701a      	strb	r2, [r3, #0]
    5bee:	e24b      	b.n	6088 <_dtoa_r+0xb88>
    5bf0:	1c10      	adds	r0, r2, #0
    5bf2:	1c19      	adds	r1, r3, #0
    5bf4:	4bc9      	ldr	r3, [pc, #804]	; (5f1c <_dtoa_r+0xa1c>)
    5bf6:	4ac8      	ldr	r2, [pc, #800]	; (5f18 <_dtoa_r+0xa18>)
    5bf8:	f002 fdf2 	bl	87e0 <__aeabi_dmul>
    5bfc:	4ac8      	ldr	r2, [pc, #800]	; (5f20 <_dtoa_r+0xa20>)
    5bfe:	4bc9      	ldr	r3, [pc, #804]	; (5f24 <_dtoa_r+0xa24>)
    5c00:	1c06      	adds	r6, r0, #0
    5c02:	1c0f      	adds	r7, r1, #0
    5c04:	f001 fdf0 	bl	77e8 <__aeabi_dcmpeq>
    5c08:	2800      	cmp	r0, #0
    5c0a:	d100      	bne.n	5c0e <_dtoa_r+0x70e>
    5c0c:	e786      	b.n	5b1c <_dtoa_r+0x61c>
    5c0e:	e23b      	b.n	6088 <_dtoa_r+0xb88>
    5c10:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5c12:	2d00      	cmp	r5, #0
    5c14:	d031      	beq.n	5c7a <_dtoa_r+0x77a>
    5c16:	9c20      	ldr	r4, [sp, #128]	; 0x80
    5c18:	2c01      	cmp	r4, #1
    5c1a:	dc0b      	bgt.n	5c34 <_dtoa_r+0x734>
    5c1c:	9d16      	ldr	r5, [sp, #88]	; 0x58
    5c1e:	2d00      	cmp	r5, #0
    5c20:	d002      	beq.n	5c28 <_dtoa_r+0x728>
    5c22:	48c1      	ldr	r0, [pc, #772]	; (5f28 <_dtoa_r+0xa28>)
    5c24:	181b      	adds	r3, r3, r0
    5c26:	e002      	b.n	5c2e <_dtoa_r+0x72e>
    5c28:	9918      	ldr	r1, [sp, #96]	; 0x60
    5c2a:	2336      	movs	r3, #54	; 0x36
    5c2c:	1a5b      	subs	r3, r3, r1
    5c2e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5c30:	9c02      	ldr	r4, [sp, #8]
    5c32:	e016      	b.n	5c62 <_dtoa_r+0x762>
    5c34:	9d08      	ldr	r5, [sp, #32]
    5c36:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5c38:	3d01      	subs	r5, #1
    5c3a:	42ac      	cmp	r4, r5
    5c3c:	db01      	blt.n	5c42 <_dtoa_r+0x742>
    5c3e:	1b65      	subs	r5, r4, r5
    5c40:	e006      	b.n	5c50 <_dtoa_r+0x750>
    5c42:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5c44:	950d      	str	r5, [sp, #52]	; 0x34
    5c46:	1b2b      	subs	r3, r5, r4
    5c48:	9c12      	ldr	r4, [sp, #72]	; 0x48
    5c4a:	2500      	movs	r5, #0
    5c4c:	18e4      	adds	r4, r4, r3
    5c4e:	9412      	str	r4, [sp, #72]	; 0x48
    5c50:	9c08      	ldr	r4, [sp, #32]
    5c52:	2c00      	cmp	r4, #0
    5c54:	da03      	bge.n	5c5e <_dtoa_r+0x75e>
    5c56:	9802      	ldr	r0, [sp, #8]
    5c58:	2300      	movs	r3, #0
    5c5a:	1b04      	subs	r4, r0, r4
    5c5c:	e001      	b.n	5c62 <_dtoa_r+0x762>
    5c5e:	9c02      	ldr	r4, [sp, #8]
    5c60:	9b08      	ldr	r3, [sp, #32]
    5c62:	9902      	ldr	r1, [sp, #8]
    5c64:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5c66:	18c9      	adds	r1, r1, r3
    5c68:	9102      	str	r1, [sp, #8]
    5c6a:	18d2      	adds	r2, r2, r3
    5c6c:	9807      	ldr	r0, [sp, #28]
    5c6e:	2101      	movs	r1, #1
    5c70:	9209      	str	r2, [sp, #36]	; 0x24
    5c72:	f001 f849 	bl	6d08 <__i2b>
    5c76:	1c06      	adds	r6, r0, #0
    5c78:	e002      	b.n	5c80 <_dtoa_r+0x780>
    5c7a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5c7c:	9c02      	ldr	r4, [sp, #8]
    5c7e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5c80:	2c00      	cmp	r4, #0
    5c82:	d00c      	beq.n	5c9e <_dtoa_r+0x79e>
    5c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c86:	2b00      	cmp	r3, #0
    5c88:	dd09      	ble.n	5c9e <_dtoa_r+0x79e>
    5c8a:	42a3      	cmp	r3, r4
    5c8c:	dd00      	ble.n	5c90 <_dtoa_r+0x790>
    5c8e:	1c23      	adds	r3, r4, #0
    5c90:	9802      	ldr	r0, [sp, #8]
    5c92:	9909      	ldr	r1, [sp, #36]	; 0x24
    5c94:	1ac0      	subs	r0, r0, r3
    5c96:	1ac9      	subs	r1, r1, r3
    5c98:	9002      	str	r0, [sp, #8]
    5c9a:	1ae4      	subs	r4, r4, r3
    5c9c:	9109      	str	r1, [sp, #36]	; 0x24
    5c9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5ca0:	2a00      	cmp	r2, #0
    5ca2:	dd21      	ble.n	5ce8 <_dtoa_r+0x7e8>
    5ca4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	d018      	beq.n	5cdc <_dtoa_r+0x7dc>
    5caa:	2d00      	cmp	r5, #0
    5cac:	dd10      	ble.n	5cd0 <_dtoa_r+0x7d0>
    5cae:	1c31      	adds	r1, r6, #0
    5cb0:	1c2a      	adds	r2, r5, #0
    5cb2:	9807      	ldr	r0, [sp, #28]
    5cb4:	f001 f8c0 	bl	6e38 <__pow5mult>
    5cb8:	1c06      	adds	r6, r0, #0
    5cba:	1c31      	adds	r1, r6, #0
    5cbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5cbe:	9807      	ldr	r0, [sp, #28]
    5cc0:	f001 f82b 	bl	6d1a <__multiply>
    5cc4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cc6:	1c07      	adds	r7, r0, #0
    5cc8:	9807      	ldr	r0, [sp, #28]
    5cca:	f000 ff3d 	bl	6b48 <_Bfree>
    5cce:	970a      	str	r7, [sp, #40]	; 0x28
    5cd0:	980d      	ldr	r0, [sp, #52]	; 0x34
    5cd2:	1b42      	subs	r2, r0, r5
    5cd4:	d008      	beq.n	5ce8 <_dtoa_r+0x7e8>
    5cd6:	9807      	ldr	r0, [sp, #28]
    5cd8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cda:	e002      	b.n	5ce2 <_dtoa_r+0x7e2>
    5cdc:	9807      	ldr	r0, [sp, #28]
    5cde:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ce0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5ce2:	f001 f8a9 	bl	6e38 <__pow5mult>
    5ce6:	900a      	str	r0, [sp, #40]	; 0x28
    5ce8:	9807      	ldr	r0, [sp, #28]
    5cea:	2101      	movs	r1, #1
    5cec:	f001 f80c 	bl	6d08 <__i2b>
    5cf0:	9d12      	ldr	r5, [sp, #72]	; 0x48
    5cf2:	1c07      	adds	r7, r0, #0
    5cf4:	2d00      	cmp	r5, #0
    5cf6:	dd05      	ble.n	5d04 <_dtoa_r+0x804>
    5cf8:	1c39      	adds	r1, r7, #0
    5cfa:	9807      	ldr	r0, [sp, #28]
    5cfc:	1c2a      	adds	r2, r5, #0
    5cfe:	f001 f89b 	bl	6e38 <__pow5mult>
    5d02:	1c07      	adds	r7, r0, #0
    5d04:	9820      	ldr	r0, [sp, #128]	; 0x80
    5d06:	2500      	movs	r5, #0
    5d08:	2801      	cmp	r0, #1
    5d0a:	dc10      	bgt.n	5d2e <_dtoa_r+0x82e>
    5d0c:	9904      	ldr	r1, [sp, #16]
    5d0e:	42a9      	cmp	r1, r5
    5d10:	d10d      	bne.n	5d2e <_dtoa_r+0x82e>
    5d12:	9a05      	ldr	r2, [sp, #20]
    5d14:	0313      	lsls	r3, r2, #12
    5d16:	42ab      	cmp	r3, r5
    5d18:	d109      	bne.n	5d2e <_dtoa_r+0x82e>
    5d1a:	4b84      	ldr	r3, [pc, #528]	; (5f2c <_dtoa_r+0xa2c>)
    5d1c:	4213      	tst	r3, r2
    5d1e:	d006      	beq.n	5d2e <_dtoa_r+0x82e>
    5d20:	9d02      	ldr	r5, [sp, #8]
    5d22:	3501      	adds	r5, #1
    5d24:	9502      	str	r5, [sp, #8]
    5d26:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5d28:	3501      	adds	r5, #1
    5d2a:	9509      	str	r5, [sp, #36]	; 0x24
    5d2c:	2501      	movs	r5, #1
    5d2e:	9912      	ldr	r1, [sp, #72]	; 0x48
    5d30:	2001      	movs	r0, #1
    5d32:	2900      	cmp	r1, #0
    5d34:	d008      	beq.n	5d48 <_dtoa_r+0x848>
    5d36:	693b      	ldr	r3, [r7, #16]
    5d38:	3303      	adds	r3, #3
    5d3a:	009b      	lsls	r3, r3, #2
    5d3c:	18fb      	adds	r3, r7, r3
    5d3e:	6858      	ldr	r0, [r3, #4]
    5d40:	f000 ff99 	bl	6c76 <__hi0bits>
    5d44:	2320      	movs	r3, #32
    5d46:	1a18      	subs	r0, r3, r0
    5d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d4a:	231f      	movs	r3, #31
    5d4c:	1880      	adds	r0, r0, r2
    5d4e:	4018      	ands	r0, r3
    5d50:	d00d      	beq.n	5d6e <_dtoa_r+0x86e>
    5d52:	2320      	movs	r3, #32
    5d54:	1a1b      	subs	r3, r3, r0
    5d56:	2b04      	cmp	r3, #4
    5d58:	dd06      	ble.n	5d68 <_dtoa_r+0x868>
    5d5a:	231c      	movs	r3, #28
    5d5c:	1a18      	subs	r0, r3, r0
    5d5e:	9b02      	ldr	r3, [sp, #8]
    5d60:	1824      	adds	r4, r4, r0
    5d62:	181b      	adds	r3, r3, r0
    5d64:	9302      	str	r3, [sp, #8]
    5d66:	e008      	b.n	5d7a <_dtoa_r+0x87a>
    5d68:	2b04      	cmp	r3, #4
    5d6a:	d008      	beq.n	5d7e <_dtoa_r+0x87e>
    5d6c:	1c18      	adds	r0, r3, #0
    5d6e:	9902      	ldr	r1, [sp, #8]
    5d70:	301c      	adds	r0, #28
    5d72:	1809      	adds	r1, r1, r0
    5d74:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d76:	9102      	str	r1, [sp, #8]
    5d78:	1824      	adds	r4, r4, r0
    5d7a:	1812      	adds	r2, r2, r0
    5d7c:	9209      	str	r2, [sp, #36]	; 0x24
    5d7e:	9b02      	ldr	r3, [sp, #8]
    5d80:	2b00      	cmp	r3, #0
    5d82:	dd05      	ble.n	5d90 <_dtoa_r+0x890>
    5d84:	9807      	ldr	r0, [sp, #28]
    5d86:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d88:	1c1a      	adds	r2, r3, #0
    5d8a:	f001 f8a7 	bl	6edc <__lshift>
    5d8e:	900a      	str	r0, [sp, #40]	; 0x28
    5d90:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d92:	2800      	cmp	r0, #0
    5d94:	dd05      	ble.n	5da2 <_dtoa_r+0x8a2>
    5d96:	1c39      	adds	r1, r7, #0
    5d98:	9807      	ldr	r0, [sp, #28]
    5d9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d9c:	f001 f89e 	bl	6edc <__lshift>
    5da0:	1c07      	adds	r7, r0, #0
    5da2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5da4:	2900      	cmp	r1, #0
    5da6:	d01b      	beq.n	5de0 <_dtoa_r+0x8e0>
    5da8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5daa:	1c39      	adds	r1, r7, #0
    5dac:	f001 f8e8 	bl	6f80 <__mcmp>
    5db0:	2800      	cmp	r0, #0
    5db2:	da15      	bge.n	5de0 <_dtoa_r+0x8e0>
    5db4:	9a06      	ldr	r2, [sp, #24]
    5db6:	2300      	movs	r3, #0
    5db8:	3a01      	subs	r2, #1
    5dba:	9206      	str	r2, [sp, #24]
    5dbc:	9807      	ldr	r0, [sp, #28]
    5dbe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5dc0:	220a      	movs	r2, #10
    5dc2:	f000 feda 	bl	6b7a <__multadd>
    5dc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5dc8:	900a      	str	r0, [sp, #40]	; 0x28
    5dca:	9810      	ldr	r0, [sp, #64]	; 0x40
    5dcc:	9308      	str	r3, [sp, #32]
    5dce:	2800      	cmp	r0, #0
    5dd0:	d006      	beq.n	5de0 <_dtoa_r+0x8e0>
    5dd2:	1c31      	adds	r1, r6, #0
    5dd4:	9807      	ldr	r0, [sp, #28]
    5dd6:	220a      	movs	r2, #10
    5dd8:	2300      	movs	r3, #0
    5dda:	f000 fece 	bl	6b7a <__multadd>
    5dde:	1c06      	adds	r6, r0, #0
    5de0:	9908      	ldr	r1, [sp, #32]
    5de2:	2900      	cmp	r1, #0
    5de4:	dc2a      	bgt.n	5e3c <_dtoa_r+0x93c>
    5de6:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5de8:	2a02      	cmp	r2, #2
    5dea:	dd27      	ble.n	5e3c <_dtoa_r+0x93c>
    5dec:	2900      	cmp	r1, #0
    5dee:	d111      	bne.n	5e14 <_dtoa_r+0x914>
    5df0:	1c39      	adds	r1, r7, #0
    5df2:	9807      	ldr	r0, [sp, #28]
    5df4:	2205      	movs	r2, #5
    5df6:	9b08      	ldr	r3, [sp, #32]
    5df8:	f000 febf 	bl	6b7a <__multadd>
    5dfc:	1c07      	adds	r7, r0, #0
    5dfe:	1c39      	adds	r1, r7, #0
    5e00:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e02:	f001 f8bd 	bl	6f80 <__mcmp>
    5e06:	2800      	cmp	r0, #0
    5e08:	dc0d      	bgt.n	5e26 <_dtoa_r+0x926>
    5e0a:	e003      	b.n	5e14 <_dtoa_r+0x914>
    5e0c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5e0e:	e000      	b.n	5e12 <_dtoa_r+0x912>
    5e10:	2700      	movs	r7, #0
    5e12:	1c3e      	adds	r6, r7, #0
    5e14:	9c21      	ldr	r4, [sp, #132]	; 0x84
    5e16:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5e18:	43e4      	mvns	r4, r4
    5e1a:	9406      	str	r4, [sp, #24]
    5e1c:	e00b      	b.n	5e36 <_dtoa_r+0x936>
    5e1e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5e20:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5e22:	9506      	str	r5, [sp, #24]
    5e24:	1c3e      	adds	r6, r7, #0
    5e26:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5e28:	2331      	movs	r3, #49	; 0x31
    5e2a:	7023      	strb	r3, [r4, #0]
    5e2c:	9c06      	ldr	r4, [sp, #24]
    5e2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5e30:	3401      	adds	r4, #1
    5e32:	3501      	adds	r5, #1
    5e34:	9406      	str	r4, [sp, #24]
    5e36:	9602      	str	r6, [sp, #8]
    5e38:	2600      	movs	r6, #0
    5e3a:	e10f      	b.n	605c <_dtoa_r+0xb5c>
    5e3c:	9810      	ldr	r0, [sp, #64]	; 0x40
    5e3e:	2800      	cmp	r0, #0
    5e40:	d100      	bne.n	5e44 <_dtoa_r+0x944>
    5e42:	e0c5      	b.n	5fd0 <_dtoa_r+0xad0>
    5e44:	2c00      	cmp	r4, #0
    5e46:	dd05      	ble.n	5e54 <_dtoa_r+0x954>
    5e48:	1c31      	adds	r1, r6, #0
    5e4a:	9807      	ldr	r0, [sp, #28]
    5e4c:	1c22      	adds	r2, r4, #0
    5e4e:	f001 f845 	bl	6edc <__lshift>
    5e52:	1c06      	adds	r6, r0, #0
    5e54:	9602      	str	r6, [sp, #8]
    5e56:	2d00      	cmp	r5, #0
    5e58:	d012      	beq.n	5e80 <_dtoa_r+0x980>
    5e5a:	6871      	ldr	r1, [r6, #4]
    5e5c:	9807      	ldr	r0, [sp, #28]
    5e5e:	f000 fe3b 	bl	6ad8 <_Balloc>
    5e62:	6932      	ldr	r2, [r6, #16]
    5e64:	1c31      	adds	r1, r6, #0
    5e66:	3202      	adds	r2, #2
    5e68:	1c04      	adds	r4, r0, #0
    5e6a:	0092      	lsls	r2, r2, #2
    5e6c:	310c      	adds	r1, #12
    5e6e:	300c      	adds	r0, #12
    5e70:	f7fd fb0c 	bl	348c <memcpy>
    5e74:	9807      	ldr	r0, [sp, #28]
    5e76:	1c21      	adds	r1, r4, #0
    5e78:	2201      	movs	r2, #1
    5e7a:	f001 f82f 	bl	6edc <__lshift>
    5e7e:	9002      	str	r0, [sp, #8]
    5e80:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5e82:	9d08      	ldr	r5, [sp, #32]
    5e84:	1c23      	adds	r3, r4, #0
    5e86:	3b01      	subs	r3, #1
    5e88:	195b      	adds	r3, r3, r5
    5e8a:	9409      	str	r4, [sp, #36]	; 0x24
    5e8c:	9310      	str	r3, [sp, #64]	; 0x40
    5e8e:	1c39      	adds	r1, r7, #0
    5e90:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e92:	f7ff faa9 	bl	53e8 <quorem>
    5e96:	1c31      	adds	r1, r6, #0
    5e98:	900d      	str	r0, [sp, #52]	; 0x34
    5e9a:	1c04      	adds	r4, r0, #0
    5e9c:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e9e:	f001 f86f 	bl	6f80 <__mcmp>
    5ea2:	1c39      	adds	r1, r7, #0
    5ea4:	900c      	str	r0, [sp, #48]	; 0x30
    5ea6:	9a02      	ldr	r2, [sp, #8]
    5ea8:	9807      	ldr	r0, [sp, #28]
    5eaa:	f001 f884 	bl	6fb6 <__mdiff>
    5eae:	1c05      	adds	r5, r0, #0
    5eb0:	68c0      	ldr	r0, [r0, #12]
    5eb2:	3430      	adds	r4, #48	; 0x30
    5eb4:	2800      	cmp	r0, #0
    5eb6:	d105      	bne.n	5ec4 <_dtoa_r+0x9c4>
    5eb8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5eba:	1c29      	adds	r1, r5, #0
    5ebc:	f001 f860 	bl	6f80 <__mcmp>
    5ec0:	9008      	str	r0, [sp, #32]
    5ec2:	e001      	b.n	5ec8 <_dtoa_r+0x9c8>
    5ec4:	2101      	movs	r1, #1
    5ec6:	9108      	str	r1, [sp, #32]
    5ec8:	1c29      	adds	r1, r5, #0
    5eca:	9807      	ldr	r0, [sp, #28]
    5ecc:	f000 fe3c 	bl	6b48 <_Bfree>
    5ed0:	9b08      	ldr	r3, [sp, #32]
    5ed2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5ed4:	432b      	orrs	r3, r5
    5ed6:	d10d      	bne.n	5ef4 <_dtoa_r+0x9f4>
    5ed8:	9804      	ldr	r0, [sp, #16]
    5eda:	2301      	movs	r3, #1
    5edc:	4203      	tst	r3, r0
    5ede:	d109      	bne.n	5ef4 <_dtoa_r+0x9f4>
    5ee0:	2c39      	cmp	r4, #57	; 0x39
    5ee2:	d044      	beq.n	5f6e <_dtoa_r+0xa6e>
    5ee4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5ee6:	2d00      	cmp	r5, #0
    5ee8:	dd01      	ble.n	5eee <_dtoa_r+0x9ee>
    5eea:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5eec:	3431      	adds	r4, #49	; 0x31
    5eee:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5ef0:	3501      	adds	r5, #1
    5ef2:	e044      	b.n	5f7e <_dtoa_r+0xa7e>
    5ef4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5ef6:	2d00      	cmp	r5, #0
    5ef8:	da03      	bge.n	5f02 <_dtoa_r+0xa02>
    5efa:	9d08      	ldr	r5, [sp, #32]
    5efc:	2d00      	cmp	r5, #0
    5efe:	dc17      	bgt.n	5f30 <_dtoa_r+0xa30>
    5f00:	e028      	b.n	5f54 <_dtoa_r+0xa54>
    5f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5f04:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5f06:	432b      	orrs	r3, r5
    5f08:	d129      	bne.n	5f5e <_dtoa_r+0xa5e>
    5f0a:	9804      	ldr	r0, [sp, #16]
    5f0c:	2301      	movs	r3, #1
    5f0e:	4203      	tst	r3, r0
    5f10:	d125      	bne.n	5f5e <_dtoa_r+0xa5e>
    5f12:	e7f2      	b.n	5efa <_dtoa_r+0x9fa>
    5f14:	46c0      	nop			; (mov r8, r8)
    5f16:	46c0      	nop			; (mov r8, r8)
    5f18:	00000000 	.word	0x00000000
    5f1c:	40240000 	.word	0x40240000
	...
    5f28:	00000433 	.word	0x00000433
    5f2c:	7ff00000 	.word	0x7ff00000
    5f30:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f32:	9807      	ldr	r0, [sp, #28]
    5f34:	2201      	movs	r2, #1
    5f36:	f000 ffd1 	bl	6edc <__lshift>
    5f3a:	1c39      	adds	r1, r7, #0
    5f3c:	900a      	str	r0, [sp, #40]	; 0x28
    5f3e:	f001 f81f 	bl	6f80 <__mcmp>
    5f42:	2800      	cmp	r0, #0
    5f44:	dc02      	bgt.n	5f4c <_dtoa_r+0xa4c>
    5f46:	d105      	bne.n	5f54 <_dtoa_r+0xa54>
    5f48:	07e1      	lsls	r1, r4, #31
    5f4a:	d503      	bpl.n	5f54 <_dtoa_r+0xa54>
    5f4c:	2c39      	cmp	r4, #57	; 0x39
    5f4e:	d00e      	beq.n	5f6e <_dtoa_r+0xa6e>
    5f50:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5f52:	3431      	adds	r4, #49	; 0x31
    5f54:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f56:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5f58:	3501      	adds	r5, #1
    5f5a:	7014      	strb	r4, [r2, #0]
    5f5c:	e07e      	b.n	605c <_dtoa_r+0xb5c>
    5f5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f60:	3501      	adds	r5, #1
    5f62:	950c      	str	r5, [sp, #48]	; 0x30
    5f64:	9d08      	ldr	r5, [sp, #32]
    5f66:	2d00      	cmp	r5, #0
    5f68:	dd0c      	ble.n	5f84 <_dtoa_r+0xa84>
    5f6a:	2c39      	cmp	r4, #57	; 0x39
    5f6c:	d105      	bne.n	5f7a <_dtoa_r+0xa7a>
    5f6e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f70:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5f72:	2339      	movs	r3, #57	; 0x39
    5f74:	3501      	adds	r5, #1
    5f76:	7023      	strb	r3, [r4, #0]
    5f78:	e05b      	b.n	6032 <_dtoa_r+0xb32>
    5f7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f7c:	3401      	adds	r4, #1
    5f7e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f80:	7004      	strb	r4, [r0, #0]
    5f82:	e06b      	b.n	605c <_dtoa_r+0xb5c>
    5f84:	9909      	ldr	r1, [sp, #36]	; 0x24
    5f86:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5f88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f8a:	700c      	strb	r4, [r1, #0]
    5f8c:	4291      	cmp	r1, r2
    5f8e:	d03d      	beq.n	600c <_dtoa_r+0xb0c>
    5f90:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f92:	220a      	movs	r2, #10
    5f94:	2300      	movs	r3, #0
    5f96:	9807      	ldr	r0, [sp, #28]
    5f98:	f000 fdef 	bl	6b7a <__multadd>
    5f9c:	9c02      	ldr	r4, [sp, #8]
    5f9e:	900a      	str	r0, [sp, #40]	; 0x28
    5fa0:	1c31      	adds	r1, r6, #0
    5fa2:	9807      	ldr	r0, [sp, #28]
    5fa4:	220a      	movs	r2, #10
    5fa6:	2300      	movs	r3, #0
    5fa8:	42a6      	cmp	r6, r4
    5faa:	d104      	bne.n	5fb6 <_dtoa_r+0xab6>
    5fac:	f000 fde5 	bl	6b7a <__multadd>
    5fb0:	1c06      	adds	r6, r0, #0
    5fb2:	9002      	str	r0, [sp, #8]
    5fb4:	e009      	b.n	5fca <_dtoa_r+0xaca>
    5fb6:	f000 fde0 	bl	6b7a <__multadd>
    5fba:	9902      	ldr	r1, [sp, #8]
    5fbc:	1c06      	adds	r6, r0, #0
    5fbe:	220a      	movs	r2, #10
    5fc0:	9807      	ldr	r0, [sp, #28]
    5fc2:	2300      	movs	r3, #0
    5fc4:	f000 fdd9 	bl	6b7a <__multadd>
    5fc8:	9002      	str	r0, [sp, #8]
    5fca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5fcc:	9509      	str	r5, [sp, #36]	; 0x24
    5fce:	e75e      	b.n	5e8e <_dtoa_r+0x98e>
    5fd0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5fd2:	1c39      	adds	r1, r7, #0
    5fd4:	980a      	ldr	r0, [sp, #40]	; 0x28
    5fd6:	f7ff fa07 	bl	53e8 <quorem>
    5fda:	1c04      	adds	r4, r0, #0
    5fdc:	3430      	adds	r4, #48	; 0x30
    5fde:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5fe0:	9908      	ldr	r1, [sp, #32]
    5fe2:	702c      	strb	r4, [r5, #0]
    5fe4:	3501      	adds	r5, #1
    5fe6:	1a2b      	subs	r3, r5, r0
    5fe8:	428b      	cmp	r3, r1
    5fea:	db07      	blt.n	5ffc <_dtoa_r+0xafc>
    5fec:	1e0b      	subs	r3, r1, #0
    5fee:	dc00      	bgt.n	5ff2 <_dtoa_r+0xaf2>
    5ff0:	2301      	movs	r3, #1
    5ff2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5ff4:	9602      	str	r6, [sp, #8]
    5ff6:	18d5      	adds	r5, r2, r3
    5ff8:	2600      	movs	r6, #0
    5ffa:	e007      	b.n	600c <_dtoa_r+0xb0c>
    5ffc:	9807      	ldr	r0, [sp, #28]
    5ffe:	990a      	ldr	r1, [sp, #40]	; 0x28
    6000:	220a      	movs	r2, #10
    6002:	2300      	movs	r3, #0
    6004:	f000 fdb9 	bl	6b7a <__multadd>
    6008:	900a      	str	r0, [sp, #40]	; 0x28
    600a:	e7e2      	b.n	5fd2 <_dtoa_r+0xad2>
    600c:	990a      	ldr	r1, [sp, #40]	; 0x28
    600e:	9807      	ldr	r0, [sp, #28]
    6010:	2201      	movs	r2, #1
    6012:	f000 ff63 	bl	6edc <__lshift>
    6016:	1c39      	adds	r1, r7, #0
    6018:	900a      	str	r0, [sp, #40]	; 0x28
    601a:	f000 ffb1 	bl	6f80 <__mcmp>
    601e:	2800      	cmp	r0, #0
    6020:	dc07      	bgt.n	6032 <_dtoa_r+0xb32>
    6022:	d115      	bne.n	6050 <_dtoa_r+0xb50>
    6024:	07e3      	lsls	r3, r4, #31
    6026:	d404      	bmi.n	6032 <_dtoa_r+0xb32>
    6028:	e012      	b.n	6050 <_dtoa_r+0xb50>
    602a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    602c:	42a3      	cmp	r3, r4
    602e:	d005      	beq.n	603c <_dtoa_r+0xb3c>
    6030:	1c1d      	adds	r5, r3, #0
    6032:	1e6b      	subs	r3, r5, #1
    6034:	781a      	ldrb	r2, [r3, #0]
    6036:	2a39      	cmp	r2, #57	; 0x39
    6038:	d0f7      	beq.n	602a <_dtoa_r+0xb2a>
    603a:	e006      	b.n	604a <_dtoa_r+0xb4a>
    603c:	9c06      	ldr	r4, [sp, #24]
    603e:	2331      	movs	r3, #49	; 0x31
    6040:	3401      	adds	r4, #1
    6042:	9406      	str	r4, [sp, #24]
    6044:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6046:	7023      	strb	r3, [r4, #0]
    6048:	e008      	b.n	605c <_dtoa_r+0xb5c>
    604a:	3201      	adds	r2, #1
    604c:	701a      	strb	r2, [r3, #0]
    604e:	e005      	b.n	605c <_dtoa_r+0xb5c>
    6050:	1e6b      	subs	r3, r5, #1
    6052:	781a      	ldrb	r2, [r3, #0]
    6054:	2a30      	cmp	r2, #48	; 0x30
    6056:	d101      	bne.n	605c <_dtoa_r+0xb5c>
    6058:	1c1d      	adds	r5, r3, #0
    605a:	e7f9      	b.n	6050 <_dtoa_r+0xb50>
    605c:	9807      	ldr	r0, [sp, #28]
    605e:	1c39      	adds	r1, r7, #0
    6060:	f000 fd72 	bl	6b48 <_Bfree>
    6064:	9c02      	ldr	r4, [sp, #8]
    6066:	2c00      	cmp	r4, #0
    6068:	d00e      	beq.n	6088 <_dtoa_r+0xb88>
    606a:	2e00      	cmp	r6, #0
    606c:	d005      	beq.n	607a <_dtoa_r+0xb7a>
    606e:	42a6      	cmp	r6, r4
    6070:	d003      	beq.n	607a <_dtoa_r+0xb7a>
    6072:	9807      	ldr	r0, [sp, #28]
    6074:	1c31      	adds	r1, r6, #0
    6076:	f000 fd67 	bl	6b48 <_Bfree>
    607a:	9807      	ldr	r0, [sp, #28]
    607c:	9902      	ldr	r1, [sp, #8]
    607e:	f000 fd63 	bl	6b48 <_Bfree>
    6082:	e001      	b.n	6088 <_dtoa_r+0xb88>
    6084:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6086:	9406      	str	r4, [sp, #24]
    6088:	9807      	ldr	r0, [sp, #28]
    608a:	990a      	ldr	r1, [sp, #40]	; 0x28
    608c:	f000 fd5c 	bl	6b48 <_Bfree>
    6090:	2300      	movs	r3, #0
    6092:	702b      	strb	r3, [r5, #0]
    6094:	9b06      	ldr	r3, [sp, #24]
    6096:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6098:	3301      	adds	r3, #1
    609a:	6023      	str	r3, [r4, #0]
    609c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    609e:	2c00      	cmp	r4, #0
    60a0:	d003      	beq.n	60aa <_dtoa_r+0xbaa>
    60a2:	6025      	str	r5, [r4, #0]
    60a4:	e001      	b.n	60aa <_dtoa_r+0xbaa>
    60a6:	4802      	ldr	r0, [pc, #8]	; (60b0 <_dtoa_r+0xbb0>)
    60a8:	e000      	b.n	60ac <_dtoa_r+0xbac>
    60aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    60ac:	b01b      	add	sp, #108	; 0x6c
    60ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60b0:	00009b19 	.word	0x00009b19
    60b4:	46c0      	nop			; (mov r8, r8)
    60b6:	46c0      	nop			; (mov r8, r8)

000060b8 <__sflush_r>:
    60b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    60ba:	898b      	ldrh	r3, [r1, #12]
    60bc:	1c05      	adds	r5, r0, #0
    60be:	1c0c      	adds	r4, r1, #0
    60c0:	0719      	lsls	r1, r3, #28
    60c2:	d45e      	bmi.n	6182 <__sflush_r+0xca>
    60c4:	6862      	ldr	r2, [r4, #4]
    60c6:	2a00      	cmp	r2, #0
    60c8:	dc02      	bgt.n	60d0 <__sflush_r+0x18>
    60ca:	6c27      	ldr	r7, [r4, #64]	; 0x40
    60cc:	2f00      	cmp	r7, #0
    60ce:	dd1a      	ble.n	6106 <__sflush_r+0x4e>
    60d0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    60d2:	2f00      	cmp	r7, #0
    60d4:	d017      	beq.n	6106 <__sflush_r+0x4e>
    60d6:	2200      	movs	r2, #0
    60d8:	682e      	ldr	r6, [r5, #0]
    60da:	602a      	str	r2, [r5, #0]
    60dc:	2280      	movs	r2, #128	; 0x80
    60de:	0152      	lsls	r2, r2, #5
    60e0:	401a      	ands	r2, r3
    60e2:	d001      	beq.n	60e8 <__sflush_r+0x30>
    60e4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    60e6:	e015      	b.n	6114 <__sflush_r+0x5c>
    60e8:	1c28      	adds	r0, r5, #0
    60ea:	6a21      	ldr	r1, [r4, #32]
    60ec:	2301      	movs	r3, #1
    60ee:	47b8      	blx	r7
    60f0:	1c02      	adds	r2, r0, #0
    60f2:	1c41      	adds	r1, r0, #1
    60f4:	d10e      	bne.n	6114 <__sflush_r+0x5c>
    60f6:	682b      	ldr	r3, [r5, #0]
    60f8:	2b00      	cmp	r3, #0
    60fa:	d00b      	beq.n	6114 <__sflush_r+0x5c>
    60fc:	2b1d      	cmp	r3, #29
    60fe:	d001      	beq.n	6104 <__sflush_r+0x4c>
    6100:	2b16      	cmp	r3, #22
    6102:	d102      	bne.n	610a <__sflush_r+0x52>
    6104:	602e      	str	r6, [r5, #0]
    6106:	2000      	movs	r0, #0
    6108:	e05e      	b.n	61c8 <__sflush_r+0x110>
    610a:	89a3      	ldrh	r3, [r4, #12]
    610c:	2140      	movs	r1, #64	; 0x40
    610e:	430b      	orrs	r3, r1
    6110:	81a3      	strh	r3, [r4, #12]
    6112:	e059      	b.n	61c8 <__sflush_r+0x110>
    6114:	89a3      	ldrh	r3, [r4, #12]
    6116:	075f      	lsls	r7, r3, #29
    6118:	d506      	bpl.n	6128 <__sflush_r+0x70>
    611a:	6861      	ldr	r1, [r4, #4]
    611c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    611e:	1a52      	subs	r2, r2, r1
    6120:	2b00      	cmp	r3, #0
    6122:	d001      	beq.n	6128 <__sflush_r+0x70>
    6124:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6126:	1bd2      	subs	r2, r2, r7
    6128:	1c28      	adds	r0, r5, #0
    612a:	6a21      	ldr	r1, [r4, #32]
    612c:	2300      	movs	r3, #0
    612e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6130:	47b8      	blx	r7
    6132:	89a2      	ldrh	r2, [r4, #12]
    6134:	1c41      	adds	r1, r0, #1
    6136:	d106      	bne.n	6146 <__sflush_r+0x8e>
    6138:	682b      	ldr	r3, [r5, #0]
    613a:	2b00      	cmp	r3, #0
    613c:	d003      	beq.n	6146 <__sflush_r+0x8e>
    613e:	2b1d      	cmp	r3, #29
    6140:	d001      	beq.n	6146 <__sflush_r+0x8e>
    6142:	2b16      	cmp	r3, #22
    6144:	d119      	bne.n	617a <__sflush_r+0xc2>
    6146:	2300      	movs	r3, #0
    6148:	6063      	str	r3, [r4, #4]
    614a:	6923      	ldr	r3, [r4, #16]
    614c:	6023      	str	r3, [r4, #0]
    614e:	04d7      	lsls	r7, r2, #19
    6150:	d505      	bpl.n	615e <__sflush_r+0xa6>
    6152:	1c41      	adds	r1, r0, #1
    6154:	d102      	bne.n	615c <__sflush_r+0xa4>
    6156:	682a      	ldr	r2, [r5, #0]
    6158:	2a00      	cmp	r2, #0
    615a:	d100      	bne.n	615e <__sflush_r+0xa6>
    615c:	6560      	str	r0, [r4, #84]	; 0x54
    615e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6160:	602e      	str	r6, [r5, #0]
    6162:	2900      	cmp	r1, #0
    6164:	d0cf      	beq.n	6106 <__sflush_r+0x4e>
    6166:	1c23      	adds	r3, r4, #0
    6168:	3344      	adds	r3, #68	; 0x44
    616a:	4299      	cmp	r1, r3
    616c:	d002      	beq.n	6174 <__sflush_r+0xbc>
    616e:	1c28      	adds	r0, r5, #0
    6170:	f001 f8be 	bl	72f0 <_free_r>
    6174:	2000      	movs	r0, #0
    6176:	6360      	str	r0, [r4, #52]	; 0x34
    6178:	e026      	b.n	61c8 <__sflush_r+0x110>
    617a:	2340      	movs	r3, #64	; 0x40
    617c:	431a      	orrs	r2, r3
    617e:	81a2      	strh	r2, [r4, #12]
    6180:	e022      	b.n	61c8 <__sflush_r+0x110>
    6182:	6926      	ldr	r6, [r4, #16]
    6184:	2e00      	cmp	r6, #0
    6186:	d0be      	beq.n	6106 <__sflush_r+0x4e>
    6188:	6827      	ldr	r7, [r4, #0]
    618a:	2200      	movs	r2, #0
    618c:	1bbf      	subs	r7, r7, r6
    618e:	9701      	str	r7, [sp, #4]
    6190:	6026      	str	r6, [r4, #0]
    6192:	0799      	lsls	r1, r3, #30
    6194:	d100      	bne.n	6198 <__sflush_r+0xe0>
    6196:	6962      	ldr	r2, [r4, #20]
    6198:	60a2      	str	r2, [r4, #8]
    619a:	9f01      	ldr	r7, [sp, #4]
    619c:	2f00      	cmp	r7, #0
    619e:	ddb2      	ble.n	6106 <__sflush_r+0x4e>
    61a0:	1c28      	adds	r0, r5, #0
    61a2:	6a21      	ldr	r1, [r4, #32]
    61a4:	1c32      	adds	r2, r6, #0
    61a6:	9b01      	ldr	r3, [sp, #4]
    61a8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    61aa:	47b8      	blx	r7
    61ac:	2800      	cmp	r0, #0
    61ae:	dc06      	bgt.n	61be <__sflush_r+0x106>
    61b0:	89a3      	ldrh	r3, [r4, #12]
    61b2:	2240      	movs	r2, #64	; 0x40
    61b4:	4313      	orrs	r3, r2
    61b6:	2001      	movs	r0, #1
    61b8:	81a3      	strh	r3, [r4, #12]
    61ba:	4240      	negs	r0, r0
    61bc:	e004      	b.n	61c8 <__sflush_r+0x110>
    61be:	9f01      	ldr	r7, [sp, #4]
    61c0:	1836      	adds	r6, r6, r0
    61c2:	1a3f      	subs	r7, r7, r0
    61c4:	9701      	str	r7, [sp, #4]
    61c6:	e7e8      	b.n	619a <__sflush_r+0xe2>
    61c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000061cc <_fflush_r>:
    61cc:	690a      	ldr	r2, [r1, #16]
    61ce:	b538      	push	{r3, r4, r5, lr}
    61d0:	1c05      	adds	r5, r0, #0
    61d2:	1c0c      	adds	r4, r1, #0
    61d4:	2a00      	cmp	r2, #0
    61d6:	d101      	bne.n	61dc <_fflush_r+0x10>
    61d8:	2000      	movs	r0, #0
    61da:	e01c      	b.n	6216 <_fflush_r+0x4a>
    61dc:	2800      	cmp	r0, #0
    61de:	d004      	beq.n	61ea <_fflush_r+0x1e>
    61e0:	6983      	ldr	r3, [r0, #24]
    61e2:	2b00      	cmp	r3, #0
    61e4:	d101      	bne.n	61ea <_fflush_r+0x1e>
    61e6:	f000 f871 	bl	62cc <__sinit>
    61ea:	4b0b      	ldr	r3, [pc, #44]	; (6218 <_fflush_r+0x4c>)
    61ec:	429c      	cmp	r4, r3
    61ee:	d101      	bne.n	61f4 <_fflush_r+0x28>
    61f0:	686c      	ldr	r4, [r5, #4]
    61f2:	e008      	b.n	6206 <_fflush_r+0x3a>
    61f4:	4b09      	ldr	r3, [pc, #36]	; (621c <_fflush_r+0x50>)
    61f6:	429c      	cmp	r4, r3
    61f8:	d101      	bne.n	61fe <_fflush_r+0x32>
    61fa:	68ac      	ldr	r4, [r5, #8]
    61fc:	e003      	b.n	6206 <_fflush_r+0x3a>
    61fe:	4b08      	ldr	r3, [pc, #32]	; (6220 <_fflush_r+0x54>)
    6200:	429c      	cmp	r4, r3
    6202:	d100      	bne.n	6206 <_fflush_r+0x3a>
    6204:	68ec      	ldr	r4, [r5, #12]
    6206:	220c      	movs	r2, #12
    6208:	5ea3      	ldrsh	r3, [r4, r2]
    620a:	2b00      	cmp	r3, #0
    620c:	d0e4      	beq.n	61d8 <_fflush_r+0xc>
    620e:	1c28      	adds	r0, r5, #0
    6210:	1c21      	adds	r1, r4, #0
    6212:	f7ff ff51 	bl	60b8 <__sflush_r>
    6216:	bd38      	pop	{r3, r4, r5, pc}
    6218:	00009c4c 	.word	0x00009c4c
    621c:	00009c6c 	.word	0x00009c6c
    6220:	00009c8c 	.word	0x00009c8c

00006224 <_cleanup_r>:
    6224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6226:	1c04      	adds	r4, r0, #0
    6228:	1c07      	adds	r7, r0, #0
    622a:	3448      	adds	r4, #72	; 0x48
    622c:	2c00      	cmp	r4, #0
    622e:	d012      	beq.n	6256 <_cleanup_r+0x32>
    6230:	68a5      	ldr	r5, [r4, #8]
    6232:	6866      	ldr	r6, [r4, #4]
    6234:	3e01      	subs	r6, #1
    6236:	d40c      	bmi.n	6252 <_cleanup_r+0x2e>
    6238:	89ab      	ldrh	r3, [r5, #12]
    623a:	2b01      	cmp	r3, #1
    623c:	d907      	bls.n	624e <_cleanup_r+0x2a>
    623e:	220e      	movs	r2, #14
    6240:	5eab      	ldrsh	r3, [r5, r2]
    6242:	3301      	adds	r3, #1
    6244:	d003      	beq.n	624e <_cleanup_r+0x2a>
    6246:	1c38      	adds	r0, r7, #0
    6248:	1c29      	adds	r1, r5, #0
    624a:	f7ff ffbf 	bl	61cc <_fflush_r>
    624e:	3568      	adds	r5, #104	; 0x68
    6250:	e7f0      	b.n	6234 <_cleanup_r+0x10>
    6252:	6824      	ldr	r4, [r4, #0]
    6254:	e7ea      	b.n	622c <_cleanup_r+0x8>
    6256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006258 <std.isra.0>:
    6258:	2300      	movs	r3, #0
    625a:	b510      	push	{r4, lr}
    625c:	1c04      	adds	r4, r0, #0
    625e:	6003      	str	r3, [r0, #0]
    6260:	6043      	str	r3, [r0, #4]
    6262:	6083      	str	r3, [r0, #8]
    6264:	8181      	strh	r1, [r0, #12]
    6266:	6643      	str	r3, [r0, #100]	; 0x64
    6268:	81c2      	strh	r2, [r0, #14]
    626a:	6103      	str	r3, [r0, #16]
    626c:	6143      	str	r3, [r0, #20]
    626e:	6183      	str	r3, [r0, #24]
    6270:	1c19      	adds	r1, r3, #0
    6272:	2208      	movs	r2, #8
    6274:	305c      	adds	r0, #92	; 0x5c
    6276:	f7fd f912 	bl	349e <memset>
    627a:	4b05      	ldr	r3, [pc, #20]	; (6290 <std.isra.0+0x38>)
    627c:	6224      	str	r4, [r4, #32]
    627e:	6263      	str	r3, [r4, #36]	; 0x24
    6280:	4b04      	ldr	r3, [pc, #16]	; (6294 <std.isra.0+0x3c>)
    6282:	62a3      	str	r3, [r4, #40]	; 0x28
    6284:	4b04      	ldr	r3, [pc, #16]	; (6298 <std.isra.0+0x40>)
    6286:	62e3      	str	r3, [r4, #44]	; 0x2c
    6288:	4b04      	ldr	r3, [pc, #16]	; (629c <std.isra.0+0x44>)
    628a:	6323      	str	r3, [r4, #48]	; 0x30
    628c:	bd10      	pop	{r4, pc}
    628e:	46c0      	nop			; (mov r8, r8)
    6290:	00007499 	.word	0x00007499
    6294:	000074c1 	.word	0x000074c1
    6298:	000074f9 	.word	0x000074f9
    629c:	00007525 	.word	0x00007525

000062a0 <__sfmoreglue>:
    62a0:	b570      	push	{r4, r5, r6, lr}
    62a2:	1e4b      	subs	r3, r1, #1
    62a4:	2568      	movs	r5, #104	; 0x68
    62a6:	435d      	muls	r5, r3
    62a8:	1c0e      	adds	r6, r1, #0
    62aa:	1c29      	adds	r1, r5, #0
    62ac:	3174      	adds	r1, #116	; 0x74
    62ae:	f001 f867 	bl	7380 <_malloc_r>
    62b2:	1e04      	subs	r4, r0, #0
    62b4:	d008      	beq.n	62c8 <__sfmoreglue+0x28>
    62b6:	2100      	movs	r1, #0
    62b8:	6001      	str	r1, [r0, #0]
    62ba:	6046      	str	r6, [r0, #4]
    62bc:	1c2a      	adds	r2, r5, #0
    62be:	300c      	adds	r0, #12
    62c0:	60a0      	str	r0, [r4, #8]
    62c2:	3268      	adds	r2, #104	; 0x68
    62c4:	f7fd f8eb 	bl	349e <memset>
    62c8:	1c20      	adds	r0, r4, #0
    62ca:	bd70      	pop	{r4, r5, r6, pc}

000062cc <__sinit>:
    62cc:	6983      	ldr	r3, [r0, #24]
    62ce:	b513      	push	{r0, r1, r4, lr}
    62d0:	1c04      	adds	r4, r0, #0
    62d2:	2b00      	cmp	r3, #0
    62d4:	d127      	bne.n	6326 <__sinit+0x5a>
    62d6:	6483      	str	r3, [r0, #72]	; 0x48
    62d8:	64c3      	str	r3, [r0, #76]	; 0x4c
    62da:	6503      	str	r3, [r0, #80]	; 0x50
    62dc:	4b12      	ldr	r3, [pc, #72]	; (6328 <__sinit+0x5c>)
    62de:	4a13      	ldr	r2, [pc, #76]	; (632c <__sinit+0x60>)
    62e0:	681b      	ldr	r3, [r3, #0]
    62e2:	6282      	str	r2, [r0, #40]	; 0x28
    62e4:	4298      	cmp	r0, r3
    62e6:	d101      	bne.n	62ec <__sinit+0x20>
    62e8:	2301      	movs	r3, #1
    62ea:	6183      	str	r3, [r0, #24]
    62ec:	1c20      	adds	r0, r4, #0
    62ee:	f000 f81f 	bl	6330 <__sfp>
    62f2:	6060      	str	r0, [r4, #4]
    62f4:	1c20      	adds	r0, r4, #0
    62f6:	f000 f81b 	bl	6330 <__sfp>
    62fa:	60a0      	str	r0, [r4, #8]
    62fc:	1c20      	adds	r0, r4, #0
    62fe:	f000 f817 	bl	6330 <__sfp>
    6302:	2104      	movs	r1, #4
    6304:	60e0      	str	r0, [r4, #12]
    6306:	2200      	movs	r2, #0
    6308:	6860      	ldr	r0, [r4, #4]
    630a:	f7ff ffa5 	bl	6258 <std.isra.0>
    630e:	68a0      	ldr	r0, [r4, #8]
    6310:	2109      	movs	r1, #9
    6312:	2201      	movs	r2, #1
    6314:	f7ff ffa0 	bl	6258 <std.isra.0>
    6318:	68e0      	ldr	r0, [r4, #12]
    631a:	2112      	movs	r1, #18
    631c:	2202      	movs	r2, #2
    631e:	f7ff ff9b 	bl	6258 <std.isra.0>
    6322:	2301      	movs	r3, #1
    6324:	61a3      	str	r3, [r4, #24]
    6326:	bd13      	pop	{r0, r1, r4, pc}
    6328:	00009aa4 	.word	0x00009aa4
    632c:	00006225 	.word	0x00006225

00006330 <__sfp>:
    6330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6332:	4b1d      	ldr	r3, [pc, #116]	; (63a8 <__sfp+0x78>)
    6334:	1c07      	adds	r7, r0, #0
    6336:	681e      	ldr	r6, [r3, #0]
    6338:	69b2      	ldr	r2, [r6, #24]
    633a:	2a00      	cmp	r2, #0
    633c:	d102      	bne.n	6344 <__sfp+0x14>
    633e:	1c30      	adds	r0, r6, #0
    6340:	f7ff ffc4 	bl	62cc <__sinit>
    6344:	3648      	adds	r6, #72	; 0x48
    6346:	68b4      	ldr	r4, [r6, #8]
    6348:	6873      	ldr	r3, [r6, #4]
    634a:	3b01      	subs	r3, #1
    634c:	d405      	bmi.n	635a <__sfp+0x2a>
    634e:	220c      	movs	r2, #12
    6350:	5ea5      	ldrsh	r5, [r4, r2]
    6352:	2d00      	cmp	r5, #0
    6354:	d010      	beq.n	6378 <__sfp+0x48>
    6356:	3468      	adds	r4, #104	; 0x68
    6358:	e7f7      	b.n	634a <__sfp+0x1a>
    635a:	6833      	ldr	r3, [r6, #0]
    635c:	2b00      	cmp	r3, #0
    635e:	d106      	bne.n	636e <__sfp+0x3e>
    6360:	1c38      	adds	r0, r7, #0
    6362:	2104      	movs	r1, #4
    6364:	f7ff ff9c 	bl	62a0 <__sfmoreglue>
    6368:	6030      	str	r0, [r6, #0]
    636a:	2800      	cmp	r0, #0
    636c:	d001      	beq.n	6372 <__sfp+0x42>
    636e:	6836      	ldr	r6, [r6, #0]
    6370:	e7e9      	b.n	6346 <__sfp+0x16>
    6372:	230c      	movs	r3, #12
    6374:	603b      	str	r3, [r7, #0]
    6376:	e016      	b.n	63a6 <__sfp+0x76>
    6378:	2301      	movs	r3, #1
    637a:	425b      	negs	r3, r3
    637c:	81e3      	strh	r3, [r4, #14]
    637e:	1c20      	adds	r0, r4, #0
    6380:	2301      	movs	r3, #1
    6382:	81a3      	strh	r3, [r4, #12]
    6384:	6665      	str	r5, [r4, #100]	; 0x64
    6386:	6025      	str	r5, [r4, #0]
    6388:	60a5      	str	r5, [r4, #8]
    638a:	6065      	str	r5, [r4, #4]
    638c:	6125      	str	r5, [r4, #16]
    638e:	6165      	str	r5, [r4, #20]
    6390:	61a5      	str	r5, [r4, #24]
    6392:	305c      	adds	r0, #92	; 0x5c
    6394:	1c29      	adds	r1, r5, #0
    6396:	2208      	movs	r2, #8
    6398:	f7fd f881 	bl	349e <memset>
    639c:	6365      	str	r5, [r4, #52]	; 0x34
    639e:	63a5      	str	r5, [r4, #56]	; 0x38
    63a0:	64a5      	str	r5, [r4, #72]	; 0x48
    63a2:	64e5      	str	r5, [r4, #76]	; 0x4c
    63a4:	1c20      	adds	r0, r4, #0
    63a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    63a8:	00009aa4 	.word	0x00009aa4

000063ac <rshift>:
    63ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    63ae:	1c03      	adds	r3, r0, #0
    63b0:	6906      	ldr	r6, [r0, #16]
    63b2:	3314      	adds	r3, #20
    63b4:	114c      	asrs	r4, r1, #5
    63b6:	1c1a      	adds	r2, r3, #0
    63b8:	42b4      	cmp	r4, r6
    63ba:	da27      	bge.n	640c <rshift+0x60>
    63bc:	00b6      	lsls	r6, r6, #2
    63be:	199e      	adds	r6, r3, r6
    63c0:	00a4      	lsls	r4, r4, #2
    63c2:	221f      	movs	r2, #31
    63c4:	9601      	str	r6, [sp, #4]
    63c6:	191c      	adds	r4, r3, r4
    63c8:	4011      	ands	r1, r2
    63ca:	d101      	bne.n	63d0 <rshift+0x24>
    63cc:	1c19      	adds	r1, r3, #0
    63ce:	e016      	b.n	63fe <rshift+0x52>
    63d0:	2220      	movs	r2, #32
    63d2:	cc20      	ldmia	r4!, {r5}
    63d4:	1a52      	subs	r2, r2, r1
    63d6:	4694      	mov	ip, r2
    63d8:	40cd      	lsrs	r5, r1
    63da:	1c1f      	adds	r7, r3, #0
    63dc:	9e01      	ldr	r6, [sp, #4]
    63de:	1c3a      	adds	r2, r7, #0
    63e0:	42b4      	cmp	r4, r6
    63e2:	d207      	bcs.n	63f4 <rshift+0x48>
    63e4:	6822      	ldr	r2, [r4, #0]
    63e6:	4666      	mov	r6, ip
    63e8:	40b2      	lsls	r2, r6
    63ea:	4315      	orrs	r5, r2
    63ec:	c720      	stmia	r7!, {r5}
    63ee:	cc20      	ldmia	r4!, {r5}
    63f0:	40cd      	lsrs	r5, r1
    63f2:	e7f3      	b.n	63dc <rshift+0x30>
    63f4:	603d      	str	r5, [r7, #0]
    63f6:	2d00      	cmp	r5, #0
    63f8:	d008      	beq.n	640c <rshift+0x60>
    63fa:	3204      	adds	r2, #4
    63fc:	e006      	b.n	640c <rshift+0x60>
    63fe:	9d01      	ldr	r5, [sp, #4]
    6400:	1c0a      	adds	r2, r1, #0
    6402:	42ac      	cmp	r4, r5
    6404:	d202      	bcs.n	640c <rshift+0x60>
    6406:	cc04      	ldmia	r4!, {r2}
    6408:	c104      	stmia	r1!, {r2}
    640a:	e7f8      	b.n	63fe <rshift+0x52>
    640c:	1ad3      	subs	r3, r2, r3
    640e:	109b      	asrs	r3, r3, #2
    6410:	6103      	str	r3, [r0, #16]
    6412:	d100      	bne.n	6416 <rshift+0x6a>
    6414:	6143      	str	r3, [r0, #20]
    6416:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00006418 <__hexdig_fun>:
    6418:	1c02      	adds	r2, r0, #0
    641a:	3a30      	subs	r2, #48	; 0x30
    641c:	1c03      	adds	r3, r0, #0
    641e:	2a09      	cmp	r2, #9
    6420:	d801      	bhi.n	6426 <__hexdig_fun+0xe>
    6422:	3b20      	subs	r3, #32
    6424:	e00b      	b.n	643e <__hexdig_fun+0x26>
    6426:	1c02      	adds	r2, r0, #0
    6428:	3a61      	subs	r2, #97	; 0x61
    642a:	2a05      	cmp	r2, #5
    642c:	d801      	bhi.n	6432 <__hexdig_fun+0x1a>
    642e:	3b47      	subs	r3, #71	; 0x47
    6430:	e005      	b.n	643e <__hexdig_fun+0x26>
    6432:	1c1a      	adds	r2, r3, #0
    6434:	3a41      	subs	r2, #65	; 0x41
    6436:	2000      	movs	r0, #0
    6438:	2a05      	cmp	r2, #5
    643a:	d801      	bhi.n	6440 <__hexdig_fun+0x28>
    643c:	3b27      	subs	r3, #39	; 0x27
    643e:	b2d8      	uxtb	r0, r3
    6440:	4770      	bx	lr

00006442 <__gethex>:
    6442:	b5f0      	push	{r4, r5, r6, r7, lr}
    6444:	b08f      	sub	sp, #60	; 0x3c
    6446:	9206      	str	r2, [sp, #24]
    6448:	930c      	str	r3, [sp, #48]	; 0x30
    644a:	910a      	str	r1, [sp, #40]	; 0x28
    644c:	9008      	str	r0, [sp, #32]
    644e:	f000 fac1 	bl	69d4 <_localeconv_r>
    6452:	6800      	ldr	r0, [r0, #0]
    6454:	900b      	str	r0, [sp, #44]	; 0x2c
    6456:	f7fd f915 	bl	3684 <strlen>
    645a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    645c:	9007      	str	r0, [sp, #28]
    645e:	182b      	adds	r3, r5, r0
    6460:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6462:	3b01      	subs	r3, #1
    6464:	781b      	ldrb	r3, [r3, #0]
    6466:	682a      	ldr	r2, [r5, #0]
    6468:	930d      	str	r3, [sp, #52]	; 0x34
    646a:	1c93      	adds	r3, r2, #2
    646c:	9305      	str	r3, [sp, #20]
    646e:	9d05      	ldr	r5, [sp, #20]
    6470:	1a99      	subs	r1, r3, r2
    6472:	7828      	ldrb	r0, [r5, #0]
    6474:	3902      	subs	r1, #2
    6476:	9109      	str	r1, [sp, #36]	; 0x24
    6478:	3301      	adds	r3, #1
    647a:	2830      	cmp	r0, #48	; 0x30
    647c:	d0f6      	beq.n	646c <__gethex+0x2a>
    647e:	f7ff ffcb 	bl	6418 <__hexdig_fun>
    6482:	1e06      	subs	r6, r0, #0
    6484:	d11f      	bne.n	64c6 <__gethex+0x84>
    6486:	9805      	ldr	r0, [sp, #20]
    6488:	990b      	ldr	r1, [sp, #44]	; 0x2c
    648a:	9a07      	ldr	r2, [sp, #28]
    648c:	f001 f850 	bl	7530 <strncmp>
    6490:	2800      	cmp	r0, #0
    6492:	d13b      	bne.n	650c <__gethex+0xca>
    6494:	9807      	ldr	r0, [sp, #28]
    6496:	182f      	adds	r7, r5, r0
    6498:	7838      	ldrb	r0, [r7, #0]
    649a:	f7ff ffbd 	bl	6418 <__hexdig_fun>
    649e:	2800      	cmp	r0, #0
    64a0:	d037      	beq.n	6512 <__gethex+0xd0>
    64a2:	9705      	str	r7, [sp, #20]
    64a4:	9d05      	ldr	r5, [sp, #20]
    64a6:	7828      	ldrb	r0, [r5, #0]
    64a8:	2830      	cmp	r0, #48	; 0x30
    64aa:	d103      	bne.n	64b4 <__gethex+0x72>
    64ac:	9d05      	ldr	r5, [sp, #20]
    64ae:	3501      	adds	r5, #1
    64b0:	9505      	str	r5, [sp, #20]
    64b2:	e7f7      	b.n	64a4 <__gethex+0x62>
    64b4:	f7ff ffb0 	bl	6418 <__hexdig_fun>
    64b8:	4245      	negs	r5, r0
    64ba:	4145      	adcs	r5, r0
    64bc:	9503      	str	r5, [sp, #12]
    64be:	2501      	movs	r5, #1
    64c0:	1c3e      	adds	r6, r7, #0
    64c2:	9509      	str	r5, [sp, #36]	; 0x24
    64c4:	e002      	b.n	64cc <__gethex+0x8a>
    64c6:	2500      	movs	r5, #0
    64c8:	9503      	str	r5, [sp, #12]
    64ca:	1c2e      	adds	r6, r5, #0
    64cc:	9f05      	ldr	r7, [sp, #20]
    64ce:	7838      	ldrb	r0, [r7, #0]
    64d0:	f7ff ffa2 	bl	6418 <__hexdig_fun>
    64d4:	2800      	cmp	r0, #0
    64d6:	d001      	beq.n	64dc <__gethex+0x9a>
    64d8:	3701      	adds	r7, #1
    64da:	e7f8      	b.n	64ce <__gethex+0x8c>
    64dc:	1c38      	adds	r0, r7, #0
    64de:	990b      	ldr	r1, [sp, #44]	; 0x2c
    64e0:	9a07      	ldr	r2, [sp, #28]
    64e2:	f001 f825 	bl	7530 <strncmp>
    64e6:	2800      	cmp	r0, #0
    64e8:	d10b      	bne.n	6502 <__gethex+0xc0>
    64ea:	2e00      	cmp	r6, #0
    64ec:	d10b      	bne.n	6506 <__gethex+0xc4>
    64ee:	9d07      	ldr	r5, [sp, #28]
    64f0:	197f      	adds	r7, r7, r5
    64f2:	1c3e      	adds	r6, r7, #0
    64f4:	7838      	ldrb	r0, [r7, #0]
    64f6:	f7ff ff8f 	bl	6418 <__hexdig_fun>
    64fa:	2800      	cmp	r0, #0
    64fc:	d001      	beq.n	6502 <__gethex+0xc0>
    64fe:	3701      	adds	r7, #1
    6500:	e7f8      	b.n	64f4 <__gethex+0xb2>
    6502:	2e00      	cmp	r6, #0
    6504:	d009      	beq.n	651a <__gethex+0xd8>
    6506:	1bf6      	subs	r6, r6, r7
    6508:	00b6      	lsls	r6, r6, #2
    650a:	e006      	b.n	651a <__gethex+0xd8>
    650c:	9f05      	ldr	r7, [sp, #20]
    650e:	9604      	str	r6, [sp, #16]
    6510:	e000      	b.n	6514 <__gethex+0xd2>
    6512:	9004      	str	r0, [sp, #16]
    6514:	2501      	movs	r5, #1
    6516:	9503      	str	r5, [sp, #12]
    6518:	e000      	b.n	651c <__gethex+0xda>
    651a:	9604      	str	r6, [sp, #16]
    651c:	783b      	ldrb	r3, [r7, #0]
    651e:	2b50      	cmp	r3, #80	; 0x50
    6520:	d001      	beq.n	6526 <__gethex+0xe4>
    6522:	2b70      	cmp	r3, #112	; 0x70
    6524:	d127      	bne.n	6576 <__gethex+0x134>
    6526:	787b      	ldrb	r3, [r7, #1]
    6528:	2b2b      	cmp	r3, #43	; 0x2b
    652a:	d004      	beq.n	6536 <__gethex+0xf4>
    652c:	2b2d      	cmp	r3, #45	; 0x2d
    652e:	d004      	beq.n	653a <__gethex+0xf8>
    6530:	1c7c      	adds	r4, r7, #1
    6532:	2600      	movs	r6, #0
    6534:	e003      	b.n	653e <__gethex+0xfc>
    6536:	2600      	movs	r6, #0
    6538:	e000      	b.n	653c <__gethex+0xfa>
    653a:	2601      	movs	r6, #1
    653c:	1cbc      	adds	r4, r7, #2
    653e:	7820      	ldrb	r0, [r4, #0]
    6540:	f7ff ff6a 	bl	6418 <__hexdig_fun>
    6544:	1e43      	subs	r3, r0, #1
    6546:	b2db      	uxtb	r3, r3
    6548:	1c05      	adds	r5, r0, #0
    654a:	2b18      	cmp	r3, #24
    654c:	d813      	bhi.n	6576 <__gethex+0x134>
    654e:	3401      	adds	r4, #1
    6550:	7820      	ldrb	r0, [r4, #0]
    6552:	f7ff ff61 	bl	6418 <__hexdig_fun>
    6556:	1e43      	subs	r3, r0, #1
    6558:	b2db      	uxtb	r3, r3
    655a:	3d10      	subs	r5, #16
    655c:	2b18      	cmp	r3, #24
    655e:	d803      	bhi.n	6568 <__gethex+0x126>
    6560:	230a      	movs	r3, #10
    6562:	435d      	muls	r5, r3
    6564:	182d      	adds	r5, r5, r0
    6566:	e7f2      	b.n	654e <__gethex+0x10c>
    6568:	2e00      	cmp	r6, #0
    656a:	d000      	beq.n	656e <__gethex+0x12c>
    656c:	426d      	negs	r5, r5
    656e:	9804      	ldr	r0, [sp, #16]
    6570:	1940      	adds	r0, r0, r5
    6572:	9004      	str	r0, [sp, #16]
    6574:	e000      	b.n	6578 <__gethex+0x136>
    6576:	1c3c      	adds	r4, r7, #0
    6578:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    657a:	602c      	str	r4, [r5, #0]
    657c:	9d03      	ldr	r5, [sp, #12]
    657e:	2d00      	cmp	r5, #0
    6580:	d006      	beq.n	6590 <__gethex+0x14e>
    6582:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6584:	2006      	movs	r0, #6
    6586:	426b      	negs	r3, r5
    6588:	416b      	adcs	r3, r5
    658a:	425b      	negs	r3, r3
    658c:	4018      	ands	r0, r3
    658e:	e174      	b.n	687a <__gethex+0x438>
    6590:	9d05      	ldr	r5, [sp, #20]
    6592:	9903      	ldr	r1, [sp, #12]
    6594:	1b7b      	subs	r3, r7, r5
    6596:	3b01      	subs	r3, #1
    6598:	2b07      	cmp	r3, #7
    659a:	dd02      	ble.n	65a2 <__gethex+0x160>
    659c:	3101      	adds	r1, #1
    659e:	105b      	asrs	r3, r3, #1
    65a0:	e7fa      	b.n	6598 <__gethex+0x156>
    65a2:	9808      	ldr	r0, [sp, #32]
    65a4:	f000 fa98 	bl	6ad8 <_Balloc>
    65a8:	1c05      	adds	r5, r0, #0
    65aa:	3514      	adds	r5, #20
    65ac:	9503      	str	r5, [sp, #12]
    65ae:	9509      	str	r5, [sp, #36]	; 0x24
    65b0:	2500      	movs	r5, #0
    65b2:	1c04      	adds	r4, r0, #0
    65b4:	1c2e      	adds	r6, r5, #0
    65b6:	9a05      	ldr	r2, [sp, #20]
    65b8:	4297      	cmp	r7, r2
    65ba:	d927      	bls.n	660c <__gethex+0x1ca>
    65bc:	3f01      	subs	r7, #1
    65be:	783b      	ldrb	r3, [r7, #0]
    65c0:	980d      	ldr	r0, [sp, #52]	; 0x34
    65c2:	970a      	str	r7, [sp, #40]	; 0x28
    65c4:	4283      	cmp	r3, r0
    65c6:	d008      	beq.n	65da <__gethex+0x198>
    65c8:	2e20      	cmp	r6, #32
    65ca:	d114      	bne.n	65f6 <__gethex+0x1b4>
    65cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    65ce:	6005      	str	r5, [r0, #0]
    65d0:	3004      	adds	r0, #4
    65d2:	2500      	movs	r5, #0
    65d4:	9009      	str	r0, [sp, #36]	; 0x24
    65d6:	1c2e      	adds	r6, r5, #0
    65d8:	e00d      	b.n	65f6 <__gethex+0x1b4>
    65da:	990a      	ldr	r1, [sp, #40]	; 0x28
    65dc:	9a07      	ldr	r2, [sp, #28]
    65de:	9b05      	ldr	r3, [sp, #20]
    65e0:	1a8f      	subs	r7, r1, r2
    65e2:	3701      	adds	r7, #1
    65e4:	429f      	cmp	r7, r3
    65e6:	d3ef      	bcc.n	65c8 <__gethex+0x186>
    65e8:	1c38      	adds	r0, r7, #0
    65ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    65ec:	f000 ffa0 	bl	7530 <strncmp>
    65f0:	2800      	cmp	r0, #0
    65f2:	d0e0      	beq.n	65b6 <__gethex+0x174>
    65f4:	e7e8      	b.n	65c8 <__gethex+0x186>
    65f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    65f8:	7808      	ldrb	r0, [r1, #0]
    65fa:	f7ff ff0d 	bl	6418 <__hexdig_fun>
    65fe:	230f      	movs	r3, #15
    6600:	4018      	ands	r0, r3
    6602:	40b0      	lsls	r0, r6
    6604:	4305      	orrs	r5, r0
    6606:	3604      	adds	r6, #4
    6608:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    660a:	e7d4      	b.n	65b6 <__gethex+0x174>
    660c:	9e09      	ldr	r6, [sp, #36]	; 0x24
    660e:	9b03      	ldr	r3, [sp, #12]
    6610:	c620      	stmia	r6!, {r5}
    6612:	1af6      	subs	r6, r6, r3
    6614:	10b6      	asrs	r6, r6, #2
    6616:	6126      	str	r6, [r4, #16]
    6618:	1c28      	adds	r0, r5, #0
    661a:	f000 fb2c 	bl	6c76 <__hi0bits>
    661e:	9d06      	ldr	r5, [sp, #24]
    6620:	0176      	lsls	r6, r6, #5
    6622:	682f      	ldr	r7, [r5, #0]
    6624:	1a36      	subs	r6, r6, r0
    6626:	42be      	cmp	r6, r7
    6628:	dd27      	ble.n	667a <__gethex+0x238>
    662a:	1bf6      	subs	r6, r6, r7
    662c:	1c20      	adds	r0, r4, #0
    662e:	1c31      	adds	r1, r6, #0
    6630:	f000 fe2e 	bl	7290 <__any_on>
    6634:	2500      	movs	r5, #0
    6636:	42a8      	cmp	r0, r5
    6638:	d017      	beq.n	666a <__gethex+0x228>
    663a:	1e73      	subs	r3, r6, #1
    663c:	221f      	movs	r2, #31
    663e:	2501      	movs	r5, #1
    6640:	401a      	ands	r2, r3
    6642:	1c28      	adds	r0, r5, #0
    6644:	4090      	lsls	r0, r2
    6646:	1159      	asrs	r1, r3, #5
    6648:	1c02      	adds	r2, r0, #0
    664a:	9803      	ldr	r0, [sp, #12]
    664c:	0089      	lsls	r1, r1, #2
    664e:	5809      	ldr	r1, [r1, r0]
    6650:	4211      	tst	r1, r2
    6652:	d00a      	beq.n	666a <__gethex+0x228>
    6654:	42ab      	cmp	r3, r5
    6656:	dc01      	bgt.n	665c <__gethex+0x21a>
    6658:	2502      	movs	r5, #2
    665a:	e006      	b.n	666a <__gethex+0x228>
    665c:	1eb1      	subs	r1, r6, #2
    665e:	1c20      	adds	r0, r4, #0
    6660:	f000 fe16 	bl	7290 <__any_on>
    6664:	2800      	cmp	r0, #0
    6666:	d0f7      	beq.n	6658 <__gethex+0x216>
    6668:	2503      	movs	r5, #3
    666a:	1c31      	adds	r1, r6, #0
    666c:	1c20      	adds	r0, r4, #0
    666e:	f7ff fe9d 	bl	63ac <rshift>
    6672:	9904      	ldr	r1, [sp, #16]
    6674:	1989      	adds	r1, r1, r6
    6676:	9104      	str	r1, [sp, #16]
    6678:	e00f      	b.n	669a <__gethex+0x258>
    667a:	2500      	movs	r5, #0
    667c:	42be      	cmp	r6, r7
    667e:	da0c      	bge.n	669a <__gethex+0x258>
    6680:	1bbe      	subs	r6, r7, r6
    6682:	1c21      	adds	r1, r4, #0
    6684:	1c32      	adds	r2, r6, #0
    6686:	9808      	ldr	r0, [sp, #32]
    6688:	f000 fc28 	bl	6edc <__lshift>
    668c:	9a04      	ldr	r2, [sp, #16]
    668e:	1c03      	adds	r3, r0, #0
    6690:	1b92      	subs	r2, r2, r6
    6692:	3314      	adds	r3, #20
    6694:	1c04      	adds	r4, r0, #0
    6696:	9204      	str	r2, [sp, #16]
    6698:	9303      	str	r3, [sp, #12]
    669a:	9806      	ldr	r0, [sp, #24]
    669c:	9904      	ldr	r1, [sp, #16]
    669e:	6880      	ldr	r0, [r0, #8]
    66a0:	4281      	cmp	r1, r0
    66a2:	dd08      	ble.n	66b6 <__gethex+0x274>
    66a4:	9808      	ldr	r0, [sp, #32]
    66a6:	1c21      	adds	r1, r4, #0
    66a8:	f000 fa4e 	bl	6b48 <_Bfree>
    66ac:	9d14      	ldr	r5, [sp, #80]	; 0x50
    66ae:	2300      	movs	r3, #0
    66b0:	602b      	str	r3, [r5, #0]
    66b2:	20a3      	movs	r0, #163	; 0xa3
    66b4:	e0e1      	b.n	687a <__gethex+0x438>
    66b6:	9806      	ldr	r0, [sp, #24]
    66b8:	9904      	ldr	r1, [sp, #16]
    66ba:	6846      	ldr	r6, [r0, #4]
    66bc:	42b1      	cmp	r1, r6
    66be:	da54      	bge.n	676a <__gethex+0x328>
    66c0:	1a76      	subs	r6, r6, r1
    66c2:	42be      	cmp	r6, r7
    66c4:	db2d      	blt.n	6722 <__gethex+0x2e0>
    66c6:	68c3      	ldr	r3, [r0, #12]
    66c8:	2b02      	cmp	r3, #2
    66ca:	d01a      	beq.n	6702 <__gethex+0x2c0>
    66cc:	2b03      	cmp	r3, #3
    66ce:	d01c      	beq.n	670a <__gethex+0x2c8>
    66d0:	2b01      	cmp	r3, #1
    66d2:	d11d      	bne.n	6710 <__gethex+0x2ce>
    66d4:	42be      	cmp	r6, r7
    66d6:	d11b      	bne.n	6710 <__gethex+0x2ce>
    66d8:	2f01      	cmp	r7, #1
    66da:	dc0b      	bgt.n	66f4 <__gethex+0x2b2>
    66dc:	9a06      	ldr	r2, [sp, #24]
    66de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    66e0:	6852      	ldr	r2, [r2, #4]
    66e2:	2301      	movs	r3, #1
    66e4:	602a      	str	r2, [r5, #0]
    66e6:	9d03      	ldr	r5, [sp, #12]
    66e8:	6123      	str	r3, [r4, #16]
    66ea:	602b      	str	r3, [r5, #0]
    66ec:	9d14      	ldr	r5, [sp, #80]	; 0x50
    66ee:	2062      	movs	r0, #98	; 0x62
    66f0:	602c      	str	r4, [r5, #0]
    66f2:	e0c2      	b.n	687a <__gethex+0x438>
    66f4:	1e79      	subs	r1, r7, #1
    66f6:	1c20      	adds	r0, r4, #0
    66f8:	f000 fdca 	bl	7290 <__any_on>
    66fc:	2800      	cmp	r0, #0
    66fe:	d1ed      	bne.n	66dc <__gethex+0x29a>
    6700:	e006      	b.n	6710 <__gethex+0x2ce>
    6702:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6704:	2d00      	cmp	r5, #0
    6706:	d0e9      	beq.n	66dc <__gethex+0x29a>
    6708:	e002      	b.n	6710 <__gethex+0x2ce>
    670a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    670c:	2d00      	cmp	r5, #0
    670e:	d1e5      	bne.n	66dc <__gethex+0x29a>
    6710:	9808      	ldr	r0, [sp, #32]
    6712:	1c21      	adds	r1, r4, #0
    6714:	f000 fa18 	bl	6b48 <_Bfree>
    6718:	9d14      	ldr	r5, [sp, #80]	; 0x50
    671a:	2300      	movs	r3, #0
    671c:	602b      	str	r3, [r5, #0]
    671e:	2050      	movs	r0, #80	; 0x50
    6720:	e0ab      	b.n	687a <__gethex+0x438>
    6722:	1e70      	subs	r0, r6, #1
    6724:	9004      	str	r0, [sp, #16]
    6726:	2d00      	cmp	r5, #0
    6728:	d107      	bne.n	673a <__gethex+0x2f8>
    672a:	2800      	cmp	r0, #0
    672c:	dd06      	ble.n	673c <__gethex+0x2fa>
    672e:	1c20      	adds	r0, r4, #0
    6730:	9904      	ldr	r1, [sp, #16]
    6732:	f000 fdad 	bl	7290 <__any_on>
    6736:	1c05      	adds	r5, r0, #0
    6738:	e000      	b.n	673c <__gethex+0x2fa>
    673a:	2501      	movs	r5, #1
    673c:	9904      	ldr	r1, [sp, #16]
    673e:	9803      	ldr	r0, [sp, #12]
    6740:	114b      	asrs	r3, r1, #5
    6742:	221f      	movs	r2, #31
    6744:	009b      	lsls	r3, r3, #2
    6746:	4011      	ands	r1, r2
    6748:	581b      	ldr	r3, [r3, r0]
    674a:	2201      	movs	r2, #1
    674c:	408a      	lsls	r2, r1
    674e:	4213      	tst	r3, r2
    6750:	d001      	beq.n	6756 <__gethex+0x314>
    6752:	2302      	movs	r3, #2
    6754:	431d      	orrs	r5, r3
    6756:	1c31      	adds	r1, r6, #0
    6758:	1c20      	adds	r0, r4, #0
    675a:	f7ff fe27 	bl	63ac <rshift>
    675e:	9906      	ldr	r1, [sp, #24]
    6760:	1bbf      	subs	r7, r7, r6
    6762:	6849      	ldr	r1, [r1, #4]
    6764:	2602      	movs	r6, #2
    6766:	9104      	str	r1, [sp, #16]
    6768:	e000      	b.n	676c <__gethex+0x32a>
    676a:	2601      	movs	r6, #1
    676c:	2d00      	cmp	r5, #0
    676e:	d07e      	beq.n	686e <__gethex+0x42c>
    6770:	9a06      	ldr	r2, [sp, #24]
    6772:	68d3      	ldr	r3, [r2, #12]
    6774:	2b02      	cmp	r3, #2
    6776:	d00b      	beq.n	6790 <__gethex+0x34e>
    6778:	2b03      	cmp	r3, #3
    677a:	d00d      	beq.n	6798 <__gethex+0x356>
    677c:	2b01      	cmp	r3, #1
    677e:	d174      	bne.n	686a <__gethex+0x428>
    6780:	07a8      	lsls	r0, r5, #30
    6782:	d572      	bpl.n	686a <__gethex+0x428>
    6784:	9903      	ldr	r1, [sp, #12]
    6786:	680a      	ldr	r2, [r1, #0]
    6788:	4315      	orrs	r5, r2
    678a:	421d      	tst	r5, r3
    678c:	d107      	bne.n	679e <__gethex+0x35c>
    678e:	e06c      	b.n	686a <__gethex+0x428>
    6790:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6792:	2301      	movs	r3, #1
    6794:	1b5d      	subs	r5, r3, r5
    6796:	9515      	str	r5, [sp, #84]	; 0x54
    6798:	9d15      	ldr	r5, [sp, #84]	; 0x54
    679a:	2d00      	cmp	r5, #0
    679c:	d065      	beq.n	686a <__gethex+0x428>
    679e:	6925      	ldr	r5, [r4, #16]
    67a0:	1c23      	adds	r3, r4, #0
    67a2:	00a8      	lsls	r0, r5, #2
    67a4:	3314      	adds	r3, #20
    67a6:	9005      	str	r0, [sp, #20]
    67a8:	1819      	adds	r1, r3, r0
    67aa:	681a      	ldr	r2, [r3, #0]
    67ac:	1c50      	adds	r0, r2, #1
    67ae:	d002      	beq.n	67b6 <__gethex+0x374>
    67b0:	3201      	adds	r2, #1
    67b2:	601a      	str	r2, [r3, #0]
    67b4:	e021      	b.n	67fa <__gethex+0x3b8>
    67b6:	2200      	movs	r2, #0
    67b8:	c304      	stmia	r3!, {r2}
    67ba:	4299      	cmp	r1, r3
    67bc:	d8f5      	bhi.n	67aa <__gethex+0x368>
    67be:	68a1      	ldr	r1, [r4, #8]
    67c0:	428d      	cmp	r5, r1
    67c2:	db12      	blt.n	67ea <__gethex+0x3a8>
    67c4:	6861      	ldr	r1, [r4, #4]
    67c6:	9808      	ldr	r0, [sp, #32]
    67c8:	3101      	adds	r1, #1
    67ca:	f000 f985 	bl	6ad8 <_Balloc>
    67ce:	6922      	ldr	r2, [r4, #16]
    67d0:	1c21      	adds	r1, r4, #0
    67d2:	3202      	adds	r2, #2
    67d4:	9003      	str	r0, [sp, #12]
    67d6:	310c      	adds	r1, #12
    67d8:	0092      	lsls	r2, r2, #2
    67da:	300c      	adds	r0, #12
    67dc:	f7fc fe56 	bl	348c <memcpy>
    67e0:	1c21      	adds	r1, r4, #0
    67e2:	9808      	ldr	r0, [sp, #32]
    67e4:	f000 f9b0 	bl	6b48 <_Bfree>
    67e8:	9c03      	ldr	r4, [sp, #12]
    67ea:	6923      	ldr	r3, [r4, #16]
    67ec:	1c5a      	adds	r2, r3, #1
    67ee:	3304      	adds	r3, #4
    67f0:	009b      	lsls	r3, r3, #2
    67f2:	6122      	str	r2, [r4, #16]
    67f4:	18e3      	adds	r3, r4, r3
    67f6:	2201      	movs	r2, #1
    67f8:	605a      	str	r2, [r3, #4]
    67fa:	1c22      	adds	r2, r4, #0
    67fc:	3214      	adds	r2, #20
    67fe:	2e02      	cmp	r6, #2
    6800:	d110      	bne.n	6824 <__gethex+0x3e2>
    6802:	9d06      	ldr	r5, [sp, #24]
    6804:	682b      	ldr	r3, [r5, #0]
    6806:	3b01      	subs	r3, #1
    6808:	429f      	cmp	r7, r3
    680a:	d12c      	bne.n	6866 <__gethex+0x424>
    680c:	1178      	asrs	r0, r7, #5
    680e:	0080      	lsls	r0, r0, #2
    6810:	211f      	movs	r1, #31
    6812:	2301      	movs	r3, #1
    6814:	4039      	ands	r1, r7
    6816:	1c1d      	adds	r5, r3, #0
    6818:	5882      	ldr	r2, [r0, r2]
    681a:	408d      	lsls	r5, r1
    681c:	422a      	tst	r2, r5
    681e:	d022      	beq.n	6866 <__gethex+0x424>
    6820:	1c1e      	adds	r6, r3, #0
    6822:	e020      	b.n	6866 <__gethex+0x424>
    6824:	6920      	ldr	r0, [r4, #16]
    6826:	42a8      	cmp	r0, r5
    6828:	dd0e      	ble.n	6848 <__gethex+0x406>
    682a:	1c20      	adds	r0, r4, #0
    682c:	2101      	movs	r1, #1
    682e:	f7ff fdbd 	bl	63ac <rshift>
    6832:	9d04      	ldr	r5, [sp, #16]
    6834:	2601      	movs	r6, #1
    6836:	3501      	adds	r5, #1
    6838:	9504      	str	r5, [sp, #16]
    683a:	9d06      	ldr	r5, [sp, #24]
    683c:	68ab      	ldr	r3, [r5, #8]
    683e:	9d04      	ldr	r5, [sp, #16]
    6840:	429d      	cmp	r5, r3
    6842:	dd00      	ble.n	6846 <__gethex+0x404>
    6844:	e72e      	b.n	66a4 <__gethex+0x262>
    6846:	e00e      	b.n	6866 <__gethex+0x424>
    6848:	251f      	movs	r5, #31
    684a:	403d      	ands	r5, r7
    684c:	2601      	movs	r6, #1
    684e:	2d00      	cmp	r5, #0
    6850:	d009      	beq.n	6866 <__gethex+0x424>
    6852:	9805      	ldr	r0, [sp, #20]
    6854:	1812      	adds	r2, r2, r0
    6856:	3a04      	subs	r2, #4
    6858:	6810      	ldr	r0, [r2, #0]
    685a:	f000 fa0c 	bl	6c76 <__hi0bits>
    685e:	2320      	movs	r3, #32
    6860:	1b5d      	subs	r5, r3, r5
    6862:	42a8      	cmp	r0, r5
    6864:	dbe1      	blt.n	682a <__gethex+0x3e8>
    6866:	2320      	movs	r3, #32
    6868:	e000      	b.n	686c <__gethex+0x42a>
    686a:	2310      	movs	r3, #16
    686c:	431e      	orrs	r6, r3
    686e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6870:	980c      	ldr	r0, [sp, #48]	; 0x30
    6872:	602c      	str	r4, [r5, #0]
    6874:	9d04      	ldr	r5, [sp, #16]
    6876:	6005      	str	r5, [r0, #0]
    6878:	1c30      	adds	r0, r6, #0
    687a:	b00f      	add	sp, #60	; 0x3c
    687c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000687e <L_shift>:
    687e:	2308      	movs	r3, #8
    6880:	1a9a      	subs	r2, r3, r2
    6882:	b570      	push	{r4, r5, r6, lr}
    6884:	0092      	lsls	r2, r2, #2
    6886:	2520      	movs	r5, #32
    6888:	1aad      	subs	r5, r5, r2
    688a:	6843      	ldr	r3, [r0, #4]
    688c:	6806      	ldr	r6, [r0, #0]
    688e:	1c1c      	adds	r4, r3, #0
    6890:	40ac      	lsls	r4, r5
    6892:	4334      	orrs	r4, r6
    6894:	40d3      	lsrs	r3, r2
    6896:	6004      	str	r4, [r0, #0]
    6898:	6043      	str	r3, [r0, #4]
    689a:	3004      	adds	r0, #4
    689c:	4288      	cmp	r0, r1
    689e:	d3f4      	bcc.n	688a <L_shift+0xc>
    68a0:	bd70      	pop	{r4, r5, r6, pc}

000068a2 <__hexnan>:
    68a2:	b5f0      	push	{r4, r5, r6, r7, lr}
    68a4:	680b      	ldr	r3, [r1, #0]
    68a6:	b089      	sub	sp, #36	; 0x24
    68a8:	9201      	str	r2, [sp, #4]
    68aa:	9901      	ldr	r1, [sp, #4]
    68ac:	115a      	asrs	r2, r3, #5
    68ae:	0092      	lsls	r2, r2, #2
    68b0:	188a      	adds	r2, r1, r2
    68b2:	9203      	str	r2, [sp, #12]
    68b4:	221f      	movs	r2, #31
    68b6:	4013      	ands	r3, r2
    68b8:	9007      	str	r0, [sp, #28]
    68ba:	9305      	str	r3, [sp, #20]
    68bc:	d002      	beq.n	68c4 <__hexnan+0x22>
    68be:	9a03      	ldr	r2, [sp, #12]
    68c0:	3204      	adds	r2, #4
    68c2:	9203      	str	r2, [sp, #12]
    68c4:	9b07      	ldr	r3, [sp, #28]
    68c6:	9e03      	ldr	r6, [sp, #12]
    68c8:	681b      	ldr	r3, [r3, #0]
    68ca:	3e04      	subs	r6, #4
    68cc:	2500      	movs	r5, #0
    68ce:	6035      	str	r5, [r6, #0]
    68d0:	9304      	str	r3, [sp, #16]
    68d2:	1c37      	adds	r7, r6, #0
    68d4:	1c34      	adds	r4, r6, #0
    68d6:	9506      	str	r5, [sp, #24]
    68d8:	9500      	str	r5, [sp, #0]
    68da:	9b04      	ldr	r3, [sp, #16]
    68dc:	785b      	ldrb	r3, [r3, #1]
    68de:	9302      	str	r3, [sp, #8]
    68e0:	2b00      	cmp	r3, #0
    68e2:	d03e      	beq.n	6962 <__hexnan+0xc0>
    68e4:	9802      	ldr	r0, [sp, #8]
    68e6:	f7ff fd97 	bl	6418 <__hexdig_fun>
    68ea:	2800      	cmp	r0, #0
    68ec:	d122      	bne.n	6934 <__hexnan+0x92>
    68ee:	9902      	ldr	r1, [sp, #8]
    68f0:	2920      	cmp	r1, #32
    68f2:	d817      	bhi.n	6924 <__hexnan+0x82>
    68f4:	9a06      	ldr	r2, [sp, #24]
    68f6:	9b00      	ldr	r3, [sp, #0]
    68f8:	429a      	cmp	r2, r3
    68fa:	da2e      	bge.n	695a <__hexnan+0xb8>
    68fc:	42bc      	cmp	r4, r7
    68fe:	d206      	bcs.n	690e <__hexnan+0x6c>
    6900:	2d07      	cmp	r5, #7
    6902:	dc04      	bgt.n	690e <__hexnan+0x6c>
    6904:	1c20      	adds	r0, r4, #0
    6906:	1c39      	adds	r1, r7, #0
    6908:	1c2a      	adds	r2, r5, #0
    690a:	f7ff ffb8 	bl	687e <L_shift>
    690e:	9901      	ldr	r1, [sp, #4]
    6910:	2508      	movs	r5, #8
    6912:	428c      	cmp	r4, r1
    6914:	d921      	bls.n	695a <__hexnan+0xb8>
    6916:	9a00      	ldr	r2, [sp, #0]
    6918:	1f27      	subs	r7, r4, #4
    691a:	2500      	movs	r5, #0
    691c:	603d      	str	r5, [r7, #0]
    691e:	9206      	str	r2, [sp, #24]
    6920:	1c3c      	adds	r4, r7, #0
    6922:	e01a      	b.n	695a <__hexnan+0xb8>
    6924:	9b02      	ldr	r3, [sp, #8]
    6926:	2b29      	cmp	r3, #41	; 0x29
    6928:	d14f      	bne.n	69ca <__hexnan+0x128>
    692a:	9b04      	ldr	r3, [sp, #16]
    692c:	9907      	ldr	r1, [sp, #28]
    692e:	3302      	adds	r3, #2
    6930:	600b      	str	r3, [r1, #0]
    6932:	e016      	b.n	6962 <__hexnan+0xc0>
    6934:	9a00      	ldr	r2, [sp, #0]
    6936:	3501      	adds	r5, #1
    6938:	3201      	adds	r2, #1
    693a:	9200      	str	r2, [sp, #0]
    693c:	2d08      	cmp	r5, #8
    693e:	dd06      	ble.n	694e <__hexnan+0xac>
    6940:	9b01      	ldr	r3, [sp, #4]
    6942:	429c      	cmp	r4, r3
    6944:	d909      	bls.n	695a <__hexnan+0xb8>
    6946:	3c04      	subs	r4, #4
    6948:	2300      	movs	r3, #0
    694a:	6023      	str	r3, [r4, #0]
    694c:	2501      	movs	r5, #1
    694e:	6821      	ldr	r1, [r4, #0]
    6950:	220f      	movs	r2, #15
    6952:	010b      	lsls	r3, r1, #4
    6954:	4010      	ands	r0, r2
    6956:	4318      	orrs	r0, r3
    6958:	6020      	str	r0, [r4, #0]
    695a:	9a04      	ldr	r2, [sp, #16]
    695c:	3201      	adds	r2, #1
    695e:	9204      	str	r2, [sp, #16]
    6960:	e7bb      	b.n	68da <__hexnan+0x38>
    6962:	9900      	ldr	r1, [sp, #0]
    6964:	2900      	cmp	r1, #0
    6966:	d030      	beq.n	69ca <__hexnan+0x128>
    6968:	42bc      	cmp	r4, r7
    696a:	d206      	bcs.n	697a <__hexnan+0xd8>
    696c:	2d07      	cmp	r5, #7
    696e:	dc04      	bgt.n	697a <__hexnan+0xd8>
    6970:	1c20      	adds	r0, r4, #0
    6972:	1c39      	adds	r1, r7, #0
    6974:	1c2a      	adds	r2, r5, #0
    6976:	f7ff ff82 	bl	687e <L_shift>
    697a:	9a01      	ldr	r2, [sp, #4]
    697c:	4294      	cmp	r4, r2
    697e:	d90b      	bls.n	6998 <__hexnan+0xf6>
    6980:	1c13      	adds	r3, r2, #0
    6982:	3304      	adds	r3, #4
    6984:	cc02      	ldmia	r4!, {r1}
    6986:	1f1a      	subs	r2, r3, #4
    6988:	6011      	str	r1, [r2, #0]
    698a:	42a6      	cmp	r6, r4
    698c:	d2f9      	bcs.n	6982 <__hexnan+0xe0>
    698e:	2200      	movs	r2, #0
    6990:	c304      	stmia	r3!, {r2}
    6992:	429e      	cmp	r6, r3
    6994:	d2fb      	bcs.n	698e <__hexnan+0xec>
    6996:	e00d      	b.n	69b4 <__hexnan+0x112>
    6998:	9b05      	ldr	r3, [sp, #20]
    699a:	2b00      	cmp	r3, #0
    699c:	d00a      	beq.n	69b4 <__hexnan+0x112>
    699e:	9a05      	ldr	r2, [sp, #20]
    69a0:	9b03      	ldr	r3, [sp, #12]
    69a2:	2120      	movs	r1, #32
    69a4:	1a89      	subs	r1, r1, r2
    69a6:	2201      	movs	r2, #1
    69a8:	3b04      	subs	r3, #4
    69aa:	4252      	negs	r2, r2
    69ac:	40ca      	lsrs	r2, r1
    69ae:	6819      	ldr	r1, [r3, #0]
    69b0:	400a      	ands	r2, r1
    69b2:	601a      	str	r2, [r3, #0]
    69b4:	6832      	ldr	r2, [r6, #0]
    69b6:	2a00      	cmp	r2, #0
    69b8:	d109      	bne.n	69ce <__hexnan+0x12c>
    69ba:	9b01      	ldr	r3, [sp, #4]
    69bc:	429e      	cmp	r6, r3
    69be:	d102      	bne.n	69c6 <__hexnan+0x124>
    69c0:	2301      	movs	r3, #1
    69c2:	6033      	str	r3, [r6, #0]
    69c4:	e003      	b.n	69ce <__hexnan+0x12c>
    69c6:	3e04      	subs	r6, #4
    69c8:	e7f4      	b.n	69b4 <__hexnan+0x112>
    69ca:	2004      	movs	r0, #4
    69cc:	e000      	b.n	69d0 <__hexnan+0x12e>
    69ce:	2005      	movs	r0, #5
    69d0:	b009      	add	sp, #36	; 0x24
    69d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000069d4 <_localeconv_r>:
    69d4:	4800      	ldr	r0, [pc, #0]	; (69d8 <_localeconv_r+0x4>)
    69d6:	4770      	bx	lr
    69d8:	20000078 	.word	0x20000078

000069dc <__smakebuf_r>:
    69dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    69de:	898b      	ldrh	r3, [r1, #12]
    69e0:	b091      	sub	sp, #68	; 0x44
    69e2:	1c05      	adds	r5, r0, #0
    69e4:	1c0c      	adds	r4, r1, #0
    69e6:	079a      	lsls	r2, r3, #30
    69e8:	d425      	bmi.n	6a36 <__smakebuf_r+0x5a>
    69ea:	230e      	movs	r3, #14
    69ec:	5ec9      	ldrsh	r1, [r1, r3]
    69ee:	2900      	cmp	r1, #0
    69f0:	da06      	bge.n	6a00 <__smakebuf_r+0x24>
    69f2:	89a7      	ldrh	r7, [r4, #12]
    69f4:	2380      	movs	r3, #128	; 0x80
    69f6:	401f      	ands	r7, r3
    69f8:	d00f      	beq.n	6a1a <__smakebuf_r+0x3e>
    69fa:	2700      	movs	r7, #0
    69fc:	2640      	movs	r6, #64	; 0x40
    69fe:	e00e      	b.n	6a1e <__smakebuf_r+0x42>
    6a00:	aa01      	add	r2, sp, #4
    6a02:	f000 fdd1 	bl	75a8 <_fstat_r>
    6a06:	2800      	cmp	r0, #0
    6a08:	dbf3      	blt.n	69f2 <__smakebuf_r+0x16>
    6a0a:	9b02      	ldr	r3, [sp, #8]
    6a0c:	27f0      	movs	r7, #240	; 0xf0
    6a0e:	023f      	lsls	r7, r7, #8
    6a10:	4a18      	ldr	r2, [pc, #96]	; (6a74 <__smakebuf_r+0x98>)
    6a12:	401f      	ands	r7, r3
    6a14:	18bf      	adds	r7, r7, r2
    6a16:	427b      	negs	r3, r7
    6a18:	415f      	adcs	r7, r3
    6a1a:	2680      	movs	r6, #128	; 0x80
    6a1c:	00f6      	lsls	r6, r6, #3
    6a1e:	1c28      	adds	r0, r5, #0
    6a20:	1c31      	adds	r1, r6, #0
    6a22:	f000 fcad 	bl	7380 <_malloc_r>
    6a26:	2800      	cmp	r0, #0
    6a28:	d10c      	bne.n	6a44 <__smakebuf_r+0x68>
    6a2a:	89a3      	ldrh	r3, [r4, #12]
    6a2c:	059a      	lsls	r2, r3, #22
    6a2e:	d41f      	bmi.n	6a70 <__smakebuf_r+0x94>
    6a30:	2202      	movs	r2, #2
    6a32:	4313      	orrs	r3, r2
    6a34:	81a3      	strh	r3, [r4, #12]
    6a36:	1c23      	adds	r3, r4, #0
    6a38:	3347      	adds	r3, #71	; 0x47
    6a3a:	6023      	str	r3, [r4, #0]
    6a3c:	6123      	str	r3, [r4, #16]
    6a3e:	2301      	movs	r3, #1
    6a40:	6163      	str	r3, [r4, #20]
    6a42:	e015      	b.n	6a70 <__smakebuf_r+0x94>
    6a44:	4b0c      	ldr	r3, [pc, #48]	; (6a78 <__smakebuf_r+0x9c>)
    6a46:	2280      	movs	r2, #128	; 0x80
    6a48:	62ab      	str	r3, [r5, #40]	; 0x28
    6a4a:	89a3      	ldrh	r3, [r4, #12]
    6a4c:	6020      	str	r0, [r4, #0]
    6a4e:	4313      	orrs	r3, r2
    6a50:	81a3      	strh	r3, [r4, #12]
    6a52:	6120      	str	r0, [r4, #16]
    6a54:	6166      	str	r6, [r4, #20]
    6a56:	2f00      	cmp	r7, #0
    6a58:	d00a      	beq.n	6a70 <__smakebuf_r+0x94>
    6a5a:	230e      	movs	r3, #14
    6a5c:	5ee1      	ldrsh	r1, [r4, r3]
    6a5e:	1c28      	adds	r0, r5, #0
    6a60:	f000 fdb4 	bl	75cc <_isatty_r>
    6a64:	2800      	cmp	r0, #0
    6a66:	d003      	beq.n	6a70 <__smakebuf_r+0x94>
    6a68:	89a3      	ldrh	r3, [r4, #12]
    6a6a:	2201      	movs	r2, #1
    6a6c:	4313      	orrs	r3, r2
    6a6e:	81a3      	strh	r3, [r4, #12]
    6a70:	b011      	add	sp, #68	; 0x44
    6a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a74:	ffffe000 	.word	0xffffe000
    6a78:	00006225 	.word	0x00006225

00006a7c <malloc>:
    6a7c:	b508      	push	{r3, lr}
    6a7e:	4b03      	ldr	r3, [pc, #12]	; (6a8c <malloc+0x10>)
    6a80:	1c01      	adds	r1, r0, #0
    6a82:	6818      	ldr	r0, [r3, #0]
    6a84:	f000 fc7c 	bl	7380 <_malloc_r>
    6a88:	bd08      	pop	{r3, pc}
    6a8a:	46c0      	nop			; (mov r8, r8)
    6a8c:	20000070 	.word	0x20000070

00006a90 <memchr>:
    6a90:	b2c9      	uxtb	r1, r1
    6a92:	1882      	adds	r2, r0, r2
    6a94:	4290      	cmp	r0, r2
    6a96:	d004      	beq.n	6aa2 <memchr+0x12>
    6a98:	7803      	ldrb	r3, [r0, #0]
    6a9a:	428b      	cmp	r3, r1
    6a9c:	d002      	beq.n	6aa4 <memchr+0x14>
    6a9e:	3001      	adds	r0, #1
    6aa0:	e7f8      	b.n	6a94 <memchr+0x4>
    6aa2:	2000      	movs	r0, #0
    6aa4:	4770      	bx	lr

00006aa6 <memmove>:
    6aa6:	b570      	push	{r4, r5, r6, lr}
    6aa8:	4281      	cmp	r1, r0
    6aaa:	d301      	bcc.n	6ab0 <memmove+0xa>
    6aac:	2300      	movs	r3, #0
    6aae:	e00c      	b.n	6aca <memmove+0x24>
    6ab0:	188c      	adds	r4, r1, r2
    6ab2:	42a0      	cmp	r0, r4
    6ab4:	d2fa      	bcs.n	6aac <memmove+0x6>
    6ab6:	1885      	adds	r5, r0, r2
    6ab8:	1c13      	adds	r3, r2, #0
    6aba:	3b01      	subs	r3, #1
    6abc:	d30b      	bcc.n	6ad6 <memmove+0x30>
    6abe:	4251      	negs	r1, r2
    6ac0:	1866      	adds	r6, r4, r1
    6ac2:	5cf6      	ldrb	r6, [r6, r3]
    6ac4:	1869      	adds	r1, r5, r1
    6ac6:	54ce      	strb	r6, [r1, r3]
    6ac8:	e7f7      	b.n	6aba <memmove+0x14>
    6aca:	4293      	cmp	r3, r2
    6acc:	d003      	beq.n	6ad6 <memmove+0x30>
    6ace:	5ccc      	ldrb	r4, [r1, r3]
    6ad0:	54c4      	strb	r4, [r0, r3]
    6ad2:	3301      	adds	r3, #1
    6ad4:	e7f9      	b.n	6aca <memmove+0x24>
    6ad6:	bd70      	pop	{r4, r5, r6, pc}

00006ad8 <_Balloc>:
    6ad8:	b570      	push	{r4, r5, r6, lr}
    6ada:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6adc:	1c04      	adds	r4, r0, #0
    6ade:	1c0e      	adds	r6, r1, #0
    6ae0:	2d00      	cmp	r5, #0
    6ae2:	d107      	bne.n	6af4 <_Balloc+0x1c>
    6ae4:	2010      	movs	r0, #16
    6ae6:	f7ff ffc9 	bl	6a7c <malloc>
    6aea:	6260      	str	r0, [r4, #36]	; 0x24
    6aec:	6045      	str	r5, [r0, #4]
    6aee:	6085      	str	r5, [r0, #8]
    6af0:	6005      	str	r5, [r0, #0]
    6af2:	60c5      	str	r5, [r0, #12]
    6af4:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6af6:	68eb      	ldr	r3, [r5, #12]
    6af8:	2b00      	cmp	r3, #0
    6afa:	d009      	beq.n	6b10 <_Balloc+0x38>
    6afc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6afe:	00b2      	lsls	r2, r6, #2
    6b00:	68db      	ldr	r3, [r3, #12]
    6b02:	189a      	adds	r2, r3, r2
    6b04:	6810      	ldr	r0, [r2, #0]
    6b06:	2800      	cmp	r0, #0
    6b08:	d00e      	beq.n	6b28 <_Balloc+0x50>
    6b0a:	6803      	ldr	r3, [r0, #0]
    6b0c:	6013      	str	r3, [r2, #0]
    6b0e:	e017      	b.n	6b40 <_Balloc+0x68>
    6b10:	1c20      	adds	r0, r4, #0
    6b12:	2104      	movs	r1, #4
    6b14:	2221      	movs	r2, #33	; 0x21
    6b16:	f000 fbdd 	bl	72d4 <_calloc_r>
    6b1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6b1c:	60e8      	str	r0, [r5, #12]
    6b1e:	68db      	ldr	r3, [r3, #12]
    6b20:	2b00      	cmp	r3, #0
    6b22:	d1eb      	bne.n	6afc <_Balloc+0x24>
    6b24:	2000      	movs	r0, #0
    6b26:	e00e      	b.n	6b46 <_Balloc+0x6e>
    6b28:	2101      	movs	r1, #1
    6b2a:	1c0d      	adds	r5, r1, #0
    6b2c:	40b5      	lsls	r5, r6
    6b2e:	1d6a      	adds	r2, r5, #5
    6b30:	0092      	lsls	r2, r2, #2
    6b32:	1c20      	adds	r0, r4, #0
    6b34:	f000 fbce 	bl	72d4 <_calloc_r>
    6b38:	2800      	cmp	r0, #0
    6b3a:	d0f3      	beq.n	6b24 <_Balloc+0x4c>
    6b3c:	6046      	str	r6, [r0, #4]
    6b3e:	6085      	str	r5, [r0, #8]
    6b40:	2200      	movs	r2, #0
    6b42:	6102      	str	r2, [r0, #16]
    6b44:	60c2      	str	r2, [r0, #12]
    6b46:	bd70      	pop	{r4, r5, r6, pc}

00006b48 <_Bfree>:
    6b48:	b570      	push	{r4, r5, r6, lr}
    6b4a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6b4c:	1c06      	adds	r6, r0, #0
    6b4e:	1c0d      	adds	r5, r1, #0
    6b50:	2c00      	cmp	r4, #0
    6b52:	d107      	bne.n	6b64 <_Bfree+0x1c>
    6b54:	2010      	movs	r0, #16
    6b56:	f7ff ff91 	bl	6a7c <malloc>
    6b5a:	6270      	str	r0, [r6, #36]	; 0x24
    6b5c:	6044      	str	r4, [r0, #4]
    6b5e:	6084      	str	r4, [r0, #8]
    6b60:	6004      	str	r4, [r0, #0]
    6b62:	60c4      	str	r4, [r0, #12]
    6b64:	2d00      	cmp	r5, #0
    6b66:	d007      	beq.n	6b78 <_Bfree+0x30>
    6b68:	6a72      	ldr	r2, [r6, #36]	; 0x24
    6b6a:	6869      	ldr	r1, [r5, #4]
    6b6c:	68d2      	ldr	r2, [r2, #12]
    6b6e:	008b      	lsls	r3, r1, #2
    6b70:	18d3      	adds	r3, r2, r3
    6b72:	681a      	ldr	r2, [r3, #0]
    6b74:	602a      	str	r2, [r5, #0]
    6b76:	601d      	str	r5, [r3, #0]
    6b78:	bd70      	pop	{r4, r5, r6, pc}

00006b7a <__multadd>:
    6b7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6b7c:	1c0c      	adds	r4, r1, #0
    6b7e:	1c1e      	adds	r6, r3, #0
    6b80:	690d      	ldr	r5, [r1, #16]
    6b82:	1c07      	adds	r7, r0, #0
    6b84:	3114      	adds	r1, #20
    6b86:	2300      	movs	r3, #0
    6b88:	6808      	ldr	r0, [r1, #0]
    6b8a:	3301      	adds	r3, #1
    6b8c:	b280      	uxth	r0, r0
    6b8e:	4350      	muls	r0, r2
    6b90:	1980      	adds	r0, r0, r6
    6b92:	4684      	mov	ip, r0
    6b94:	0c06      	lsrs	r6, r0, #16
    6b96:	6808      	ldr	r0, [r1, #0]
    6b98:	0c00      	lsrs	r0, r0, #16
    6b9a:	4350      	muls	r0, r2
    6b9c:	1830      	adds	r0, r6, r0
    6b9e:	0c06      	lsrs	r6, r0, #16
    6ba0:	0400      	lsls	r0, r0, #16
    6ba2:	9001      	str	r0, [sp, #4]
    6ba4:	4660      	mov	r0, ip
    6ba6:	b280      	uxth	r0, r0
    6ba8:	4684      	mov	ip, r0
    6baa:	9801      	ldr	r0, [sp, #4]
    6bac:	4484      	add	ip, r0
    6bae:	4660      	mov	r0, ip
    6bb0:	c101      	stmia	r1!, {r0}
    6bb2:	42ab      	cmp	r3, r5
    6bb4:	dbe8      	blt.n	6b88 <__multadd+0xe>
    6bb6:	2e00      	cmp	r6, #0
    6bb8:	d01b      	beq.n	6bf2 <__multadd+0x78>
    6bba:	68a3      	ldr	r3, [r4, #8]
    6bbc:	429d      	cmp	r5, r3
    6bbe:	db12      	blt.n	6be6 <__multadd+0x6c>
    6bc0:	6861      	ldr	r1, [r4, #4]
    6bc2:	1c38      	adds	r0, r7, #0
    6bc4:	3101      	adds	r1, #1
    6bc6:	f7ff ff87 	bl	6ad8 <_Balloc>
    6bca:	6922      	ldr	r2, [r4, #16]
    6bcc:	1c21      	adds	r1, r4, #0
    6bce:	3202      	adds	r2, #2
    6bd0:	9001      	str	r0, [sp, #4]
    6bd2:	310c      	adds	r1, #12
    6bd4:	0092      	lsls	r2, r2, #2
    6bd6:	300c      	adds	r0, #12
    6bd8:	f7fc fc58 	bl	348c <memcpy>
    6bdc:	1c21      	adds	r1, r4, #0
    6bde:	1c38      	adds	r0, r7, #0
    6be0:	f7ff ffb2 	bl	6b48 <_Bfree>
    6be4:	9c01      	ldr	r4, [sp, #4]
    6be6:	1d2b      	adds	r3, r5, #4
    6be8:	009b      	lsls	r3, r3, #2
    6bea:	18e3      	adds	r3, r4, r3
    6bec:	3501      	adds	r5, #1
    6bee:	605e      	str	r6, [r3, #4]
    6bf0:	6125      	str	r5, [r4, #16]
    6bf2:	1c20      	adds	r0, r4, #0
    6bf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006bf6 <__s2b>:
    6bf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6bf8:	1c06      	adds	r6, r0, #0
    6bfa:	1c18      	adds	r0, r3, #0
    6bfc:	1c0f      	adds	r7, r1, #0
    6bfe:	3008      	adds	r0, #8
    6c00:	2109      	movs	r1, #9
    6c02:	9301      	str	r3, [sp, #4]
    6c04:	1c14      	adds	r4, r2, #0
    6c06:	f000 fd7d 	bl	7704 <__aeabi_idiv>
    6c0a:	2301      	movs	r3, #1
    6c0c:	2100      	movs	r1, #0
    6c0e:	4298      	cmp	r0, r3
    6c10:	dd02      	ble.n	6c18 <__s2b+0x22>
    6c12:	005b      	lsls	r3, r3, #1
    6c14:	3101      	adds	r1, #1
    6c16:	e7fa      	b.n	6c0e <__s2b+0x18>
    6c18:	1c30      	adds	r0, r6, #0
    6c1a:	f7ff ff5d 	bl	6ad8 <_Balloc>
    6c1e:	9b08      	ldr	r3, [sp, #32]
    6c20:	1c01      	adds	r1, r0, #0
    6c22:	6143      	str	r3, [r0, #20]
    6c24:	2301      	movs	r3, #1
    6c26:	6103      	str	r3, [r0, #16]
    6c28:	2c09      	cmp	r4, #9
    6c2a:	dd12      	ble.n	6c52 <__s2b+0x5c>
    6c2c:	1c3b      	adds	r3, r7, #0
    6c2e:	3309      	adds	r3, #9
    6c30:	9300      	str	r3, [sp, #0]
    6c32:	1c1d      	adds	r5, r3, #0
    6c34:	193f      	adds	r7, r7, r4
    6c36:	782b      	ldrb	r3, [r5, #0]
    6c38:	1c30      	adds	r0, r6, #0
    6c3a:	3b30      	subs	r3, #48	; 0x30
    6c3c:	220a      	movs	r2, #10
    6c3e:	f7ff ff9c 	bl	6b7a <__multadd>
    6c42:	3501      	adds	r5, #1
    6c44:	1c01      	adds	r1, r0, #0
    6c46:	42bd      	cmp	r5, r7
    6c48:	d1f5      	bne.n	6c36 <__s2b+0x40>
    6c4a:	9b00      	ldr	r3, [sp, #0]
    6c4c:	191f      	adds	r7, r3, r4
    6c4e:	3f08      	subs	r7, #8
    6c50:	e001      	b.n	6c56 <__s2b+0x60>
    6c52:	370a      	adds	r7, #10
    6c54:	2409      	movs	r4, #9
    6c56:	1c25      	adds	r5, r4, #0
    6c58:	9b01      	ldr	r3, [sp, #4]
    6c5a:	429d      	cmp	r5, r3
    6c5c:	da09      	bge.n	6c72 <__s2b+0x7c>
    6c5e:	1b3b      	subs	r3, r7, r4
    6c60:	5d5b      	ldrb	r3, [r3, r5]
    6c62:	1c30      	adds	r0, r6, #0
    6c64:	3b30      	subs	r3, #48	; 0x30
    6c66:	220a      	movs	r2, #10
    6c68:	f7ff ff87 	bl	6b7a <__multadd>
    6c6c:	3501      	adds	r5, #1
    6c6e:	1c01      	adds	r1, r0, #0
    6c70:	e7f2      	b.n	6c58 <__s2b+0x62>
    6c72:	1c08      	adds	r0, r1, #0
    6c74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006c76 <__hi0bits>:
    6c76:	2200      	movs	r2, #0
    6c78:	1c03      	adds	r3, r0, #0
    6c7a:	0c01      	lsrs	r1, r0, #16
    6c7c:	4291      	cmp	r1, r2
    6c7e:	d101      	bne.n	6c84 <__hi0bits+0xe>
    6c80:	0403      	lsls	r3, r0, #16
    6c82:	2210      	movs	r2, #16
    6c84:	0e19      	lsrs	r1, r3, #24
    6c86:	d101      	bne.n	6c8c <__hi0bits+0x16>
    6c88:	3208      	adds	r2, #8
    6c8a:	021b      	lsls	r3, r3, #8
    6c8c:	0f19      	lsrs	r1, r3, #28
    6c8e:	d101      	bne.n	6c94 <__hi0bits+0x1e>
    6c90:	3204      	adds	r2, #4
    6c92:	011b      	lsls	r3, r3, #4
    6c94:	0f99      	lsrs	r1, r3, #30
    6c96:	d101      	bne.n	6c9c <__hi0bits+0x26>
    6c98:	3202      	adds	r2, #2
    6c9a:	009b      	lsls	r3, r3, #2
    6c9c:	2b00      	cmp	r3, #0
    6c9e:	db04      	blt.n	6caa <__hi0bits+0x34>
    6ca0:	2020      	movs	r0, #32
    6ca2:	0059      	lsls	r1, r3, #1
    6ca4:	d502      	bpl.n	6cac <__hi0bits+0x36>
    6ca6:	1c50      	adds	r0, r2, #1
    6ca8:	e000      	b.n	6cac <__hi0bits+0x36>
    6caa:	1c10      	adds	r0, r2, #0
    6cac:	4770      	bx	lr

00006cae <__lo0bits>:
    6cae:	6803      	ldr	r3, [r0, #0]
    6cb0:	2207      	movs	r2, #7
    6cb2:	1c01      	adds	r1, r0, #0
    6cb4:	401a      	ands	r2, r3
    6cb6:	d00b      	beq.n	6cd0 <__lo0bits+0x22>
    6cb8:	2201      	movs	r2, #1
    6cba:	2000      	movs	r0, #0
    6cbc:	4213      	tst	r3, r2
    6cbe:	d122      	bne.n	6d06 <__lo0bits+0x58>
    6cc0:	2002      	movs	r0, #2
    6cc2:	4203      	tst	r3, r0
    6cc4:	d001      	beq.n	6cca <__lo0bits+0x1c>
    6cc6:	40d3      	lsrs	r3, r2
    6cc8:	e01b      	b.n	6d02 <__lo0bits+0x54>
    6cca:	089b      	lsrs	r3, r3, #2
    6ccc:	600b      	str	r3, [r1, #0]
    6cce:	e01a      	b.n	6d06 <__lo0bits+0x58>
    6cd0:	b298      	uxth	r0, r3
    6cd2:	2800      	cmp	r0, #0
    6cd4:	d101      	bne.n	6cda <__lo0bits+0x2c>
    6cd6:	0c1b      	lsrs	r3, r3, #16
    6cd8:	2210      	movs	r2, #16
    6cda:	b2d8      	uxtb	r0, r3
    6cdc:	2800      	cmp	r0, #0
    6cde:	d101      	bne.n	6ce4 <__lo0bits+0x36>
    6ce0:	3208      	adds	r2, #8
    6ce2:	0a1b      	lsrs	r3, r3, #8
    6ce4:	0718      	lsls	r0, r3, #28
    6ce6:	d101      	bne.n	6cec <__lo0bits+0x3e>
    6ce8:	3204      	adds	r2, #4
    6cea:	091b      	lsrs	r3, r3, #4
    6cec:	0798      	lsls	r0, r3, #30
    6cee:	d101      	bne.n	6cf4 <__lo0bits+0x46>
    6cf0:	3202      	adds	r2, #2
    6cf2:	089b      	lsrs	r3, r3, #2
    6cf4:	07d8      	lsls	r0, r3, #31
    6cf6:	d404      	bmi.n	6d02 <__lo0bits+0x54>
    6cf8:	085b      	lsrs	r3, r3, #1
    6cfa:	2020      	movs	r0, #32
    6cfc:	2b00      	cmp	r3, #0
    6cfe:	d002      	beq.n	6d06 <__lo0bits+0x58>
    6d00:	3201      	adds	r2, #1
    6d02:	600b      	str	r3, [r1, #0]
    6d04:	1c10      	adds	r0, r2, #0
    6d06:	4770      	bx	lr

00006d08 <__i2b>:
    6d08:	b510      	push	{r4, lr}
    6d0a:	1c0c      	adds	r4, r1, #0
    6d0c:	2101      	movs	r1, #1
    6d0e:	f7ff fee3 	bl	6ad8 <_Balloc>
    6d12:	2301      	movs	r3, #1
    6d14:	6144      	str	r4, [r0, #20]
    6d16:	6103      	str	r3, [r0, #16]
    6d18:	bd10      	pop	{r4, pc}

00006d1a <__multiply>:
    6d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d1c:	1c0c      	adds	r4, r1, #0
    6d1e:	1c15      	adds	r5, r2, #0
    6d20:	6909      	ldr	r1, [r1, #16]
    6d22:	6912      	ldr	r2, [r2, #16]
    6d24:	b08b      	sub	sp, #44	; 0x2c
    6d26:	4291      	cmp	r1, r2
    6d28:	da02      	bge.n	6d30 <__multiply+0x16>
    6d2a:	1c23      	adds	r3, r4, #0
    6d2c:	1c2c      	adds	r4, r5, #0
    6d2e:	1c1d      	adds	r5, r3, #0
    6d30:	6927      	ldr	r7, [r4, #16]
    6d32:	692e      	ldr	r6, [r5, #16]
    6d34:	68a2      	ldr	r2, [r4, #8]
    6d36:	19bb      	adds	r3, r7, r6
    6d38:	6861      	ldr	r1, [r4, #4]
    6d3a:	9302      	str	r3, [sp, #8]
    6d3c:	4293      	cmp	r3, r2
    6d3e:	dd00      	ble.n	6d42 <__multiply+0x28>
    6d40:	3101      	adds	r1, #1
    6d42:	f7ff fec9 	bl	6ad8 <_Balloc>
    6d46:	1c03      	adds	r3, r0, #0
    6d48:	9003      	str	r0, [sp, #12]
    6d4a:	9802      	ldr	r0, [sp, #8]
    6d4c:	3314      	adds	r3, #20
    6d4e:	0082      	lsls	r2, r0, #2
    6d50:	189a      	adds	r2, r3, r2
    6d52:	1c19      	adds	r1, r3, #0
    6d54:	4291      	cmp	r1, r2
    6d56:	d202      	bcs.n	6d5e <__multiply+0x44>
    6d58:	2000      	movs	r0, #0
    6d5a:	c101      	stmia	r1!, {r0}
    6d5c:	e7fa      	b.n	6d54 <__multiply+0x3a>
    6d5e:	3514      	adds	r5, #20
    6d60:	3414      	adds	r4, #20
    6d62:	00bf      	lsls	r7, r7, #2
    6d64:	46ac      	mov	ip, r5
    6d66:	00b6      	lsls	r6, r6, #2
    6d68:	19e7      	adds	r7, r4, r7
    6d6a:	4466      	add	r6, ip
    6d6c:	9404      	str	r4, [sp, #16]
    6d6e:	9707      	str	r7, [sp, #28]
    6d70:	9609      	str	r6, [sp, #36]	; 0x24
    6d72:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6d74:	45b4      	cmp	ip, r6
    6d76:	d256      	bcs.n	6e26 <__multiply+0x10c>
    6d78:	4665      	mov	r5, ip
    6d7a:	882d      	ldrh	r5, [r5, #0]
    6d7c:	9505      	str	r5, [sp, #20]
    6d7e:	2d00      	cmp	r5, #0
    6d80:	d01f      	beq.n	6dc2 <__multiply+0xa8>
    6d82:	9c04      	ldr	r4, [sp, #16]
    6d84:	1c19      	adds	r1, r3, #0
    6d86:	2000      	movs	r0, #0
    6d88:	680f      	ldr	r7, [r1, #0]
    6d8a:	cc40      	ldmia	r4!, {r6}
    6d8c:	b2bf      	uxth	r7, r7
    6d8e:	9d05      	ldr	r5, [sp, #20]
    6d90:	9706      	str	r7, [sp, #24]
    6d92:	b2b7      	uxth	r7, r6
    6d94:	436f      	muls	r7, r5
    6d96:	9d06      	ldr	r5, [sp, #24]
    6d98:	0c36      	lsrs	r6, r6, #16
    6d9a:	19ef      	adds	r7, r5, r7
    6d9c:	183f      	adds	r7, r7, r0
    6d9e:	6808      	ldr	r0, [r1, #0]
    6da0:	9108      	str	r1, [sp, #32]
    6da2:	0c05      	lsrs	r5, r0, #16
    6da4:	9805      	ldr	r0, [sp, #20]
    6da6:	4346      	muls	r6, r0
    6da8:	0c38      	lsrs	r0, r7, #16
    6daa:	19ad      	adds	r5, r5, r6
    6dac:	182d      	adds	r5, r5, r0
    6dae:	0c28      	lsrs	r0, r5, #16
    6db0:	b2bf      	uxth	r7, r7
    6db2:	042d      	lsls	r5, r5, #16
    6db4:	433d      	orrs	r5, r7
    6db6:	c120      	stmia	r1!, {r5}
    6db8:	9d07      	ldr	r5, [sp, #28]
    6dba:	42ac      	cmp	r4, r5
    6dbc:	d3e4      	bcc.n	6d88 <__multiply+0x6e>
    6dbe:	9e08      	ldr	r6, [sp, #32]
    6dc0:	6070      	str	r0, [r6, #4]
    6dc2:	4667      	mov	r7, ip
    6dc4:	887d      	ldrh	r5, [r7, #2]
    6dc6:	2d00      	cmp	r5, #0
    6dc8:	d022      	beq.n	6e10 <__multiply+0xf6>
    6dca:	2600      	movs	r6, #0
    6dcc:	6818      	ldr	r0, [r3, #0]
    6dce:	9c04      	ldr	r4, [sp, #16]
    6dd0:	1c19      	adds	r1, r3, #0
    6dd2:	9601      	str	r6, [sp, #4]
    6dd4:	8827      	ldrh	r7, [r4, #0]
    6dd6:	b280      	uxth	r0, r0
    6dd8:	436f      	muls	r7, r5
    6dda:	9706      	str	r7, [sp, #24]
    6ddc:	9e06      	ldr	r6, [sp, #24]
    6dde:	884f      	ldrh	r7, [r1, #2]
    6de0:	9105      	str	r1, [sp, #20]
    6de2:	19f6      	adds	r6, r6, r7
    6de4:	9f01      	ldr	r7, [sp, #4]
    6de6:	19f7      	adds	r7, r6, r7
    6de8:	9706      	str	r7, [sp, #24]
    6dea:	043f      	lsls	r7, r7, #16
    6dec:	4338      	orrs	r0, r7
    6dee:	6008      	str	r0, [r1, #0]
    6df0:	cc01      	ldmia	r4!, {r0}
    6df2:	888f      	ldrh	r7, [r1, #4]
    6df4:	0c00      	lsrs	r0, r0, #16
    6df6:	4368      	muls	r0, r5
    6df8:	19c0      	adds	r0, r0, r7
    6dfa:	9f06      	ldr	r7, [sp, #24]
    6dfc:	3104      	adds	r1, #4
    6dfe:	0c3e      	lsrs	r6, r7, #16
    6e00:	1980      	adds	r0, r0, r6
    6e02:	9f07      	ldr	r7, [sp, #28]
    6e04:	0c06      	lsrs	r6, r0, #16
    6e06:	9601      	str	r6, [sp, #4]
    6e08:	42a7      	cmp	r7, r4
    6e0a:	d8e3      	bhi.n	6dd4 <__multiply+0xba>
    6e0c:	9905      	ldr	r1, [sp, #20]
    6e0e:	6048      	str	r0, [r1, #4]
    6e10:	2504      	movs	r5, #4
    6e12:	44ac      	add	ip, r5
    6e14:	195b      	adds	r3, r3, r5
    6e16:	e7ac      	b.n	6d72 <__multiply+0x58>
    6e18:	3a04      	subs	r2, #4
    6e1a:	6810      	ldr	r0, [r2, #0]
    6e1c:	2800      	cmp	r0, #0
    6e1e:	d105      	bne.n	6e2c <__multiply+0x112>
    6e20:	9f02      	ldr	r7, [sp, #8]
    6e22:	3f01      	subs	r7, #1
    6e24:	9702      	str	r7, [sp, #8]
    6e26:	9d02      	ldr	r5, [sp, #8]
    6e28:	2d00      	cmp	r5, #0
    6e2a:	dcf5      	bgt.n	6e18 <__multiply+0xfe>
    6e2c:	9f03      	ldr	r7, [sp, #12]
    6e2e:	9e02      	ldr	r6, [sp, #8]
    6e30:	1c38      	adds	r0, r7, #0
    6e32:	613e      	str	r6, [r7, #16]
    6e34:	b00b      	add	sp, #44	; 0x2c
    6e36:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006e38 <__pow5mult>:
    6e38:	2303      	movs	r3, #3
    6e3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6e3c:	4013      	ands	r3, r2
    6e3e:	1c05      	adds	r5, r0, #0
    6e40:	1c0e      	adds	r6, r1, #0
    6e42:	1c14      	adds	r4, r2, #0
    6e44:	2b00      	cmp	r3, #0
    6e46:	d007      	beq.n	6e58 <__pow5mult+0x20>
    6e48:	4a22      	ldr	r2, [pc, #136]	; (6ed4 <__pow5mult+0x9c>)
    6e4a:	3b01      	subs	r3, #1
    6e4c:	009b      	lsls	r3, r3, #2
    6e4e:	589a      	ldr	r2, [r3, r2]
    6e50:	2300      	movs	r3, #0
    6e52:	f7ff fe92 	bl	6b7a <__multadd>
    6e56:	1c06      	adds	r6, r0, #0
    6e58:	10a4      	asrs	r4, r4, #2
    6e5a:	9401      	str	r4, [sp, #4]
    6e5c:	d037      	beq.n	6ece <__pow5mult+0x96>
    6e5e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    6e60:	2c00      	cmp	r4, #0
    6e62:	d107      	bne.n	6e74 <__pow5mult+0x3c>
    6e64:	2010      	movs	r0, #16
    6e66:	f7ff fe09 	bl	6a7c <malloc>
    6e6a:	6268      	str	r0, [r5, #36]	; 0x24
    6e6c:	6044      	str	r4, [r0, #4]
    6e6e:	6084      	str	r4, [r0, #8]
    6e70:	6004      	str	r4, [r0, #0]
    6e72:	60c4      	str	r4, [r0, #12]
    6e74:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    6e76:	68bc      	ldr	r4, [r7, #8]
    6e78:	2c00      	cmp	r4, #0
    6e7a:	d110      	bne.n	6e9e <__pow5mult+0x66>
    6e7c:	1c28      	adds	r0, r5, #0
    6e7e:	4916      	ldr	r1, [pc, #88]	; (6ed8 <__pow5mult+0xa0>)
    6e80:	f7ff ff42 	bl	6d08 <__i2b>
    6e84:	2300      	movs	r3, #0
    6e86:	60b8      	str	r0, [r7, #8]
    6e88:	1c04      	adds	r4, r0, #0
    6e8a:	6003      	str	r3, [r0, #0]
    6e8c:	e007      	b.n	6e9e <__pow5mult+0x66>
    6e8e:	9b01      	ldr	r3, [sp, #4]
    6e90:	105b      	asrs	r3, r3, #1
    6e92:	9301      	str	r3, [sp, #4]
    6e94:	d01b      	beq.n	6ece <__pow5mult+0x96>
    6e96:	6820      	ldr	r0, [r4, #0]
    6e98:	2800      	cmp	r0, #0
    6e9a:	d00f      	beq.n	6ebc <__pow5mult+0x84>
    6e9c:	1c04      	adds	r4, r0, #0
    6e9e:	9b01      	ldr	r3, [sp, #4]
    6ea0:	07db      	lsls	r3, r3, #31
    6ea2:	d5f4      	bpl.n	6e8e <__pow5mult+0x56>
    6ea4:	1c31      	adds	r1, r6, #0
    6ea6:	1c22      	adds	r2, r4, #0
    6ea8:	1c28      	adds	r0, r5, #0
    6eaa:	f7ff ff36 	bl	6d1a <__multiply>
    6eae:	1c31      	adds	r1, r6, #0
    6eb0:	1c07      	adds	r7, r0, #0
    6eb2:	1c28      	adds	r0, r5, #0
    6eb4:	f7ff fe48 	bl	6b48 <_Bfree>
    6eb8:	1c3e      	adds	r6, r7, #0
    6eba:	e7e8      	b.n	6e8e <__pow5mult+0x56>
    6ebc:	1c28      	adds	r0, r5, #0
    6ebe:	1c21      	adds	r1, r4, #0
    6ec0:	1c22      	adds	r2, r4, #0
    6ec2:	f7ff ff2a 	bl	6d1a <__multiply>
    6ec6:	2300      	movs	r3, #0
    6ec8:	6020      	str	r0, [r4, #0]
    6eca:	6003      	str	r3, [r0, #0]
    6ecc:	e7e6      	b.n	6e9c <__pow5mult+0x64>
    6ece:	1c30      	adds	r0, r6, #0
    6ed0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6ed2:	46c0      	nop			; (mov r8, r8)
    6ed4:	00009da8 	.word	0x00009da8
    6ed8:	00000271 	.word	0x00000271

00006edc <__lshift>:
    6edc:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ede:	1c0c      	adds	r4, r1, #0
    6ee0:	b085      	sub	sp, #20
    6ee2:	9003      	str	r0, [sp, #12]
    6ee4:	6920      	ldr	r0, [r4, #16]
    6ee6:	1155      	asrs	r5, r2, #5
    6ee8:	1828      	adds	r0, r5, r0
    6eea:	9002      	str	r0, [sp, #8]
    6eec:	6849      	ldr	r1, [r1, #4]
    6eee:	3001      	adds	r0, #1
    6ef0:	68a3      	ldr	r3, [r4, #8]
    6ef2:	1c17      	adds	r7, r2, #0
    6ef4:	9000      	str	r0, [sp, #0]
    6ef6:	9a00      	ldr	r2, [sp, #0]
    6ef8:	429a      	cmp	r2, r3
    6efa:	dd02      	ble.n	6f02 <__lshift+0x26>
    6efc:	3101      	adds	r1, #1
    6efe:	005b      	lsls	r3, r3, #1
    6f00:	e7f9      	b.n	6ef6 <__lshift+0x1a>
    6f02:	9803      	ldr	r0, [sp, #12]
    6f04:	f7ff fde8 	bl	6ad8 <_Balloc>
    6f08:	1c02      	adds	r2, r0, #0
    6f0a:	1c06      	adds	r6, r0, #0
    6f0c:	3214      	adds	r2, #20
    6f0e:	2300      	movs	r3, #0
    6f10:	42ab      	cmp	r3, r5
    6f12:	da04      	bge.n	6f1e <__lshift+0x42>
    6f14:	0099      	lsls	r1, r3, #2
    6f16:	2000      	movs	r0, #0
    6f18:	5050      	str	r0, [r2, r1]
    6f1a:	3301      	adds	r3, #1
    6f1c:	e7f8      	b.n	6f10 <__lshift+0x34>
    6f1e:	43eb      	mvns	r3, r5
    6f20:	17db      	asrs	r3, r3, #31
    6f22:	401d      	ands	r5, r3
    6f24:	00ad      	lsls	r5, r5, #2
    6f26:	6920      	ldr	r0, [r4, #16]
    6f28:	1955      	adds	r5, r2, r5
    6f2a:	1c22      	adds	r2, r4, #0
    6f2c:	3214      	adds	r2, #20
    6f2e:	0083      	lsls	r3, r0, #2
    6f30:	189b      	adds	r3, r3, r2
    6f32:	469c      	mov	ip, r3
    6f34:	231f      	movs	r3, #31
    6f36:	401f      	ands	r7, r3
    6f38:	d014      	beq.n	6f64 <__lshift+0x88>
    6f3a:	2320      	movs	r3, #32
    6f3c:	1bdb      	subs	r3, r3, r7
    6f3e:	9301      	str	r3, [sp, #4]
    6f40:	2300      	movs	r3, #0
    6f42:	6810      	ldr	r0, [r2, #0]
    6f44:	1c29      	adds	r1, r5, #0
    6f46:	40b8      	lsls	r0, r7
    6f48:	4303      	orrs	r3, r0
    6f4a:	c508      	stmia	r5!, {r3}
    6f4c:	ca08      	ldmia	r2!, {r3}
    6f4e:	9801      	ldr	r0, [sp, #4]
    6f50:	40c3      	lsrs	r3, r0
    6f52:	4594      	cmp	ip, r2
    6f54:	d8f5      	bhi.n	6f42 <__lshift+0x66>
    6f56:	604b      	str	r3, [r1, #4]
    6f58:	2b00      	cmp	r3, #0
    6f5a:	d007      	beq.n	6f6c <__lshift+0x90>
    6f5c:	9902      	ldr	r1, [sp, #8]
    6f5e:	3102      	adds	r1, #2
    6f60:	9100      	str	r1, [sp, #0]
    6f62:	e003      	b.n	6f6c <__lshift+0x90>
    6f64:	ca08      	ldmia	r2!, {r3}
    6f66:	c508      	stmia	r5!, {r3}
    6f68:	4594      	cmp	ip, r2
    6f6a:	d8fb      	bhi.n	6f64 <__lshift+0x88>
    6f6c:	9b00      	ldr	r3, [sp, #0]
    6f6e:	9803      	ldr	r0, [sp, #12]
    6f70:	3b01      	subs	r3, #1
    6f72:	6133      	str	r3, [r6, #16]
    6f74:	1c21      	adds	r1, r4, #0
    6f76:	f7ff fde7 	bl	6b48 <_Bfree>
    6f7a:	1c30      	adds	r0, r6, #0
    6f7c:	b005      	add	sp, #20
    6f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006f80 <__mcmp>:
    6f80:	b510      	push	{r4, lr}
    6f82:	6902      	ldr	r2, [r0, #16]
    6f84:	690c      	ldr	r4, [r1, #16]
    6f86:	1c03      	adds	r3, r0, #0
    6f88:	1b10      	subs	r0, r2, r4
    6f8a:	d113      	bne.n	6fb4 <__mcmp+0x34>
    6f8c:	1c1a      	adds	r2, r3, #0
    6f8e:	00a0      	lsls	r0, r4, #2
    6f90:	3214      	adds	r2, #20
    6f92:	3114      	adds	r1, #20
    6f94:	1813      	adds	r3, r2, r0
    6f96:	1809      	adds	r1, r1, r0
    6f98:	3b04      	subs	r3, #4
    6f9a:	3904      	subs	r1, #4
    6f9c:	681c      	ldr	r4, [r3, #0]
    6f9e:	6808      	ldr	r0, [r1, #0]
    6fa0:	4284      	cmp	r4, r0
    6fa2:	d004      	beq.n	6fae <__mcmp+0x2e>
    6fa4:	4284      	cmp	r4, r0
    6fa6:	4180      	sbcs	r0, r0
    6fa8:	2301      	movs	r3, #1
    6faa:	4318      	orrs	r0, r3
    6fac:	e002      	b.n	6fb4 <__mcmp+0x34>
    6fae:	4293      	cmp	r3, r2
    6fb0:	d8f2      	bhi.n	6f98 <__mcmp+0x18>
    6fb2:	2000      	movs	r0, #0
    6fb4:	bd10      	pop	{r4, pc}

00006fb6 <__mdiff>:
    6fb6:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fb8:	1c07      	adds	r7, r0, #0
    6fba:	b085      	sub	sp, #20
    6fbc:	1c08      	adds	r0, r1, #0
    6fbe:	1c0d      	adds	r5, r1, #0
    6fc0:	1c11      	adds	r1, r2, #0
    6fc2:	1c14      	adds	r4, r2, #0
    6fc4:	f7ff ffdc 	bl	6f80 <__mcmp>
    6fc8:	1e06      	subs	r6, r0, #0
    6fca:	d107      	bne.n	6fdc <__mdiff+0x26>
    6fcc:	1c38      	adds	r0, r7, #0
    6fce:	1c31      	adds	r1, r6, #0
    6fd0:	f7ff fd82 	bl	6ad8 <_Balloc>
    6fd4:	2301      	movs	r3, #1
    6fd6:	6103      	str	r3, [r0, #16]
    6fd8:	6146      	str	r6, [r0, #20]
    6fda:	e050      	b.n	707e <__mdiff+0xc8>
    6fdc:	2800      	cmp	r0, #0
    6fde:	db01      	blt.n	6fe4 <__mdiff+0x2e>
    6fe0:	2600      	movs	r6, #0
    6fe2:	e003      	b.n	6fec <__mdiff+0x36>
    6fe4:	1c2b      	adds	r3, r5, #0
    6fe6:	2601      	movs	r6, #1
    6fe8:	1c25      	adds	r5, r4, #0
    6fea:	1c1c      	adds	r4, r3, #0
    6fec:	6869      	ldr	r1, [r5, #4]
    6fee:	1c38      	adds	r0, r7, #0
    6ff0:	f7ff fd72 	bl	6ad8 <_Balloc>
    6ff4:	692a      	ldr	r2, [r5, #16]
    6ff6:	1c2b      	adds	r3, r5, #0
    6ff8:	3314      	adds	r3, #20
    6ffa:	0091      	lsls	r1, r2, #2
    6ffc:	1859      	adds	r1, r3, r1
    6ffe:	9102      	str	r1, [sp, #8]
    7000:	6921      	ldr	r1, [r4, #16]
    7002:	1c25      	adds	r5, r4, #0
    7004:	3514      	adds	r5, #20
    7006:	0089      	lsls	r1, r1, #2
    7008:	1869      	adds	r1, r5, r1
    700a:	1c04      	adds	r4, r0, #0
    700c:	9103      	str	r1, [sp, #12]
    700e:	60c6      	str	r6, [r0, #12]
    7010:	3414      	adds	r4, #20
    7012:	2100      	movs	r1, #0
    7014:	cb40      	ldmia	r3!, {r6}
    7016:	cd80      	ldmia	r5!, {r7}
    7018:	46b4      	mov	ip, r6
    701a:	b2b6      	uxth	r6, r6
    701c:	1871      	adds	r1, r6, r1
    701e:	b2be      	uxth	r6, r7
    7020:	1b8e      	subs	r6, r1, r6
    7022:	4661      	mov	r1, ip
    7024:	9601      	str	r6, [sp, #4]
    7026:	0c3f      	lsrs	r7, r7, #16
    7028:	0c0e      	lsrs	r6, r1, #16
    702a:	1bf7      	subs	r7, r6, r7
    702c:	9e01      	ldr	r6, [sp, #4]
    702e:	3404      	adds	r4, #4
    7030:	1431      	asrs	r1, r6, #16
    7032:	187f      	adds	r7, r7, r1
    7034:	1439      	asrs	r1, r7, #16
    7036:	043f      	lsls	r7, r7, #16
    7038:	9700      	str	r7, [sp, #0]
    703a:	9f01      	ldr	r7, [sp, #4]
    703c:	1f26      	subs	r6, r4, #4
    703e:	46b4      	mov	ip, r6
    7040:	b2be      	uxth	r6, r7
    7042:	9f00      	ldr	r7, [sp, #0]
    7044:	4337      	orrs	r7, r6
    7046:	4666      	mov	r6, ip
    7048:	6037      	str	r7, [r6, #0]
    704a:	9f03      	ldr	r7, [sp, #12]
    704c:	42bd      	cmp	r5, r7
    704e:	d3e1      	bcc.n	7014 <__mdiff+0x5e>
    7050:	9e02      	ldr	r6, [sp, #8]
    7052:	1c25      	adds	r5, r4, #0
    7054:	42b3      	cmp	r3, r6
    7056:	d20b      	bcs.n	7070 <__mdiff+0xba>
    7058:	cb80      	ldmia	r3!, {r7}
    705a:	b2bd      	uxth	r5, r7
    705c:	186d      	adds	r5, r5, r1
    705e:	142e      	asrs	r6, r5, #16
    7060:	0c3f      	lsrs	r7, r7, #16
    7062:	19f6      	adds	r6, r6, r7
    7064:	1431      	asrs	r1, r6, #16
    7066:	b2ad      	uxth	r5, r5
    7068:	0436      	lsls	r6, r6, #16
    706a:	4335      	orrs	r5, r6
    706c:	c420      	stmia	r4!, {r5}
    706e:	e7ef      	b.n	7050 <__mdiff+0x9a>
    7070:	3d04      	subs	r5, #4
    7072:	682f      	ldr	r7, [r5, #0]
    7074:	2f00      	cmp	r7, #0
    7076:	d101      	bne.n	707c <__mdiff+0xc6>
    7078:	3a01      	subs	r2, #1
    707a:	e7f9      	b.n	7070 <__mdiff+0xba>
    707c:	6102      	str	r2, [r0, #16]
    707e:	b005      	add	sp, #20
    7080:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007084 <__ulp>:
    7084:	4b0e      	ldr	r3, [pc, #56]	; (70c0 <__ulp+0x3c>)
    7086:	4a0f      	ldr	r2, [pc, #60]	; (70c4 <__ulp+0x40>)
    7088:	400b      	ands	r3, r1
    708a:	189b      	adds	r3, r3, r2
    708c:	b510      	push	{r4, lr}
    708e:	2b00      	cmp	r3, #0
    7090:	dd01      	ble.n	7096 <__ulp+0x12>
    7092:	1c19      	adds	r1, r3, #0
    7094:	e009      	b.n	70aa <__ulp+0x26>
    7096:	425b      	negs	r3, r3
    7098:	151b      	asrs	r3, r3, #20
    709a:	2000      	movs	r0, #0
    709c:	2100      	movs	r1, #0
    709e:	2b13      	cmp	r3, #19
    70a0:	dc05      	bgt.n	70ae <__ulp+0x2a>
    70a2:	2280      	movs	r2, #128	; 0x80
    70a4:	0312      	lsls	r2, r2, #12
    70a6:	1c11      	adds	r1, r2, #0
    70a8:	4119      	asrs	r1, r3
    70aa:	2000      	movs	r0, #0
    70ac:	e006      	b.n	70bc <__ulp+0x38>
    70ae:	2201      	movs	r2, #1
    70b0:	2b32      	cmp	r3, #50	; 0x32
    70b2:	dc02      	bgt.n	70ba <__ulp+0x36>
    70b4:	2433      	movs	r4, #51	; 0x33
    70b6:	1ae3      	subs	r3, r4, r3
    70b8:	409a      	lsls	r2, r3
    70ba:	1c10      	adds	r0, r2, #0
    70bc:	bd10      	pop	{r4, pc}
    70be:	46c0      	nop			; (mov r8, r8)
    70c0:	7ff00000 	.word	0x7ff00000
    70c4:	fcc00000 	.word	0xfcc00000

000070c8 <__b2d>:
    70c8:	6903      	ldr	r3, [r0, #16]
    70ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    70cc:	1c06      	adds	r6, r0, #0
    70ce:	3614      	adds	r6, #20
    70d0:	009b      	lsls	r3, r3, #2
    70d2:	18f3      	adds	r3, r6, r3
    70d4:	1c1c      	adds	r4, r3, #0
    70d6:	3c04      	subs	r4, #4
    70d8:	6825      	ldr	r5, [r4, #0]
    70da:	1c0f      	adds	r7, r1, #0
    70dc:	1c28      	adds	r0, r5, #0
    70de:	9301      	str	r3, [sp, #4]
    70e0:	f7ff fdc9 	bl	6c76 <__hi0bits>
    70e4:	2320      	movs	r3, #32
    70e6:	1a1b      	subs	r3, r3, r0
    70e8:	603b      	str	r3, [r7, #0]
    70ea:	491f      	ldr	r1, [pc, #124]	; (7168 <__b2d+0xa0>)
    70ec:	280a      	cmp	r0, #10
    70ee:	dc13      	bgt.n	7118 <__b2d+0x50>
    70f0:	230b      	movs	r3, #11
    70f2:	1a1b      	subs	r3, r3, r0
    70f4:	1c2f      	adds	r7, r5, #0
    70f6:	40df      	lsrs	r7, r3
    70f8:	469c      	mov	ip, r3
    70fa:	1c0b      	adds	r3, r1, #0
    70fc:	433b      	orrs	r3, r7
    70fe:	2100      	movs	r1, #0
    7100:	42b4      	cmp	r4, r6
    7102:	d902      	bls.n	710a <__b2d+0x42>
    7104:	9901      	ldr	r1, [sp, #4]
    7106:	3908      	subs	r1, #8
    7108:	6809      	ldr	r1, [r1, #0]
    710a:	4664      	mov	r4, ip
    710c:	40e1      	lsrs	r1, r4
    710e:	3015      	adds	r0, #21
    7110:	4085      	lsls	r5, r0
    7112:	1c0a      	adds	r2, r1, #0
    7114:	432a      	orrs	r2, r5
    7116:	e022      	b.n	715e <__b2d+0x96>
    7118:	2700      	movs	r7, #0
    711a:	42b4      	cmp	r4, r6
    711c:	d902      	bls.n	7124 <__b2d+0x5c>
    711e:	9c01      	ldr	r4, [sp, #4]
    7120:	3c08      	subs	r4, #8
    7122:	6827      	ldr	r7, [r4, #0]
    7124:	230b      	movs	r3, #11
    7126:	425b      	negs	r3, r3
    7128:	181b      	adds	r3, r3, r0
    712a:	469c      	mov	ip, r3
    712c:	2b00      	cmp	r3, #0
    712e:	d013      	beq.n	7158 <__b2d+0x90>
    7130:	232b      	movs	r3, #43	; 0x2b
    7132:	1a18      	subs	r0, r3, r0
    7134:	4663      	mov	r3, ip
    7136:	409d      	lsls	r5, r3
    7138:	4329      	orrs	r1, r5
    713a:	1c3d      	adds	r5, r7, #0
    713c:	1c0b      	adds	r3, r1, #0
    713e:	40c5      	lsrs	r5, r0
    7140:	432b      	orrs	r3, r5
    7142:	2100      	movs	r1, #0
    7144:	42b4      	cmp	r4, r6
    7146:	d901      	bls.n	714c <__b2d+0x84>
    7148:	3c04      	subs	r4, #4
    714a:	6821      	ldr	r1, [r4, #0]
    714c:	40c1      	lsrs	r1, r0
    714e:	4664      	mov	r4, ip
    7150:	40a7      	lsls	r7, r4
    7152:	1c0a      	adds	r2, r1, #0
    7154:	433a      	orrs	r2, r7
    7156:	e002      	b.n	715e <__b2d+0x96>
    7158:	1c0b      	adds	r3, r1, #0
    715a:	432b      	orrs	r3, r5
    715c:	1c3a      	adds	r2, r7, #0
    715e:	1c10      	adds	r0, r2, #0
    7160:	1c19      	adds	r1, r3, #0
    7162:	b003      	add	sp, #12
    7164:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7166:	46c0      	nop			; (mov r8, r8)
    7168:	3ff00000 	.word	0x3ff00000

0000716c <__d2b>:
    716c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    716e:	2101      	movs	r1, #1
    7170:	1c1d      	adds	r5, r3, #0
    7172:	1c14      	adds	r4, r2, #0
    7174:	f7ff fcb0 	bl	6ad8 <_Balloc>
    7178:	006f      	lsls	r7, r5, #1
    717a:	032b      	lsls	r3, r5, #12
    717c:	1c06      	adds	r6, r0, #0
    717e:	0b1b      	lsrs	r3, r3, #12
    7180:	0d7f      	lsrs	r7, r7, #21
    7182:	d002      	beq.n	718a <__d2b+0x1e>
    7184:	2280      	movs	r2, #128	; 0x80
    7186:	0352      	lsls	r2, r2, #13
    7188:	4313      	orrs	r3, r2
    718a:	9301      	str	r3, [sp, #4]
    718c:	2c00      	cmp	r4, #0
    718e:	d019      	beq.n	71c4 <__d2b+0x58>
    7190:	4668      	mov	r0, sp
    7192:	9400      	str	r4, [sp, #0]
    7194:	f7ff fd8b 	bl	6cae <__lo0bits>
    7198:	9a00      	ldr	r2, [sp, #0]
    719a:	2800      	cmp	r0, #0
    719c:	d009      	beq.n	71b2 <__d2b+0x46>
    719e:	9b01      	ldr	r3, [sp, #4]
    71a0:	2120      	movs	r1, #32
    71a2:	1c1c      	adds	r4, r3, #0
    71a4:	1a09      	subs	r1, r1, r0
    71a6:	408c      	lsls	r4, r1
    71a8:	4322      	orrs	r2, r4
    71aa:	40c3      	lsrs	r3, r0
    71ac:	6172      	str	r2, [r6, #20]
    71ae:	9301      	str	r3, [sp, #4]
    71b0:	e000      	b.n	71b4 <__d2b+0x48>
    71b2:	6172      	str	r2, [r6, #20]
    71b4:	9c01      	ldr	r4, [sp, #4]
    71b6:	61b4      	str	r4, [r6, #24]
    71b8:	4263      	negs	r3, r4
    71ba:	4163      	adcs	r3, r4
    71bc:	2402      	movs	r4, #2
    71be:	1ae4      	subs	r4, r4, r3
    71c0:	6134      	str	r4, [r6, #16]
    71c2:	e007      	b.n	71d4 <__d2b+0x68>
    71c4:	a801      	add	r0, sp, #4
    71c6:	f7ff fd72 	bl	6cae <__lo0bits>
    71ca:	9901      	ldr	r1, [sp, #4]
    71cc:	2401      	movs	r4, #1
    71ce:	6171      	str	r1, [r6, #20]
    71d0:	6134      	str	r4, [r6, #16]
    71d2:	3020      	adds	r0, #32
    71d4:	2f00      	cmp	r7, #0
    71d6:	d009      	beq.n	71ec <__d2b+0x80>
    71d8:	4a0d      	ldr	r2, [pc, #52]	; (7210 <__d2b+0xa4>)
    71da:	9c08      	ldr	r4, [sp, #32]
    71dc:	18bf      	adds	r7, r7, r2
    71de:	183f      	adds	r7, r7, r0
    71e0:	6027      	str	r7, [r4, #0]
    71e2:	2335      	movs	r3, #53	; 0x35
    71e4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    71e6:	1a18      	subs	r0, r3, r0
    71e8:	6020      	str	r0, [r4, #0]
    71ea:	e00e      	b.n	720a <__d2b+0x9e>
    71ec:	4909      	ldr	r1, [pc, #36]	; (7214 <__d2b+0xa8>)
    71ee:	9a08      	ldr	r2, [sp, #32]
    71f0:	1840      	adds	r0, r0, r1
    71f2:	4909      	ldr	r1, [pc, #36]	; (7218 <__d2b+0xac>)
    71f4:	6010      	str	r0, [r2, #0]
    71f6:	1863      	adds	r3, r4, r1
    71f8:	009b      	lsls	r3, r3, #2
    71fa:	18f3      	adds	r3, r6, r3
    71fc:	6958      	ldr	r0, [r3, #20]
    71fe:	f7ff fd3a 	bl	6c76 <__hi0bits>
    7202:	0164      	lsls	r4, r4, #5
    7204:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7206:	1a24      	subs	r4, r4, r0
    7208:	6014      	str	r4, [r2, #0]
    720a:	1c30      	adds	r0, r6, #0
    720c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    720e:	46c0      	nop			; (mov r8, r8)
    7210:	fffffbcd 	.word	0xfffffbcd
    7214:	fffffbce 	.word	0xfffffbce
    7218:	3fffffff 	.word	0x3fffffff

0000721c <__ratio>:
    721c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    721e:	1c0e      	adds	r6, r1, #0
    7220:	4669      	mov	r1, sp
    7222:	1c07      	adds	r7, r0, #0
    7224:	f7ff ff50 	bl	70c8 <__b2d>
    7228:	1c04      	adds	r4, r0, #0
    722a:	1c0d      	adds	r5, r1, #0
    722c:	1c30      	adds	r0, r6, #0
    722e:	a901      	add	r1, sp, #4
    7230:	f7ff ff4a 	bl	70c8 <__b2d>
    7234:	1c02      	adds	r2, r0, #0
    7236:	1c0b      	adds	r3, r1, #0
    7238:	9800      	ldr	r0, [sp, #0]
    723a:	9901      	ldr	r1, [sp, #4]
    723c:	693f      	ldr	r7, [r7, #16]
    723e:	1a40      	subs	r0, r0, r1
    7240:	6931      	ldr	r1, [r6, #16]
    7242:	4684      	mov	ip, r0
    7244:	1a79      	subs	r1, r7, r1
    7246:	0149      	lsls	r1, r1, #5
    7248:	4461      	add	r1, ip
    724a:	2900      	cmp	r1, #0
    724c:	dd02      	ble.n	7254 <__ratio+0x38>
    724e:	0509      	lsls	r1, r1, #20
    7250:	194d      	adds	r5, r1, r5
    7252:	e001      	b.n	7258 <__ratio+0x3c>
    7254:	0509      	lsls	r1, r1, #20
    7256:	1a5b      	subs	r3, r3, r1
    7258:	1c20      	adds	r0, r4, #0
    725a:	1c29      	adds	r1, r5, #0
    725c:	f000 fe56 	bl	7f0c <__aeabi_ddiv>
    7260:	b003      	add	sp, #12
    7262:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007264 <__copybits>:
    7264:	3901      	subs	r1, #1
    7266:	b510      	push	{r4, lr}
    7268:	1c13      	adds	r3, r2, #0
    726a:	1149      	asrs	r1, r1, #5
    726c:	6912      	ldr	r2, [r2, #16]
    726e:	3101      	adds	r1, #1
    7270:	0089      	lsls	r1, r1, #2
    7272:	3314      	adds	r3, #20
    7274:	0092      	lsls	r2, r2, #2
    7276:	1841      	adds	r1, r0, r1
    7278:	189a      	adds	r2, r3, r2
    727a:	4293      	cmp	r3, r2
    727c:	d202      	bcs.n	7284 <__copybits+0x20>
    727e:	cb10      	ldmia	r3!, {r4}
    7280:	c010      	stmia	r0!, {r4}
    7282:	e7fa      	b.n	727a <__copybits+0x16>
    7284:	4288      	cmp	r0, r1
    7286:	d202      	bcs.n	728e <__copybits+0x2a>
    7288:	2300      	movs	r3, #0
    728a:	c008      	stmia	r0!, {r3}
    728c:	e7fa      	b.n	7284 <__copybits+0x20>
    728e:	bd10      	pop	{r4, pc}

00007290 <__any_on>:
    7290:	1c02      	adds	r2, r0, #0
    7292:	6900      	ldr	r0, [r0, #16]
    7294:	b510      	push	{r4, lr}
    7296:	3214      	adds	r2, #20
    7298:	114b      	asrs	r3, r1, #5
    729a:	4283      	cmp	r3, r0
    729c:	dc0d      	bgt.n	72ba <__any_on+0x2a>
    729e:	da0d      	bge.n	72bc <__any_on+0x2c>
    72a0:	201f      	movs	r0, #31
    72a2:	4001      	ands	r1, r0
    72a4:	d00a      	beq.n	72bc <__any_on+0x2c>
    72a6:	0098      	lsls	r0, r3, #2
    72a8:	5884      	ldr	r4, [r0, r2]
    72aa:	1c20      	adds	r0, r4, #0
    72ac:	40c8      	lsrs	r0, r1
    72ae:	4088      	lsls	r0, r1
    72b0:	1c01      	adds	r1, r0, #0
    72b2:	2001      	movs	r0, #1
    72b4:	42a1      	cmp	r1, r4
    72b6:	d10c      	bne.n	72d2 <__any_on+0x42>
    72b8:	e000      	b.n	72bc <__any_on+0x2c>
    72ba:	1c03      	adds	r3, r0, #0
    72bc:	009b      	lsls	r3, r3, #2
    72be:	18d3      	adds	r3, r2, r3
    72c0:	4293      	cmp	r3, r2
    72c2:	d905      	bls.n	72d0 <__any_on+0x40>
    72c4:	3b04      	subs	r3, #4
    72c6:	6819      	ldr	r1, [r3, #0]
    72c8:	2900      	cmp	r1, #0
    72ca:	d0f9      	beq.n	72c0 <__any_on+0x30>
    72cc:	2001      	movs	r0, #1
    72ce:	e000      	b.n	72d2 <__any_on+0x42>
    72d0:	2000      	movs	r0, #0
    72d2:	bd10      	pop	{r4, pc}

000072d4 <_calloc_r>:
    72d4:	b538      	push	{r3, r4, r5, lr}
    72d6:	1c15      	adds	r5, r2, #0
    72d8:	434d      	muls	r5, r1
    72da:	1c29      	adds	r1, r5, #0
    72dc:	f000 f850 	bl	7380 <_malloc_r>
    72e0:	1e04      	subs	r4, r0, #0
    72e2:	d003      	beq.n	72ec <_calloc_r+0x18>
    72e4:	2100      	movs	r1, #0
    72e6:	1c2a      	adds	r2, r5, #0
    72e8:	f7fc f8d9 	bl	349e <memset>
    72ec:	1c20      	adds	r0, r4, #0
    72ee:	bd38      	pop	{r3, r4, r5, pc}

000072f0 <_free_r>:
    72f0:	b530      	push	{r4, r5, lr}
    72f2:	2900      	cmp	r1, #0
    72f4:	d040      	beq.n	7378 <_free_r+0x88>
    72f6:	3904      	subs	r1, #4
    72f8:	680b      	ldr	r3, [r1, #0]
    72fa:	2b00      	cmp	r3, #0
    72fc:	da00      	bge.n	7300 <_free_r+0x10>
    72fe:	18c9      	adds	r1, r1, r3
    7300:	4a1e      	ldr	r2, [pc, #120]	; (737c <_free_r+0x8c>)
    7302:	6813      	ldr	r3, [r2, #0]
    7304:	1c14      	adds	r4, r2, #0
    7306:	2b00      	cmp	r3, #0
    7308:	d102      	bne.n	7310 <_free_r+0x20>
    730a:	604b      	str	r3, [r1, #4]
    730c:	6011      	str	r1, [r2, #0]
    730e:	e033      	b.n	7378 <_free_r+0x88>
    7310:	4299      	cmp	r1, r3
    7312:	d20f      	bcs.n	7334 <_free_r+0x44>
    7314:	6808      	ldr	r0, [r1, #0]
    7316:	180a      	adds	r2, r1, r0
    7318:	429a      	cmp	r2, r3
    731a:	d105      	bne.n	7328 <_free_r+0x38>
    731c:	6813      	ldr	r3, [r2, #0]
    731e:	6852      	ldr	r2, [r2, #4]
    7320:	18c0      	adds	r0, r0, r3
    7322:	6008      	str	r0, [r1, #0]
    7324:	604a      	str	r2, [r1, #4]
    7326:	e000      	b.n	732a <_free_r+0x3a>
    7328:	604b      	str	r3, [r1, #4]
    732a:	6021      	str	r1, [r4, #0]
    732c:	e024      	b.n	7378 <_free_r+0x88>
    732e:	428a      	cmp	r2, r1
    7330:	d803      	bhi.n	733a <_free_r+0x4a>
    7332:	1c13      	adds	r3, r2, #0
    7334:	685a      	ldr	r2, [r3, #4]
    7336:	2a00      	cmp	r2, #0
    7338:	d1f9      	bne.n	732e <_free_r+0x3e>
    733a:	681d      	ldr	r5, [r3, #0]
    733c:	195c      	adds	r4, r3, r5
    733e:	428c      	cmp	r4, r1
    7340:	d10b      	bne.n	735a <_free_r+0x6a>
    7342:	6809      	ldr	r1, [r1, #0]
    7344:	1869      	adds	r1, r5, r1
    7346:	1858      	adds	r0, r3, r1
    7348:	6019      	str	r1, [r3, #0]
    734a:	4290      	cmp	r0, r2
    734c:	d114      	bne.n	7378 <_free_r+0x88>
    734e:	6814      	ldr	r4, [r2, #0]
    7350:	6852      	ldr	r2, [r2, #4]
    7352:	1909      	adds	r1, r1, r4
    7354:	6019      	str	r1, [r3, #0]
    7356:	605a      	str	r2, [r3, #4]
    7358:	e00e      	b.n	7378 <_free_r+0x88>
    735a:	428c      	cmp	r4, r1
    735c:	d902      	bls.n	7364 <_free_r+0x74>
    735e:	230c      	movs	r3, #12
    7360:	6003      	str	r3, [r0, #0]
    7362:	e009      	b.n	7378 <_free_r+0x88>
    7364:	6808      	ldr	r0, [r1, #0]
    7366:	180c      	adds	r4, r1, r0
    7368:	4294      	cmp	r4, r2
    736a:	d103      	bne.n	7374 <_free_r+0x84>
    736c:	6814      	ldr	r4, [r2, #0]
    736e:	6852      	ldr	r2, [r2, #4]
    7370:	1900      	adds	r0, r0, r4
    7372:	6008      	str	r0, [r1, #0]
    7374:	604a      	str	r2, [r1, #4]
    7376:	6059      	str	r1, [r3, #4]
    7378:	bd30      	pop	{r4, r5, pc}
    737a:	46c0      	nop			; (mov r8, r8)
    737c:	2000011c 	.word	0x2000011c

00007380 <_malloc_r>:
    7380:	b570      	push	{r4, r5, r6, lr}
    7382:	2303      	movs	r3, #3
    7384:	1ccd      	adds	r5, r1, #3
    7386:	439d      	bics	r5, r3
    7388:	3508      	adds	r5, #8
    738a:	1c06      	adds	r6, r0, #0
    738c:	2d0c      	cmp	r5, #12
    738e:	d201      	bcs.n	7394 <_malloc_r+0x14>
    7390:	250c      	movs	r5, #12
    7392:	e001      	b.n	7398 <_malloc_r+0x18>
    7394:	2d00      	cmp	r5, #0
    7396:	db3f      	blt.n	7418 <_malloc_r+0x98>
    7398:	428d      	cmp	r5, r1
    739a:	d33d      	bcc.n	7418 <_malloc_r+0x98>
    739c:	4b20      	ldr	r3, [pc, #128]	; (7420 <_malloc_r+0xa0>)
    739e:	681c      	ldr	r4, [r3, #0]
    73a0:	1c1a      	adds	r2, r3, #0
    73a2:	1c21      	adds	r1, r4, #0
    73a4:	2900      	cmp	r1, #0
    73a6:	d013      	beq.n	73d0 <_malloc_r+0x50>
    73a8:	6808      	ldr	r0, [r1, #0]
    73aa:	1b43      	subs	r3, r0, r5
    73ac:	d40d      	bmi.n	73ca <_malloc_r+0x4a>
    73ae:	2b0b      	cmp	r3, #11
    73b0:	d902      	bls.n	73b8 <_malloc_r+0x38>
    73b2:	600b      	str	r3, [r1, #0]
    73b4:	18cc      	adds	r4, r1, r3
    73b6:	e01e      	b.n	73f6 <_malloc_r+0x76>
    73b8:	428c      	cmp	r4, r1
    73ba:	d102      	bne.n	73c2 <_malloc_r+0x42>
    73bc:	6863      	ldr	r3, [r4, #4]
    73be:	6013      	str	r3, [r2, #0]
    73c0:	e01a      	b.n	73f8 <_malloc_r+0x78>
    73c2:	6848      	ldr	r0, [r1, #4]
    73c4:	6060      	str	r0, [r4, #4]
    73c6:	1c0c      	adds	r4, r1, #0
    73c8:	e016      	b.n	73f8 <_malloc_r+0x78>
    73ca:	1c0c      	adds	r4, r1, #0
    73cc:	6849      	ldr	r1, [r1, #4]
    73ce:	e7e9      	b.n	73a4 <_malloc_r+0x24>
    73d0:	4c14      	ldr	r4, [pc, #80]	; (7424 <_malloc_r+0xa4>)
    73d2:	6820      	ldr	r0, [r4, #0]
    73d4:	2800      	cmp	r0, #0
    73d6:	d103      	bne.n	73e0 <_malloc_r+0x60>
    73d8:	1c30      	adds	r0, r6, #0
    73da:	f000 f84b 	bl	7474 <_sbrk_r>
    73de:	6020      	str	r0, [r4, #0]
    73e0:	1c30      	adds	r0, r6, #0
    73e2:	1c29      	adds	r1, r5, #0
    73e4:	f000 f846 	bl	7474 <_sbrk_r>
    73e8:	1c43      	adds	r3, r0, #1
    73ea:	d015      	beq.n	7418 <_malloc_r+0x98>
    73ec:	1cc4      	adds	r4, r0, #3
    73ee:	2303      	movs	r3, #3
    73f0:	439c      	bics	r4, r3
    73f2:	4284      	cmp	r4, r0
    73f4:	d10a      	bne.n	740c <_malloc_r+0x8c>
    73f6:	6025      	str	r5, [r4, #0]
    73f8:	1c20      	adds	r0, r4, #0
    73fa:	300b      	adds	r0, #11
    73fc:	2207      	movs	r2, #7
    73fe:	1d23      	adds	r3, r4, #4
    7400:	4390      	bics	r0, r2
    7402:	1ac3      	subs	r3, r0, r3
    7404:	d00b      	beq.n	741e <_malloc_r+0x9e>
    7406:	425a      	negs	r2, r3
    7408:	50e2      	str	r2, [r4, r3]
    740a:	e008      	b.n	741e <_malloc_r+0x9e>
    740c:	1a21      	subs	r1, r4, r0
    740e:	1c30      	adds	r0, r6, #0
    7410:	f000 f830 	bl	7474 <_sbrk_r>
    7414:	3001      	adds	r0, #1
    7416:	d1ee      	bne.n	73f6 <_malloc_r+0x76>
    7418:	230c      	movs	r3, #12
    741a:	6033      	str	r3, [r6, #0]
    741c:	2000      	movs	r0, #0
    741e:	bd70      	pop	{r4, r5, r6, pc}
    7420:	2000011c 	.word	0x2000011c
    7424:	20000118 	.word	0x20000118

00007428 <_realloc_r>:
    7428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    742a:	1c06      	adds	r6, r0, #0
    742c:	1c0c      	adds	r4, r1, #0
    742e:	1c15      	adds	r5, r2, #0
    7430:	2900      	cmp	r1, #0
    7432:	d104      	bne.n	743e <_realloc_r+0x16>
    7434:	1c11      	adds	r1, r2, #0
    7436:	f7ff ffa3 	bl	7380 <_malloc_r>
    743a:	1c04      	adds	r4, r0, #0
    743c:	e018      	b.n	7470 <_realloc_r+0x48>
    743e:	2a00      	cmp	r2, #0
    7440:	d103      	bne.n	744a <_realloc_r+0x22>
    7442:	f7ff ff55 	bl	72f0 <_free_r>
    7446:	1c2c      	adds	r4, r5, #0
    7448:	e012      	b.n	7470 <_realloc_r+0x48>
    744a:	f000 f8e5 	bl	7618 <_malloc_usable_size_r>
    744e:	42a8      	cmp	r0, r5
    7450:	d20e      	bcs.n	7470 <_realloc_r+0x48>
    7452:	1c30      	adds	r0, r6, #0
    7454:	1c29      	adds	r1, r5, #0
    7456:	f7ff ff93 	bl	7380 <_malloc_r>
    745a:	1e07      	subs	r7, r0, #0
    745c:	d007      	beq.n	746e <_realloc_r+0x46>
    745e:	1c21      	adds	r1, r4, #0
    7460:	1c2a      	adds	r2, r5, #0
    7462:	f7fc f813 	bl	348c <memcpy>
    7466:	1c30      	adds	r0, r6, #0
    7468:	1c21      	adds	r1, r4, #0
    746a:	f7ff ff41 	bl	72f0 <_free_r>
    746e:	1c3c      	adds	r4, r7, #0
    7470:	1c20      	adds	r0, r4, #0
    7472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007474 <_sbrk_r>:
    7474:	b538      	push	{r3, r4, r5, lr}
    7476:	4c07      	ldr	r4, [pc, #28]	; (7494 <_sbrk_r+0x20>)
    7478:	2300      	movs	r3, #0
    747a:	1c05      	adds	r5, r0, #0
    747c:	1c08      	adds	r0, r1, #0
    747e:	6023      	str	r3, [r4, #0]
    7480:	f7fb ff16 	bl	32b0 <_sbrk>
    7484:	1c43      	adds	r3, r0, #1
    7486:	d103      	bne.n	7490 <_sbrk_r+0x1c>
    7488:	6823      	ldr	r3, [r4, #0]
    748a:	2b00      	cmp	r3, #0
    748c:	d000      	beq.n	7490 <_sbrk_r+0x1c>
    748e:	602b      	str	r3, [r5, #0]
    7490:	bd38      	pop	{r3, r4, r5, pc}
    7492:	46c0      	nop			; (mov r8, r8)
    7494:	20002410 	.word	0x20002410

00007498 <__sread>:
    7498:	b538      	push	{r3, r4, r5, lr}
    749a:	1c0c      	adds	r4, r1, #0
    749c:	250e      	movs	r5, #14
    749e:	5f49      	ldrsh	r1, [r1, r5]
    74a0:	f000 f8c4 	bl	762c <_read_r>
    74a4:	2800      	cmp	r0, #0
    74a6:	db03      	blt.n	74b0 <__sread+0x18>
    74a8:	6d62      	ldr	r2, [r4, #84]	; 0x54
    74aa:	1813      	adds	r3, r2, r0
    74ac:	6563      	str	r3, [r4, #84]	; 0x54
    74ae:	e003      	b.n	74b8 <__sread+0x20>
    74b0:	89a2      	ldrh	r2, [r4, #12]
    74b2:	4b02      	ldr	r3, [pc, #8]	; (74bc <__sread+0x24>)
    74b4:	4013      	ands	r3, r2
    74b6:	81a3      	strh	r3, [r4, #12]
    74b8:	bd38      	pop	{r3, r4, r5, pc}
    74ba:	46c0      	nop			; (mov r8, r8)
    74bc:	ffffefff 	.word	0xffffefff

000074c0 <__swrite>:
    74c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    74c2:	1c1e      	adds	r6, r3, #0
    74c4:	898b      	ldrh	r3, [r1, #12]
    74c6:	1c05      	adds	r5, r0, #0
    74c8:	1c0c      	adds	r4, r1, #0
    74ca:	1c17      	adds	r7, r2, #0
    74cc:	05da      	lsls	r2, r3, #23
    74ce:	d505      	bpl.n	74dc <__swrite+0x1c>
    74d0:	230e      	movs	r3, #14
    74d2:	5ec9      	ldrsh	r1, [r1, r3]
    74d4:	2200      	movs	r2, #0
    74d6:	2302      	movs	r3, #2
    74d8:	f000 f88a 	bl	75f0 <_lseek_r>
    74dc:	89a2      	ldrh	r2, [r4, #12]
    74de:	4b05      	ldr	r3, [pc, #20]	; (74f4 <__swrite+0x34>)
    74e0:	1c28      	adds	r0, r5, #0
    74e2:	4013      	ands	r3, r2
    74e4:	81a3      	strh	r3, [r4, #12]
    74e6:	220e      	movs	r2, #14
    74e8:	5ea1      	ldrsh	r1, [r4, r2]
    74ea:	1c33      	adds	r3, r6, #0
    74ec:	1c3a      	adds	r2, r7, #0
    74ee:	f000 f835 	bl	755c <_write_r>
    74f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    74f4:	ffffefff 	.word	0xffffefff

000074f8 <__sseek>:
    74f8:	b538      	push	{r3, r4, r5, lr}
    74fa:	1c0c      	adds	r4, r1, #0
    74fc:	250e      	movs	r5, #14
    74fe:	5f49      	ldrsh	r1, [r1, r5]
    7500:	f000 f876 	bl	75f0 <_lseek_r>
    7504:	89a3      	ldrh	r3, [r4, #12]
    7506:	1c42      	adds	r2, r0, #1
    7508:	d103      	bne.n	7512 <__sseek+0x1a>
    750a:	4a05      	ldr	r2, [pc, #20]	; (7520 <__sseek+0x28>)
    750c:	4013      	ands	r3, r2
    750e:	81a3      	strh	r3, [r4, #12]
    7510:	e004      	b.n	751c <__sseek+0x24>
    7512:	2280      	movs	r2, #128	; 0x80
    7514:	0152      	lsls	r2, r2, #5
    7516:	4313      	orrs	r3, r2
    7518:	81a3      	strh	r3, [r4, #12]
    751a:	6560      	str	r0, [r4, #84]	; 0x54
    751c:	bd38      	pop	{r3, r4, r5, pc}
    751e:	46c0      	nop			; (mov r8, r8)
    7520:	ffffefff 	.word	0xffffefff

00007524 <__sclose>:
    7524:	b508      	push	{r3, lr}
    7526:	230e      	movs	r3, #14
    7528:	5ec9      	ldrsh	r1, [r1, r3]
    752a:	f000 f82b 	bl	7584 <_close_r>
    752e:	bd08      	pop	{r3, pc}

00007530 <strncmp>:
    7530:	1c03      	adds	r3, r0, #0
    7532:	2000      	movs	r0, #0
    7534:	b510      	push	{r4, lr}
    7536:	4282      	cmp	r2, r0
    7538:	d00f      	beq.n	755a <strncmp+0x2a>
    753a:	781c      	ldrb	r4, [r3, #0]
    753c:	7808      	ldrb	r0, [r1, #0]
    753e:	42a0      	cmp	r0, r4
    7540:	d101      	bne.n	7546 <strncmp+0x16>
    7542:	2a01      	cmp	r2, #1
    7544:	d103      	bne.n	754e <strncmp+0x1e>
    7546:	7818      	ldrb	r0, [r3, #0]
    7548:	780b      	ldrb	r3, [r1, #0]
    754a:	1ac0      	subs	r0, r0, r3
    754c:	e005      	b.n	755a <strncmp+0x2a>
    754e:	3a01      	subs	r2, #1
    7550:	2800      	cmp	r0, #0
    7552:	d0f8      	beq.n	7546 <strncmp+0x16>
    7554:	3301      	adds	r3, #1
    7556:	3101      	adds	r1, #1
    7558:	e7ef      	b.n	753a <strncmp+0xa>
    755a:	bd10      	pop	{r4, pc}

0000755c <_write_r>:
    755c:	b538      	push	{r3, r4, r5, lr}
    755e:	4c08      	ldr	r4, [pc, #32]	; (7580 <_write_r+0x24>)
    7560:	1c05      	adds	r5, r0, #0
    7562:	2000      	movs	r0, #0
    7564:	6020      	str	r0, [r4, #0]
    7566:	1c08      	adds	r0, r1, #0
    7568:	1c11      	adds	r1, r2, #0
    756a:	1c1a      	adds	r2, r3, #0
    756c:	f7fb fe76 	bl	325c <_write>
    7570:	1c43      	adds	r3, r0, #1
    7572:	d103      	bne.n	757c <_write_r+0x20>
    7574:	6823      	ldr	r3, [r4, #0]
    7576:	2b00      	cmp	r3, #0
    7578:	d000      	beq.n	757c <_write_r+0x20>
    757a:	602b      	str	r3, [r5, #0]
    757c:	bd38      	pop	{r3, r4, r5, pc}
    757e:	46c0      	nop			; (mov r8, r8)
    7580:	20002410 	.word	0x20002410

00007584 <_close_r>:
    7584:	b538      	push	{r3, r4, r5, lr}
    7586:	4c07      	ldr	r4, [pc, #28]	; (75a4 <_close_r+0x20>)
    7588:	2300      	movs	r3, #0
    758a:	1c05      	adds	r5, r0, #0
    758c:	1c08      	adds	r0, r1, #0
    758e:	6023      	str	r3, [r4, #0]
    7590:	f7fb fea0 	bl	32d4 <_close>
    7594:	1c43      	adds	r3, r0, #1
    7596:	d103      	bne.n	75a0 <_close_r+0x1c>
    7598:	6823      	ldr	r3, [r4, #0]
    759a:	2b00      	cmp	r3, #0
    759c:	d000      	beq.n	75a0 <_close_r+0x1c>
    759e:	602b      	str	r3, [r5, #0]
    75a0:	bd38      	pop	{r3, r4, r5, pc}
    75a2:	46c0      	nop			; (mov r8, r8)
    75a4:	20002410 	.word	0x20002410

000075a8 <_fstat_r>:
    75a8:	b538      	push	{r3, r4, r5, lr}
    75aa:	4c07      	ldr	r4, [pc, #28]	; (75c8 <_fstat_r+0x20>)
    75ac:	2300      	movs	r3, #0
    75ae:	1c05      	adds	r5, r0, #0
    75b0:	1c08      	adds	r0, r1, #0
    75b2:	1c11      	adds	r1, r2, #0
    75b4:	6023      	str	r3, [r4, #0]
    75b6:	f7fb fe91 	bl	32dc <_fstat>
    75ba:	1c43      	adds	r3, r0, #1
    75bc:	d103      	bne.n	75c6 <_fstat_r+0x1e>
    75be:	6823      	ldr	r3, [r4, #0]
    75c0:	2b00      	cmp	r3, #0
    75c2:	d000      	beq.n	75c6 <_fstat_r+0x1e>
    75c4:	602b      	str	r3, [r5, #0]
    75c6:	bd38      	pop	{r3, r4, r5, pc}
    75c8:	20002410 	.word	0x20002410

000075cc <_isatty_r>:
    75cc:	b538      	push	{r3, r4, r5, lr}
    75ce:	4c07      	ldr	r4, [pc, #28]	; (75ec <_isatty_r+0x20>)
    75d0:	2300      	movs	r3, #0
    75d2:	1c05      	adds	r5, r0, #0
    75d4:	1c08      	adds	r0, r1, #0
    75d6:	6023      	str	r3, [r4, #0]
    75d8:	f7fb fe86 	bl	32e8 <_isatty>
    75dc:	1c43      	adds	r3, r0, #1
    75de:	d103      	bne.n	75e8 <_isatty_r+0x1c>
    75e0:	6823      	ldr	r3, [r4, #0]
    75e2:	2b00      	cmp	r3, #0
    75e4:	d000      	beq.n	75e8 <_isatty_r+0x1c>
    75e6:	602b      	str	r3, [r5, #0]
    75e8:	bd38      	pop	{r3, r4, r5, pc}
    75ea:	46c0      	nop			; (mov r8, r8)
    75ec:	20002410 	.word	0x20002410

000075f0 <_lseek_r>:
    75f0:	b538      	push	{r3, r4, r5, lr}
    75f2:	4c08      	ldr	r4, [pc, #32]	; (7614 <_lseek_r+0x24>)
    75f4:	1c05      	adds	r5, r0, #0
    75f6:	2000      	movs	r0, #0
    75f8:	6020      	str	r0, [r4, #0]
    75fa:	1c08      	adds	r0, r1, #0
    75fc:	1c11      	adds	r1, r2, #0
    75fe:	1c1a      	adds	r2, r3, #0
    7600:	f7fb fe74 	bl	32ec <_lseek>
    7604:	1c43      	adds	r3, r0, #1
    7606:	d103      	bne.n	7610 <_lseek_r+0x20>
    7608:	6823      	ldr	r3, [r4, #0]
    760a:	2b00      	cmp	r3, #0
    760c:	d000      	beq.n	7610 <_lseek_r+0x20>
    760e:	602b      	str	r3, [r5, #0]
    7610:	bd38      	pop	{r3, r4, r5, pc}
    7612:	46c0      	nop			; (mov r8, r8)
    7614:	20002410 	.word	0x20002410

00007618 <_malloc_usable_size_r>:
    7618:	3904      	subs	r1, #4
    761a:	680b      	ldr	r3, [r1, #0]
    761c:	1f18      	subs	r0, r3, #4
    761e:	2b00      	cmp	r3, #0
    7620:	da02      	bge.n	7628 <_malloc_usable_size_r+0x10>
    7622:	58c8      	ldr	r0, [r1, r3]
    7624:	181b      	adds	r3, r3, r0
    7626:	1f18      	subs	r0, r3, #4
    7628:	4770      	bx	lr
	...

0000762c <_read_r>:
    762c:	b538      	push	{r3, r4, r5, lr}
    762e:	4c08      	ldr	r4, [pc, #32]	; (7650 <_read_r+0x24>)
    7630:	1c05      	adds	r5, r0, #0
    7632:	2000      	movs	r0, #0
    7634:	6020      	str	r0, [r4, #0]
    7636:	1c08      	adds	r0, r1, #0
    7638:	1c11      	adds	r1, r2, #0
    763a:	1c1a      	adds	r2, r3, #0
    763c:	f7fb fdec 	bl	3218 <_read>
    7640:	1c43      	adds	r3, r0, #1
    7642:	d103      	bne.n	764c <_read_r+0x20>
    7644:	6823      	ldr	r3, [r4, #0]
    7646:	2b00      	cmp	r3, #0
    7648:	d000      	beq.n	764c <_read_r+0x20>
    764a:	602b      	str	r3, [r5, #0]
    764c:	bd38      	pop	{r3, r4, r5, pc}
    764e:	46c0      	nop			; (mov r8, r8)
    7650:	20002410 	.word	0x20002410

00007654 <__gnu_thumb1_case_uqi>:
    7654:	b402      	push	{r1}
    7656:	4671      	mov	r1, lr
    7658:	0849      	lsrs	r1, r1, #1
    765a:	0049      	lsls	r1, r1, #1
    765c:	5c09      	ldrb	r1, [r1, r0]
    765e:	0049      	lsls	r1, r1, #1
    7660:	448e      	add	lr, r1
    7662:	bc02      	pop	{r1}
    7664:	4770      	bx	lr
    7666:	46c0      	nop			; (mov r8, r8)

00007668 <__aeabi_uidiv>:
    7668:	2900      	cmp	r1, #0
    766a:	d034      	beq.n	76d6 <.udivsi3_skip_div0_test+0x6a>

0000766c <.udivsi3_skip_div0_test>:
    766c:	2301      	movs	r3, #1
    766e:	2200      	movs	r2, #0
    7670:	b410      	push	{r4}
    7672:	4288      	cmp	r0, r1
    7674:	d32c      	bcc.n	76d0 <.udivsi3_skip_div0_test+0x64>
    7676:	2401      	movs	r4, #1
    7678:	0724      	lsls	r4, r4, #28
    767a:	42a1      	cmp	r1, r4
    767c:	d204      	bcs.n	7688 <.udivsi3_skip_div0_test+0x1c>
    767e:	4281      	cmp	r1, r0
    7680:	d202      	bcs.n	7688 <.udivsi3_skip_div0_test+0x1c>
    7682:	0109      	lsls	r1, r1, #4
    7684:	011b      	lsls	r3, r3, #4
    7686:	e7f8      	b.n	767a <.udivsi3_skip_div0_test+0xe>
    7688:	00e4      	lsls	r4, r4, #3
    768a:	42a1      	cmp	r1, r4
    768c:	d204      	bcs.n	7698 <.udivsi3_skip_div0_test+0x2c>
    768e:	4281      	cmp	r1, r0
    7690:	d202      	bcs.n	7698 <.udivsi3_skip_div0_test+0x2c>
    7692:	0049      	lsls	r1, r1, #1
    7694:	005b      	lsls	r3, r3, #1
    7696:	e7f8      	b.n	768a <.udivsi3_skip_div0_test+0x1e>
    7698:	4288      	cmp	r0, r1
    769a:	d301      	bcc.n	76a0 <.udivsi3_skip_div0_test+0x34>
    769c:	1a40      	subs	r0, r0, r1
    769e:	431a      	orrs	r2, r3
    76a0:	084c      	lsrs	r4, r1, #1
    76a2:	42a0      	cmp	r0, r4
    76a4:	d302      	bcc.n	76ac <.udivsi3_skip_div0_test+0x40>
    76a6:	1b00      	subs	r0, r0, r4
    76a8:	085c      	lsrs	r4, r3, #1
    76aa:	4322      	orrs	r2, r4
    76ac:	088c      	lsrs	r4, r1, #2
    76ae:	42a0      	cmp	r0, r4
    76b0:	d302      	bcc.n	76b8 <.udivsi3_skip_div0_test+0x4c>
    76b2:	1b00      	subs	r0, r0, r4
    76b4:	089c      	lsrs	r4, r3, #2
    76b6:	4322      	orrs	r2, r4
    76b8:	08cc      	lsrs	r4, r1, #3
    76ba:	42a0      	cmp	r0, r4
    76bc:	d302      	bcc.n	76c4 <.udivsi3_skip_div0_test+0x58>
    76be:	1b00      	subs	r0, r0, r4
    76c0:	08dc      	lsrs	r4, r3, #3
    76c2:	4322      	orrs	r2, r4
    76c4:	2800      	cmp	r0, #0
    76c6:	d003      	beq.n	76d0 <.udivsi3_skip_div0_test+0x64>
    76c8:	091b      	lsrs	r3, r3, #4
    76ca:	d001      	beq.n	76d0 <.udivsi3_skip_div0_test+0x64>
    76cc:	0909      	lsrs	r1, r1, #4
    76ce:	e7e3      	b.n	7698 <.udivsi3_skip_div0_test+0x2c>
    76d0:	1c10      	adds	r0, r2, #0
    76d2:	bc10      	pop	{r4}
    76d4:	4770      	bx	lr
    76d6:	2800      	cmp	r0, #0
    76d8:	d001      	beq.n	76de <.udivsi3_skip_div0_test+0x72>
    76da:	2000      	movs	r0, #0
    76dc:	43c0      	mvns	r0, r0
    76de:	b407      	push	{r0, r1, r2}
    76e0:	4802      	ldr	r0, [pc, #8]	; (76ec <.udivsi3_skip_div0_test+0x80>)
    76e2:	a102      	add	r1, pc, #8	; (adr r1, 76ec <.udivsi3_skip_div0_test+0x80>)
    76e4:	1840      	adds	r0, r0, r1
    76e6:	9002      	str	r0, [sp, #8]
    76e8:	bd03      	pop	{r0, r1, pc}
    76ea:	46c0      	nop			; (mov r8, r8)
    76ec:	000000d9 	.word	0x000000d9

000076f0 <__aeabi_uidivmod>:
    76f0:	2900      	cmp	r1, #0
    76f2:	d0f0      	beq.n	76d6 <.udivsi3_skip_div0_test+0x6a>
    76f4:	b503      	push	{r0, r1, lr}
    76f6:	f7ff ffb9 	bl	766c <.udivsi3_skip_div0_test>
    76fa:	bc0e      	pop	{r1, r2, r3}
    76fc:	4342      	muls	r2, r0
    76fe:	1a89      	subs	r1, r1, r2
    7700:	4718      	bx	r3
    7702:	46c0      	nop			; (mov r8, r8)

00007704 <__aeabi_idiv>:
    7704:	2900      	cmp	r1, #0
    7706:	d041      	beq.n	778c <.divsi3_skip_div0_test+0x84>

00007708 <.divsi3_skip_div0_test>:
    7708:	b410      	push	{r4}
    770a:	1c04      	adds	r4, r0, #0
    770c:	404c      	eors	r4, r1
    770e:	46a4      	mov	ip, r4
    7710:	2301      	movs	r3, #1
    7712:	2200      	movs	r2, #0
    7714:	2900      	cmp	r1, #0
    7716:	d500      	bpl.n	771a <.divsi3_skip_div0_test+0x12>
    7718:	4249      	negs	r1, r1
    771a:	2800      	cmp	r0, #0
    771c:	d500      	bpl.n	7720 <.divsi3_skip_div0_test+0x18>
    771e:	4240      	negs	r0, r0
    7720:	4288      	cmp	r0, r1
    7722:	d32c      	bcc.n	777e <.divsi3_skip_div0_test+0x76>
    7724:	2401      	movs	r4, #1
    7726:	0724      	lsls	r4, r4, #28
    7728:	42a1      	cmp	r1, r4
    772a:	d204      	bcs.n	7736 <.divsi3_skip_div0_test+0x2e>
    772c:	4281      	cmp	r1, r0
    772e:	d202      	bcs.n	7736 <.divsi3_skip_div0_test+0x2e>
    7730:	0109      	lsls	r1, r1, #4
    7732:	011b      	lsls	r3, r3, #4
    7734:	e7f8      	b.n	7728 <.divsi3_skip_div0_test+0x20>
    7736:	00e4      	lsls	r4, r4, #3
    7738:	42a1      	cmp	r1, r4
    773a:	d204      	bcs.n	7746 <.divsi3_skip_div0_test+0x3e>
    773c:	4281      	cmp	r1, r0
    773e:	d202      	bcs.n	7746 <.divsi3_skip_div0_test+0x3e>
    7740:	0049      	lsls	r1, r1, #1
    7742:	005b      	lsls	r3, r3, #1
    7744:	e7f8      	b.n	7738 <.divsi3_skip_div0_test+0x30>
    7746:	4288      	cmp	r0, r1
    7748:	d301      	bcc.n	774e <.divsi3_skip_div0_test+0x46>
    774a:	1a40      	subs	r0, r0, r1
    774c:	431a      	orrs	r2, r3
    774e:	084c      	lsrs	r4, r1, #1
    7750:	42a0      	cmp	r0, r4
    7752:	d302      	bcc.n	775a <.divsi3_skip_div0_test+0x52>
    7754:	1b00      	subs	r0, r0, r4
    7756:	085c      	lsrs	r4, r3, #1
    7758:	4322      	orrs	r2, r4
    775a:	088c      	lsrs	r4, r1, #2
    775c:	42a0      	cmp	r0, r4
    775e:	d302      	bcc.n	7766 <.divsi3_skip_div0_test+0x5e>
    7760:	1b00      	subs	r0, r0, r4
    7762:	089c      	lsrs	r4, r3, #2
    7764:	4322      	orrs	r2, r4
    7766:	08cc      	lsrs	r4, r1, #3
    7768:	42a0      	cmp	r0, r4
    776a:	d302      	bcc.n	7772 <.divsi3_skip_div0_test+0x6a>
    776c:	1b00      	subs	r0, r0, r4
    776e:	08dc      	lsrs	r4, r3, #3
    7770:	4322      	orrs	r2, r4
    7772:	2800      	cmp	r0, #0
    7774:	d003      	beq.n	777e <.divsi3_skip_div0_test+0x76>
    7776:	091b      	lsrs	r3, r3, #4
    7778:	d001      	beq.n	777e <.divsi3_skip_div0_test+0x76>
    777a:	0909      	lsrs	r1, r1, #4
    777c:	e7e3      	b.n	7746 <.divsi3_skip_div0_test+0x3e>
    777e:	1c10      	adds	r0, r2, #0
    7780:	4664      	mov	r4, ip
    7782:	2c00      	cmp	r4, #0
    7784:	d500      	bpl.n	7788 <.divsi3_skip_div0_test+0x80>
    7786:	4240      	negs	r0, r0
    7788:	bc10      	pop	{r4}
    778a:	4770      	bx	lr
    778c:	2800      	cmp	r0, #0
    778e:	d006      	beq.n	779e <.divsi3_skip_div0_test+0x96>
    7790:	db03      	blt.n	779a <.divsi3_skip_div0_test+0x92>
    7792:	2000      	movs	r0, #0
    7794:	43c0      	mvns	r0, r0
    7796:	0840      	lsrs	r0, r0, #1
    7798:	e001      	b.n	779e <.divsi3_skip_div0_test+0x96>
    779a:	2080      	movs	r0, #128	; 0x80
    779c:	0600      	lsls	r0, r0, #24
    779e:	b407      	push	{r0, r1, r2}
    77a0:	4802      	ldr	r0, [pc, #8]	; (77ac <.divsi3_skip_div0_test+0xa4>)
    77a2:	a102      	add	r1, pc, #8	; (adr r1, 77ac <.divsi3_skip_div0_test+0xa4>)
    77a4:	1840      	adds	r0, r0, r1
    77a6:	9002      	str	r0, [sp, #8]
    77a8:	bd03      	pop	{r0, r1, pc}
    77aa:	46c0      	nop			; (mov r8, r8)
    77ac:	00000019 	.word	0x00000019

000077b0 <__aeabi_idivmod>:
    77b0:	2900      	cmp	r1, #0
    77b2:	d0eb      	beq.n	778c <.divsi3_skip_div0_test+0x84>
    77b4:	b503      	push	{r0, r1, lr}
    77b6:	f7ff ffa7 	bl	7708 <.divsi3_skip_div0_test>
    77ba:	bc0e      	pop	{r1, r2, r3}
    77bc:	4342      	muls	r2, r0
    77be:	1a89      	subs	r1, r1, r2
    77c0:	4718      	bx	r3
    77c2:	46c0      	nop			; (mov r8, r8)

000077c4 <__aeabi_idiv0>:
    77c4:	4770      	bx	lr
    77c6:	46c0      	nop			; (mov r8, r8)

000077c8 <__aeabi_cdrcmple>:
    77c8:	4684      	mov	ip, r0
    77ca:	1c10      	adds	r0, r2, #0
    77cc:	4662      	mov	r2, ip
    77ce:	468c      	mov	ip, r1
    77d0:	1c19      	adds	r1, r3, #0
    77d2:	4663      	mov	r3, ip
    77d4:	e000      	b.n	77d8 <__aeabi_cdcmpeq>
    77d6:	46c0      	nop			; (mov r8, r8)

000077d8 <__aeabi_cdcmpeq>:
    77d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    77da:	f000 ff83 	bl	86e4 <__ledf2>
    77de:	2800      	cmp	r0, #0
    77e0:	d401      	bmi.n	77e6 <__aeabi_cdcmpeq+0xe>
    77e2:	2100      	movs	r1, #0
    77e4:	42c8      	cmn	r0, r1
    77e6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000077e8 <__aeabi_dcmpeq>:
    77e8:	b510      	push	{r4, lr}
    77ea:	f000 feb3 	bl	8554 <__eqdf2>
    77ee:	4240      	negs	r0, r0
    77f0:	3001      	adds	r0, #1
    77f2:	bd10      	pop	{r4, pc}

000077f4 <__aeabi_dcmplt>:
    77f4:	b510      	push	{r4, lr}
    77f6:	f000 ff75 	bl	86e4 <__ledf2>
    77fa:	2800      	cmp	r0, #0
    77fc:	db01      	blt.n	7802 <__aeabi_dcmplt+0xe>
    77fe:	2000      	movs	r0, #0
    7800:	bd10      	pop	{r4, pc}
    7802:	2001      	movs	r0, #1
    7804:	bd10      	pop	{r4, pc}
    7806:	46c0      	nop			; (mov r8, r8)

00007808 <__aeabi_dcmple>:
    7808:	b510      	push	{r4, lr}
    780a:	f000 ff6b 	bl	86e4 <__ledf2>
    780e:	2800      	cmp	r0, #0
    7810:	dd01      	ble.n	7816 <__aeabi_dcmple+0xe>
    7812:	2000      	movs	r0, #0
    7814:	bd10      	pop	{r4, pc}
    7816:	2001      	movs	r0, #1
    7818:	bd10      	pop	{r4, pc}
    781a:	46c0      	nop			; (mov r8, r8)

0000781c <__aeabi_dcmpgt>:
    781c:	b510      	push	{r4, lr}
    781e:	f000 fee3 	bl	85e8 <__gedf2>
    7822:	2800      	cmp	r0, #0
    7824:	dc01      	bgt.n	782a <__aeabi_dcmpgt+0xe>
    7826:	2000      	movs	r0, #0
    7828:	bd10      	pop	{r4, pc}
    782a:	2001      	movs	r0, #1
    782c:	bd10      	pop	{r4, pc}
    782e:	46c0      	nop			; (mov r8, r8)

00007830 <__aeabi_dcmpge>:
    7830:	b510      	push	{r4, lr}
    7832:	f000 fed9 	bl	85e8 <__gedf2>
    7836:	2800      	cmp	r0, #0
    7838:	da01      	bge.n	783e <__aeabi_dcmpge+0xe>
    783a:	2000      	movs	r0, #0
    783c:	bd10      	pop	{r4, pc}
    783e:	2001      	movs	r0, #1
    7840:	bd10      	pop	{r4, pc}
    7842:	46c0      	nop			; (mov r8, r8)

00007844 <__aeabi_lmul>:
    7844:	469c      	mov	ip, r3
    7846:	0403      	lsls	r3, r0, #16
    7848:	b5f0      	push	{r4, r5, r6, r7, lr}
    784a:	0c1b      	lsrs	r3, r3, #16
    784c:	0417      	lsls	r7, r2, #16
    784e:	0c3f      	lsrs	r7, r7, #16
    7850:	0c15      	lsrs	r5, r2, #16
    7852:	1c1e      	adds	r6, r3, #0
    7854:	1c04      	adds	r4, r0, #0
    7856:	0c00      	lsrs	r0, r0, #16
    7858:	437e      	muls	r6, r7
    785a:	436b      	muls	r3, r5
    785c:	4347      	muls	r7, r0
    785e:	4345      	muls	r5, r0
    7860:	18fb      	adds	r3, r7, r3
    7862:	0c30      	lsrs	r0, r6, #16
    7864:	1818      	adds	r0, r3, r0
    7866:	4287      	cmp	r7, r0
    7868:	d902      	bls.n	7870 <__aeabi_lmul+0x2c>
    786a:	2380      	movs	r3, #128	; 0x80
    786c:	025b      	lsls	r3, r3, #9
    786e:	18ed      	adds	r5, r5, r3
    7870:	0c03      	lsrs	r3, r0, #16
    7872:	18ed      	adds	r5, r5, r3
    7874:	4663      	mov	r3, ip
    7876:	435c      	muls	r4, r3
    7878:	434a      	muls	r2, r1
    787a:	0436      	lsls	r6, r6, #16
    787c:	0c36      	lsrs	r6, r6, #16
    787e:	18a1      	adds	r1, r4, r2
    7880:	0400      	lsls	r0, r0, #16
    7882:	1980      	adds	r0, r0, r6
    7884:	1949      	adds	r1, r1, r5
    7886:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007888 <__aeabi_d2uiz>:
    7888:	b538      	push	{r3, r4, r5, lr}
    788a:	4b0e      	ldr	r3, [pc, #56]	; (78c4 <__aeabi_d2uiz+0x3c>)
    788c:	4a0c      	ldr	r2, [pc, #48]	; (78c0 <__aeabi_d2uiz+0x38>)
    788e:	1c04      	adds	r4, r0, #0
    7890:	1c0d      	adds	r5, r1, #0
    7892:	f7ff ffcd 	bl	7830 <__aeabi_dcmpge>
    7896:	2800      	cmp	r0, #0
    7898:	d104      	bne.n	78a4 <__aeabi_d2uiz+0x1c>
    789a:	1c20      	adds	r0, r4, #0
    789c:	1c29      	adds	r1, r5, #0
    789e:	f001 fd63 	bl	9368 <__aeabi_d2iz>
    78a2:	bd38      	pop	{r3, r4, r5, pc}
    78a4:	4b07      	ldr	r3, [pc, #28]	; (78c4 <__aeabi_d2uiz+0x3c>)
    78a6:	4a06      	ldr	r2, [pc, #24]	; (78c0 <__aeabi_d2uiz+0x38>)
    78a8:	1c20      	adds	r0, r4, #0
    78aa:	1c29      	adds	r1, r5, #0
    78ac:	f001 fa28 	bl	8d00 <__aeabi_dsub>
    78b0:	f001 fd5a 	bl	9368 <__aeabi_d2iz>
    78b4:	2380      	movs	r3, #128	; 0x80
    78b6:	061b      	lsls	r3, r3, #24
    78b8:	18c0      	adds	r0, r0, r3
    78ba:	e7f2      	b.n	78a2 <__aeabi_d2uiz+0x1a>
    78bc:	46c0      	nop			; (mov r8, r8)
    78be:	46c0      	nop			; (mov r8, r8)
    78c0:	00000000 	.word	0x00000000
    78c4:	41e00000 	.word	0x41e00000

000078c8 <__aeabi_dadd>:
    78c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    78ca:	465f      	mov	r7, fp
    78cc:	4656      	mov	r6, sl
    78ce:	4644      	mov	r4, r8
    78d0:	464d      	mov	r5, r9
    78d2:	b4f0      	push	{r4, r5, r6, r7}
    78d4:	030c      	lsls	r4, r1, #12
    78d6:	004d      	lsls	r5, r1, #1
    78d8:	0fce      	lsrs	r6, r1, #31
    78da:	0a61      	lsrs	r1, r4, #9
    78dc:	0f44      	lsrs	r4, r0, #29
    78de:	4321      	orrs	r1, r4
    78e0:	00c4      	lsls	r4, r0, #3
    78e2:	0318      	lsls	r0, r3, #12
    78e4:	4680      	mov	r8, r0
    78e6:	0058      	lsls	r0, r3, #1
    78e8:	0d40      	lsrs	r0, r0, #21
    78ea:	4682      	mov	sl, r0
    78ec:	0fd8      	lsrs	r0, r3, #31
    78ee:	4684      	mov	ip, r0
    78f0:	4640      	mov	r0, r8
    78f2:	0a40      	lsrs	r0, r0, #9
    78f4:	0f53      	lsrs	r3, r2, #29
    78f6:	4303      	orrs	r3, r0
    78f8:	00d0      	lsls	r0, r2, #3
    78fa:	0d6d      	lsrs	r5, r5, #21
    78fc:	1c37      	adds	r7, r6, #0
    78fe:	4683      	mov	fp, r0
    7900:	4652      	mov	r2, sl
    7902:	4566      	cmp	r6, ip
    7904:	d100      	bne.n	7908 <__aeabi_dadd+0x40>
    7906:	e0a4      	b.n	7a52 <__aeabi_dadd+0x18a>
    7908:	1aaf      	subs	r7, r5, r2
    790a:	2f00      	cmp	r7, #0
    790c:	dc00      	bgt.n	7910 <__aeabi_dadd+0x48>
    790e:	e109      	b.n	7b24 <__aeabi_dadd+0x25c>
    7910:	2a00      	cmp	r2, #0
    7912:	d13b      	bne.n	798c <__aeabi_dadd+0xc4>
    7914:	4318      	orrs	r0, r3
    7916:	d000      	beq.n	791a <__aeabi_dadd+0x52>
    7918:	e0ea      	b.n	7af0 <__aeabi_dadd+0x228>
    791a:	0763      	lsls	r3, r4, #29
    791c:	d100      	bne.n	7920 <__aeabi_dadd+0x58>
    791e:	e087      	b.n	7a30 <__aeabi_dadd+0x168>
    7920:	230f      	movs	r3, #15
    7922:	4023      	ands	r3, r4
    7924:	2b04      	cmp	r3, #4
    7926:	d100      	bne.n	792a <__aeabi_dadd+0x62>
    7928:	e082      	b.n	7a30 <__aeabi_dadd+0x168>
    792a:	1d22      	adds	r2, r4, #4
    792c:	42a2      	cmp	r2, r4
    792e:	41a4      	sbcs	r4, r4
    7930:	4264      	negs	r4, r4
    7932:	2380      	movs	r3, #128	; 0x80
    7934:	1909      	adds	r1, r1, r4
    7936:	041b      	lsls	r3, r3, #16
    7938:	400b      	ands	r3, r1
    793a:	1c37      	adds	r7, r6, #0
    793c:	1c14      	adds	r4, r2, #0
    793e:	2b00      	cmp	r3, #0
    7940:	d100      	bne.n	7944 <__aeabi_dadd+0x7c>
    7942:	e07c      	b.n	7a3e <__aeabi_dadd+0x176>
    7944:	4bce      	ldr	r3, [pc, #824]	; (7c80 <__aeabi_dadd+0x3b8>)
    7946:	3501      	adds	r5, #1
    7948:	429d      	cmp	r5, r3
    794a:	d100      	bne.n	794e <__aeabi_dadd+0x86>
    794c:	e105      	b.n	7b5a <__aeabi_dadd+0x292>
    794e:	4bcd      	ldr	r3, [pc, #820]	; (7c84 <__aeabi_dadd+0x3bc>)
    7950:	08e4      	lsrs	r4, r4, #3
    7952:	4019      	ands	r1, r3
    7954:	0748      	lsls	r0, r1, #29
    7956:	0249      	lsls	r1, r1, #9
    7958:	4304      	orrs	r4, r0
    795a:	0b0b      	lsrs	r3, r1, #12
    795c:	2000      	movs	r0, #0
    795e:	2100      	movs	r1, #0
    7960:	031b      	lsls	r3, r3, #12
    7962:	0b1a      	lsrs	r2, r3, #12
    7964:	0d0b      	lsrs	r3, r1, #20
    7966:	056d      	lsls	r5, r5, #21
    7968:	051b      	lsls	r3, r3, #20
    796a:	4313      	orrs	r3, r2
    796c:	086a      	lsrs	r2, r5, #1
    796e:	4dc6      	ldr	r5, [pc, #792]	; (7c88 <__aeabi_dadd+0x3c0>)
    7970:	07ff      	lsls	r7, r7, #31
    7972:	401d      	ands	r5, r3
    7974:	4315      	orrs	r5, r2
    7976:	006d      	lsls	r5, r5, #1
    7978:	086d      	lsrs	r5, r5, #1
    797a:	1c29      	adds	r1, r5, #0
    797c:	4339      	orrs	r1, r7
    797e:	1c20      	adds	r0, r4, #0
    7980:	bc3c      	pop	{r2, r3, r4, r5}
    7982:	4690      	mov	r8, r2
    7984:	4699      	mov	r9, r3
    7986:	46a2      	mov	sl, r4
    7988:	46ab      	mov	fp, r5
    798a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    798c:	48bc      	ldr	r0, [pc, #752]	; (7c80 <__aeabi_dadd+0x3b8>)
    798e:	4285      	cmp	r5, r0
    7990:	d0c3      	beq.n	791a <__aeabi_dadd+0x52>
    7992:	2080      	movs	r0, #128	; 0x80
    7994:	0400      	lsls	r0, r0, #16
    7996:	4303      	orrs	r3, r0
    7998:	2f38      	cmp	r7, #56	; 0x38
    799a:	dd00      	ble.n	799e <__aeabi_dadd+0xd6>
    799c:	e0f0      	b.n	7b80 <__aeabi_dadd+0x2b8>
    799e:	2f1f      	cmp	r7, #31
    79a0:	dd00      	ble.n	79a4 <__aeabi_dadd+0xdc>
    79a2:	e124      	b.n	7bee <__aeabi_dadd+0x326>
    79a4:	2020      	movs	r0, #32
    79a6:	1bc0      	subs	r0, r0, r7
    79a8:	1c1a      	adds	r2, r3, #0
    79aa:	4681      	mov	r9, r0
    79ac:	4082      	lsls	r2, r0
    79ae:	4658      	mov	r0, fp
    79b0:	40f8      	lsrs	r0, r7
    79b2:	4302      	orrs	r2, r0
    79b4:	4694      	mov	ip, r2
    79b6:	4658      	mov	r0, fp
    79b8:	464a      	mov	r2, r9
    79ba:	4090      	lsls	r0, r2
    79bc:	1e42      	subs	r2, r0, #1
    79be:	4190      	sbcs	r0, r2
    79c0:	40fb      	lsrs	r3, r7
    79c2:	4662      	mov	r2, ip
    79c4:	4302      	orrs	r2, r0
    79c6:	1c1f      	adds	r7, r3, #0
    79c8:	1aa2      	subs	r2, r4, r2
    79ca:	4294      	cmp	r4, r2
    79cc:	41a4      	sbcs	r4, r4
    79ce:	4264      	negs	r4, r4
    79d0:	1bc9      	subs	r1, r1, r7
    79d2:	1b09      	subs	r1, r1, r4
    79d4:	1c14      	adds	r4, r2, #0
    79d6:	020b      	lsls	r3, r1, #8
    79d8:	d59f      	bpl.n	791a <__aeabi_dadd+0x52>
    79da:	0249      	lsls	r1, r1, #9
    79dc:	0a4f      	lsrs	r7, r1, #9
    79de:	2f00      	cmp	r7, #0
    79e0:	d100      	bne.n	79e4 <__aeabi_dadd+0x11c>
    79e2:	e0c8      	b.n	7b76 <__aeabi_dadd+0x2ae>
    79e4:	1c38      	adds	r0, r7, #0
    79e6:	f001 fe43 	bl	9670 <__clzsi2>
    79ea:	1c02      	adds	r2, r0, #0
    79ec:	3a08      	subs	r2, #8
    79ee:	2a1f      	cmp	r2, #31
    79f0:	dd00      	ble.n	79f4 <__aeabi_dadd+0x12c>
    79f2:	e0b5      	b.n	7b60 <__aeabi_dadd+0x298>
    79f4:	2128      	movs	r1, #40	; 0x28
    79f6:	1a09      	subs	r1, r1, r0
    79f8:	1c20      	adds	r0, r4, #0
    79fa:	4097      	lsls	r7, r2
    79fc:	40c8      	lsrs	r0, r1
    79fe:	4307      	orrs	r7, r0
    7a00:	4094      	lsls	r4, r2
    7a02:	4295      	cmp	r5, r2
    7a04:	dd00      	ble.n	7a08 <__aeabi_dadd+0x140>
    7a06:	e0b2      	b.n	7b6e <__aeabi_dadd+0x2a6>
    7a08:	1b55      	subs	r5, r2, r5
    7a0a:	1c69      	adds	r1, r5, #1
    7a0c:	291f      	cmp	r1, #31
    7a0e:	dd00      	ble.n	7a12 <__aeabi_dadd+0x14a>
    7a10:	e0dc      	b.n	7bcc <__aeabi_dadd+0x304>
    7a12:	221f      	movs	r2, #31
    7a14:	1b55      	subs	r5, r2, r5
    7a16:	1c3b      	adds	r3, r7, #0
    7a18:	1c22      	adds	r2, r4, #0
    7a1a:	40ab      	lsls	r3, r5
    7a1c:	40ca      	lsrs	r2, r1
    7a1e:	40ac      	lsls	r4, r5
    7a20:	1e65      	subs	r5, r4, #1
    7a22:	41ac      	sbcs	r4, r5
    7a24:	4313      	orrs	r3, r2
    7a26:	40cf      	lsrs	r7, r1
    7a28:	431c      	orrs	r4, r3
    7a2a:	1c39      	adds	r1, r7, #0
    7a2c:	2500      	movs	r5, #0
    7a2e:	e774      	b.n	791a <__aeabi_dadd+0x52>
    7a30:	2380      	movs	r3, #128	; 0x80
    7a32:	041b      	lsls	r3, r3, #16
    7a34:	400b      	ands	r3, r1
    7a36:	1c37      	adds	r7, r6, #0
    7a38:	2b00      	cmp	r3, #0
    7a3a:	d000      	beq.n	7a3e <__aeabi_dadd+0x176>
    7a3c:	e782      	b.n	7944 <__aeabi_dadd+0x7c>
    7a3e:	4b90      	ldr	r3, [pc, #576]	; (7c80 <__aeabi_dadd+0x3b8>)
    7a40:	0748      	lsls	r0, r1, #29
    7a42:	08e4      	lsrs	r4, r4, #3
    7a44:	4304      	orrs	r4, r0
    7a46:	08c9      	lsrs	r1, r1, #3
    7a48:	429d      	cmp	r5, r3
    7a4a:	d048      	beq.n	7ade <__aeabi_dadd+0x216>
    7a4c:	0309      	lsls	r1, r1, #12
    7a4e:	0b0b      	lsrs	r3, r1, #12
    7a50:	e784      	b.n	795c <__aeabi_dadd+0x94>
    7a52:	1aaa      	subs	r2, r5, r2
    7a54:	4694      	mov	ip, r2
    7a56:	2a00      	cmp	r2, #0
    7a58:	dc00      	bgt.n	7a5c <__aeabi_dadd+0x194>
    7a5a:	e098      	b.n	7b8e <__aeabi_dadd+0x2c6>
    7a5c:	4650      	mov	r0, sl
    7a5e:	2800      	cmp	r0, #0
    7a60:	d052      	beq.n	7b08 <__aeabi_dadd+0x240>
    7a62:	4887      	ldr	r0, [pc, #540]	; (7c80 <__aeabi_dadd+0x3b8>)
    7a64:	4285      	cmp	r5, r0
    7a66:	d100      	bne.n	7a6a <__aeabi_dadd+0x1a2>
    7a68:	e757      	b.n	791a <__aeabi_dadd+0x52>
    7a6a:	2080      	movs	r0, #128	; 0x80
    7a6c:	0400      	lsls	r0, r0, #16
    7a6e:	4303      	orrs	r3, r0
    7a70:	4662      	mov	r2, ip
    7a72:	2a38      	cmp	r2, #56	; 0x38
    7a74:	dd00      	ble.n	7a78 <__aeabi_dadd+0x1b0>
    7a76:	e0fc      	b.n	7c72 <__aeabi_dadd+0x3aa>
    7a78:	2a1f      	cmp	r2, #31
    7a7a:	dd00      	ble.n	7a7e <__aeabi_dadd+0x1b6>
    7a7c:	e14a      	b.n	7d14 <__aeabi_dadd+0x44c>
    7a7e:	2220      	movs	r2, #32
    7a80:	4660      	mov	r0, ip
    7a82:	1a10      	subs	r0, r2, r0
    7a84:	1c1a      	adds	r2, r3, #0
    7a86:	4082      	lsls	r2, r0
    7a88:	4682      	mov	sl, r0
    7a8a:	4691      	mov	r9, r2
    7a8c:	4658      	mov	r0, fp
    7a8e:	4662      	mov	r2, ip
    7a90:	40d0      	lsrs	r0, r2
    7a92:	464a      	mov	r2, r9
    7a94:	4302      	orrs	r2, r0
    7a96:	4690      	mov	r8, r2
    7a98:	4658      	mov	r0, fp
    7a9a:	4652      	mov	r2, sl
    7a9c:	4090      	lsls	r0, r2
    7a9e:	1e42      	subs	r2, r0, #1
    7aa0:	4190      	sbcs	r0, r2
    7aa2:	4642      	mov	r2, r8
    7aa4:	4302      	orrs	r2, r0
    7aa6:	4660      	mov	r0, ip
    7aa8:	40c3      	lsrs	r3, r0
    7aaa:	1912      	adds	r2, r2, r4
    7aac:	42a2      	cmp	r2, r4
    7aae:	41a4      	sbcs	r4, r4
    7ab0:	4264      	negs	r4, r4
    7ab2:	1859      	adds	r1, r3, r1
    7ab4:	1909      	adds	r1, r1, r4
    7ab6:	1c14      	adds	r4, r2, #0
    7ab8:	0208      	lsls	r0, r1, #8
    7aba:	d400      	bmi.n	7abe <__aeabi_dadd+0x1f6>
    7abc:	e72d      	b.n	791a <__aeabi_dadd+0x52>
    7abe:	4b70      	ldr	r3, [pc, #448]	; (7c80 <__aeabi_dadd+0x3b8>)
    7ac0:	3501      	adds	r5, #1
    7ac2:	429d      	cmp	r5, r3
    7ac4:	d100      	bne.n	7ac8 <__aeabi_dadd+0x200>
    7ac6:	e122      	b.n	7d0e <__aeabi_dadd+0x446>
    7ac8:	4b6e      	ldr	r3, [pc, #440]	; (7c84 <__aeabi_dadd+0x3bc>)
    7aca:	0860      	lsrs	r0, r4, #1
    7acc:	4019      	ands	r1, r3
    7ace:	2301      	movs	r3, #1
    7ad0:	4023      	ands	r3, r4
    7ad2:	1c1c      	adds	r4, r3, #0
    7ad4:	4304      	orrs	r4, r0
    7ad6:	07cb      	lsls	r3, r1, #31
    7ad8:	431c      	orrs	r4, r3
    7ada:	0849      	lsrs	r1, r1, #1
    7adc:	e71d      	b.n	791a <__aeabi_dadd+0x52>
    7ade:	1c23      	adds	r3, r4, #0
    7ae0:	430b      	orrs	r3, r1
    7ae2:	d03a      	beq.n	7b5a <__aeabi_dadd+0x292>
    7ae4:	2380      	movs	r3, #128	; 0x80
    7ae6:	031b      	lsls	r3, r3, #12
    7ae8:	430b      	orrs	r3, r1
    7aea:	031b      	lsls	r3, r3, #12
    7aec:	0b1b      	lsrs	r3, r3, #12
    7aee:	e735      	b.n	795c <__aeabi_dadd+0x94>
    7af0:	3f01      	subs	r7, #1
    7af2:	2f00      	cmp	r7, #0
    7af4:	d165      	bne.n	7bc2 <__aeabi_dadd+0x2fa>
    7af6:	4658      	mov	r0, fp
    7af8:	1a22      	subs	r2, r4, r0
    7afa:	4294      	cmp	r4, r2
    7afc:	41a4      	sbcs	r4, r4
    7afe:	4264      	negs	r4, r4
    7b00:	1ac9      	subs	r1, r1, r3
    7b02:	1b09      	subs	r1, r1, r4
    7b04:	1c14      	adds	r4, r2, #0
    7b06:	e766      	b.n	79d6 <__aeabi_dadd+0x10e>
    7b08:	4658      	mov	r0, fp
    7b0a:	4318      	orrs	r0, r3
    7b0c:	d100      	bne.n	7b10 <__aeabi_dadd+0x248>
    7b0e:	e704      	b.n	791a <__aeabi_dadd+0x52>
    7b10:	2201      	movs	r2, #1
    7b12:	4252      	negs	r2, r2
    7b14:	4494      	add	ip, r2
    7b16:	4660      	mov	r0, ip
    7b18:	2800      	cmp	r0, #0
    7b1a:	d000      	beq.n	7b1e <__aeabi_dadd+0x256>
    7b1c:	e0c5      	b.n	7caa <__aeabi_dadd+0x3e2>
    7b1e:	4658      	mov	r0, fp
    7b20:	1902      	adds	r2, r0, r4
    7b22:	e7c3      	b.n	7aac <__aeabi_dadd+0x1e4>
    7b24:	2f00      	cmp	r7, #0
    7b26:	d173      	bne.n	7c10 <__aeabi_dadd+0x348>
    7b28:	1c68      	adds	r0, r5, #1
    7b2a:	0540      	lsls	r0, r0, #21
    7b2c:	0d40      	lsrs	r0, r0, #21
    7b2e:	2801      	cmp	r0, #1
    7b30:	dc00      	bgt.n	7b34 <__aeabi_dadd+0x26c>
    7b32:	e0de      	b.n	7cf2 <__aeabi_dadd+0x42a>
    7b34:	465a      	mov	r2, fp
    7b36:	1aa2      	subs	r2, r4, r2
    7b38:	4294      	cmp	r4, r2
    7b3a:	41bf      	sbcs	r7, r7
    7b3c:	1ac8      	subs	r0, r1, r3
    7b3e:	427f      	negs	r7, r7
    7b40:	1bc7      	subs	r7, r0, r7
    7b42:	0238      	lsls	r0, r7, #8
    7b44:	d400      	bmi.n	7b48 <__aeabi_dadd+0x280>
    7b46:	e089      	b.n	7c5c <__aeabi_dadd+0x394>
    7b48:	465a      	mov	r2, fp
    7b4a:	1b14      	subs	r4, r2, r4
    7b4c:	45a3      	cmp	fp, r4
    7b4e:	4192      	sbcs	r2, r2
    7b50:	1a59      	subs	r1, r3, r1
    7b52:	4252      	negs	r2, r2
    7b54:	1a8f      	subs	r7, r1, r2
    7b56:	4666      	mov	r6, ip
    7b58:	e741      	b.n	79de <__aeabi_dadd+0x116>
    7b5a:	2300      	movs	r3, #0
    7b5c:	2400      	movs	r4, #0
    7b5e:	e6fd      	b.n	795c <__aeabi_dadd+0x94>
    7b60:	1c27      	adds	r7, r4, #0
    7b62:	3828      	subs	r0, #40	; 0x28
    7b64:	4087      	lsls	r7, r0
    7b66:	2400      	movs	r4, #0
    7b68:	4295      	cmp	r5, r2
    7b6a:	dc00      	bgt.n	7b6e <__aeabi_dadd+0x2a6>
    7b6c:	e74c      	b.n	7a08 <__aeabi_dadd+0x140>
    7b6e:	4945      	ldr	r1, [pc, #276]	; (7c84 <__aeabi_dadd+0x3bc>)
    7b70:	1aad      	subs	r5, r5, r2
    7b72:	4039      	ands	r1, r7
    7b74:	e6d1      	b.n	791a <__aeabi_dadd+0x52>
    7b76:	1c20      	adds	r0, r4, #0
    7b78:	f001 fd7a 	bl	9670 <__clzsi2>
    7b7c:	3020      	adds	r0, #32
    7b7e:	e734      	b.n	79ea <__aeabi_dadd+0x122>
    7b80:	465a      	mov	r2, fp
    7b82:	431a      	orrs	r2, r3
    7b84:	1e53      	subs	r3, r2, #1
    7b86:	419a      	sbcs	r2, r3
    7b88:	b2d2      	uxtb	r2, r2
    7b8a:	2700      	movs	r7, #0
    7b8c:	e71c      	b.n	79c8 <__aeabi_dadd+0x100>
    7b8e:	2a00      	cmp	r2, #0
    7b90:	d000      	beq.n	7b94 <__aeabi_dadd+0x2cc>
    7b92:	e0dc      	b.n	7d4e <__aeabi_dadd+0x486>
    7b94:	1c68      	adds	r0, r5, #1
    7b96:	0542      	lsls	r2, r0, #21
    7b98:	0d52      	lsrs	r2, r2, #21
    7b9a:	2a01      	cmp	r2, #1
    7b9c:	dc00      	bgt.n	7ba0 <__aeabi_dadd+0x2d8>
    7b9e:	e08d      	b.n	7cbc <__aeabi_dadd+0x3f4>
    7ba0:	4d37      	ldr	r5, [pc, #220]	; (7c80 <__aeabi_dadd+0x3b8>)
    7ba2:	42a8      	cmp	r0, r5
    7ba4:	d100      	bne.n	7ba8 <__aeabi_dadd+0x2e0>
    7ba6:	e0f3      	b.n	7d90 <__aeabi_dadd+0x4c8>
    7ba8:	465d      	mov	r5, fp
    7baa:	192a      	adds	r2, r5, r4
    7bac:	42a2      	cmp	r2, r4
    7bae:	41a4      	sbcs	r4, r4
    7bb0:	4264      	negs	r4, r4
    7bb2:	1859      	adds	r1, r3, r1
    7bb4:	1909      	adds	r1, r1, r4
    7bb6:	07cc      	lsls	r4, r1, #31
    7bb8:	0852      	lsrs	r2, r2, #1
    7bba:	4314      	orrs	r4, r2
    7bbc:	0849      	lsrs	r1, r1, #1
    7bbe:	1c05      	adds	r5, r0, #0
    7bc0:	e6ab      	b.n	791a <__aeabi_dadd+0x52>
    7bc2:	482f      	ldr	r0, [pc, #188]	; (7c80 <__aeabi_dadd+0x3b8>)
    7bc4:	4285      	cmp	r5, r0
    7bc6:	d000      	beq.n	7bca <__aeabi_dadd+0x302>
    7bc8:	e6e6      	b.n	7998 <__aeabi_dadd+0xd0>
    7bca:	e6a6      	b.n	791a <__aeabi_dadd+0x52>
    7bcc:	1c2b      	adds	r3, r5, #0
    7bce:	3b1f      	subs	r3, #31
    7bd0:	1c3a      	adds	r2, r7, #0
    7bd2:	40da      	lsrs	r2, r3
    7bd4:	1c13      	adds	r3, r2, #0
    7bd6:	2920      	cmp	r1, #32
    7bd8:	d06c      	beq.n	7cb4 <__aeabi_dadd+0x3ec>
    7bda:	223f      	movs	r2, #63	; 0x3f
    7bdc:	1b55      	subs	r5, r2, r5
    7bde:	40af      	lsls	r7, r5
    7be0:	433c      	orrs	r4, r7
    7be2:	1e60      	subs	r0, r4, #1
    7be4:	4184      	sbcs	r4, r0
    7be6:	431c      	orrs	r4, r3
    7be8:	2100      	movs	r1, #0
    7bea:	2500      	movs	r5, #0
    7bec:	e695      	b.n	791a <__aeabi_dadd+0x52>
    7bee:	1c38      	adds	r0, r7, #0
    7bf0:	3820      	subs	r0, #32
    7bf2:	1c1a      	adds	r2, r3, #0
    7bf4:	40c2      	lsrs	r2, r0
    7bf6:	1c10      	adds	r0, r2, #0
    7bf8:	2f20      	cmp	r7, #32
    7bfa:	d05d      	beq.n	7cb8 <__aeabi_dadd+0x3f0>
    7bfc:	2240      	movs	r2, #64	; 0x40
    7bfe:	1bd7      	subs	r7, r2, r7
    7c00:	40bb      	lsls	r3, r7
    7c02:	465a      	mov	r2, fp
    7c04:	431a      	orrs	r2, r3
    7c06:	1e53      	subs	r3, r2, #1
    7c08:	419a      	sbcs	r2, r3
    7c0a:	4302      	orrs	r2, r0
    7c0c:	2700      	movs	r7, #0
    7c0e:	e6db      	b.n	79c8 <__aeabi_dadd+0x100>
    7c10:	2d00      	cmp	r5, #0
    7c12:	d03b      	beq.n	7c8c <__aeabi_dadd+0x3c4>
    7c14:	4d1a      	ldr	r5, [pc, #104]	; (7c80 <__aeabi_dadd+0x3b8>)
    7c16:	45aa      	cmp	sl, r5
    7c18:	d100      	bne.n	7c1c <__aeabi_dadd+0x354>
    7c1a:	e093      	b.n	7d44 <__aeabi_dadd+0x47c>
    7c1c:	2580      	movs	r5, #128	; 0x80
    7c1e:	042d      	lsls	r5, r5, #16
    7c20:	427f      	negs	r7, r7
    7c22:	4329      	orrs	r1, r5
    7c24:	2f38      	cmp	r7, #56	; 0x38
    7c26:	dd00      	ble.n	7c2a <__aeabi_dadd+0x362>
    7c28:	e0ac      	b.n	7d84 <__aeabi_dadd+0x4bc>
    7c2a:	2f1f      	cmp	r7, #31
    7c2c:	dd00      	ble.n	7c30 <__aeabi_dadd+0x368>
    7c2e:	e129      	b.n	7e84 <__aeabi_dadd+0x5bc>
    7c30:	2520      	movs	r5, #32
    7c32:	1bed      	subs	r5, r5, r7
    7c34:	1c08      	adds	r0, r1, #0
    7c36:	1c26      	adds	r6, r4, #0
    7c38:	40a8      	lsls	r0, r5
    7c3a:	40fe      	lsrs	r6, r7
    7c3c:	40ac      	lsls	r4, r5
    7c3e:	4306      	orrs	r6, r0
    7c40:	1e65      	subs	r5, r4, #1
    7c42:	41ac      	sbcs	r4, r5
    7c44:	4334      	orrs	r4, r6
    7c46:	40f9      	lsrs	r1, r7
    7c48:	465d      	mov	r5, fp
    7c4a:	1b2c      	subs	r4, r5, r4
    7c4c:	45a3      	cmp	fp, r4
    7c4e:	4192      	sbcs	r2, r2
    7c50:	1a5b      	subs	r3, r3, r1
    7c52:	4252      	negs	r2, r2
    7c54:	1a99      	subs	r1, r3, r2
    7c56:	4655      	mov	r5, sl
    7c58:	4666      	mov	r6, ip
    7c5a:	e6bc      	b.n	79d6 <__aeabi_dadd+0x10e>
    7c5c:	1c13      	adds	r3, r2, #0
    7c5e:	433b      	orrs	r3, r7
    7c60:	1c14      	adds	r4, r2, #0
    7c62:	2b00      	cmp	r3, #0
    7c64:	d000      	beq.n	7c68 <__aeabi_dadd+0x3a0>
    7c66:	e6ba      	b.n	79de <__aeabi_dadd+0x116>
    7c68:	2700      	movs	r7, #0
    7c6a:	2100      	movs	r1, #0
    7c6c:	2500      	movs	r5, #0
    7c6e:	2400      	movs	r4, #0
    7c70:	e6e5      	b.n	7a3e <__aeabi_dadd+0x176>
    7c72:	465a      	mov	r2, fp
    7c74:	431a      	orrs	r2, r3
    7c76:	1e53      	subs	r3, r2, #1
    7c78:	419a      	sbcs	r2, r3
    7c7a:	b2d2      	uxtb	r2, r2
    7c7c:	2300      	movs	r3, #0
    7c7e:	e714      	b.n	7aaa <__aeabi_dadd+0x1e2>
    7c80:	000007ff 	.word	0x000007ff
    7c84:	ff7fffff 	.word	0xff7fffff
    7c88:	800fffff 	.word	0x800fffff
    7c8c:	1c0d      	adds	r5, r1, #0
    7c8e:	4325      	orrs	r5, r4
    7c90:	d058      	beq.n	7d44 <__aeabi_dadd+0x47c>
    7c92:	43ff      	mvns	r7, r7
    7c94:	2f00      	cmp	r7, #0
    7c96:	d151      	bne.n	7d3c <__aeabi_dadd+0x474>
    7c98:	1b04      	subs	r4, r0, r4
    7c9a:	45a3      	cmp	fp, r4
    7c9c:	4192      	sbcs	r2, r2
    7c9e:	1a59      	subs	r1, r3, r1
    7ca0:	4252      	negs	r2, r2
    7ca2:	1a89      	subs	r1, r1, r2
    7ca4:	4655      	mov	r5, sl
    7ca6:	4666      	mov	r6, ip
    7ca8:	e695      	b.n	79d6 <__aeabi_dadd+0x10e>
    7caa:	4896      	ldr	r0, [pc, #600]	; (7f04 <__aeabi_dadd+0x63c>)
    7cac:	4285      	cmp	r5, r0
    7cae:	d000      	beq.n	7cb2 <__aeabi_dadd+0x3ea>
    7cb0:	e6de      	b.n	7a70 <__aeabi_dadd+0x1a8>
    7cb2:	e632      	b.n	791a <__aeabi_dadd+0x52>
    7cb4:	2700      	movs	r7, #0
    7cb6:	e793      	b.n	7be0 <__aeabi_dadd+0x318>
    7cb8:	2300      	movs	r3, #0
    7cba:	e7a2      	b.n	7c02 <__aeabi_dadd+0x33a>
    7cbc:	1c08      	adds	r0, r1, #0
    7cbe:	4320      	orrs	r0, r4
    7cc0:	2d00      	cmp	r5, #0
    7cc2:	d000      	beq.n	7cc6 <__aeabi_dadd+0x3fe>
    7cc4:	e0c4      	b.n	7e50 <__aeabi_dadd+0x588>
    7cc6:	2800      	cmp	r0, #0
    7cc8:	d100      	bne.n	7ccc <__aeabi_dadd+0x404>
    7cca:	e0f7      	b.n	7ebc <__aeabi_dadd+0x5f4>
    7ccc:	4658      	mov	r0, fp
    7cce:	4318      	orrs	r0, r3
    7cd0:	d100      	bne.n	7cd4 <__aeabi_dadd+0x40c>
    7cd2:	e622      	b.n	791a <__aeabi_dadd+0x52>
    7cd4:	4658      	mov	r0, fp
    7cd6:	1902      	adds	r2, r0, r4
    7cd8:	42a2      	cmp	r2, r4
    7cda:	41a4      	sbcs	r4, r4
    7cdc:	4264      	negs	r4, r4
    7cde:	1859      	adds	r1, r3, r1
    7ce0:	1909      	adds	r1, r1, r4
    7ce2:	1c14      	adds	r4, r2, #0
    7ce4:	020a      	lsls	r2, r1, #8
    7ce6:	d400      	bmi.n	7cea <__aeabi_dadd+0x422>
    7ce8:	e617      	b.n	791a <__aeabi_dadd+0x52>
    7cea:	4b87      	ldr	r3, [pc, #540]	; (7f08 <__aeabi_dadd+0x640>)
    7cec:	2501      	movs	r5, #1
    7cee:	4019      	ands	r1, r3
    7cf0:	e613      	b.n	791a <__aeabi_dadd+0x52>
    7cf2:	1c08      	adds	r0, r1, #0
    7cf4:	4320      	orrs	r0, r4
    7cf6:	2d00      	cmp	r5, #0
    7cf8:	d139      	bne.n	7d6e <__aeabi_dadd+0x4a6>
    7cfa:	2800      	cmp	r0, #0
    7cfc:	d171      	bne.n	7de2 <__aeabi_dadd+0x51a>
    7cfe:	4659      	mov	r1, fp
    7d00:	4319      	orrs	r1, r3
    7d02:	d003      	beq.n	7d0c <__aeabi_dadd+0x444>
    7d04:	1c19      	adds	r1, r3, #0
    7d06:	465c      	mov	r4, fp
    7d08:	4666      	mov	r6, ip
    7d0a:	e606      	b.n	791a <__aeabi_dadd+0x52>
    7d0c:	2700      	movs	r7, #0
    7d0e:	2100      	movs	r1, #0
    7d10:	2400      	movs	r4, #0
    7d12:	e694      	b.n	7a3e <__aeabi_dadd+0x176>
    7d14:	4660      	mov	r0, ip
    7d16:	3820      	subs	r0, #32
    7d18:	1c1a      	adds	r2, r3, #0
    7d1a:	40c2      	lsrs	r2, r0
    7d1c:	4660      	mov	r0, ip
    7d1e:	4691      	mov	r9, r2
    7d20:	2820      	cmp	r0, #32
    7d22:	d100      	bne.n	7d26 <__aeabi_dadd+0x45e>
    7d24:	e0ac      	b.n	7e80 <__aeabi_dadd+0x5b8>
    7d26:	2240      	movs	r2, #64	; 0x40
    7d28:	1a12      	subs	r2, r2, r0
    7d2a:	4093      	lsls	r3, r2
    7d2c:	465a      	mov	r2, fp
    7d2e:	431a      	orrs	r2, r3
    7d30:	1e53      	subs	r3, r2, #1
    7d32:	419a      	sbcs	r2, r3
    7d34:	464b      	mov	r3, r9
    7d36:	431a      	orrs	r2, r3
    7d38:	2300      	movs	r3, #0
    7d3a:	e6b6      	b.n	7aaa <__aeabi_dadd+0x1e2>
    7d3c:	4d71      	ldr	r5, [pc, #452]	; (7f04 <__aeabi_dadd+0x63c>)
    7d3e:	45aa      	cmp	sl, r5
    7d40:	d000      	beq.n	7d44 <__aeabi_dadd+0x47c>
    7d42:	e76f      	b.n	7c24 <__aeabi_dadd+0x35c>
    7d44:	1c19      	adds	r1, r3, #0
    7d46:	465c      	mov	r4, fp
    7d48:	4655      	mov	r5, sl
    7d4a:	4666      	mov	r6, ip
    7d4c:	e5e5      	b.n	791a <__aeabi_dadd+0x52>
    7d4e:	2d00      	cmp	r5, #0
    7d50:	d122      	bne.n	7d98 <__aeabi_dadd+0x4d0>
    7d52:	1c0d      	adds	r5, r1, #0
    7d54:	4325      	orrs	r5, r4
    7d56:	d077      	beq.n	7e48 <__aeabi_dadd+0x580>
    7d58:	43d5      	mvns	r5, r2
    7d5a:	2d00      	cmp	r5, #0
    7d5c:	d171      	bne.n	7e42 <__aeabi_dadd+0x57a>
    7d5e:	445c      	add	r4, fp
    7d60:	455c      	cmp	r4, fp
    7d62:	4192      	sbcs	r2, r2
    7d64:	1859      	adds	r1, r3, r1
    7d66:	4252      	negs	r2, r2
    7d68:	1889      	adds	r1, r1, r2
    7d6a:	4655      	mov	r5, sl
    7d6c:	e6a4      	b.n	7ab8 <__aeabi_dadd+0x1f0>
    7d6e:	2800      	cmp	r0, #0
    7d70:	d14d      	bne.n	7e0e <__aeabi_dadd+0x546>
    7d72:	4659      	mov	r1, fp
    7d74:	4319      	orrs	r1, r3
    7d76:	d100      	bne.n	7d7a <__aeabi_dadd+0x4b2>
    7d78:	e094      	b.n	7ea4 <__aeabi_dadd+0x5dc>
    7d7a:	1c19      	adds	r1, r3, #0
    7d7c:	465c      	mov	r4, fp
    7d7e:	4666      	mov	r6, ip
    7d80:	4d60      	ldr	r5, [pc, #384]	; (7f04 <__aeabi_dadd+0x63c>)
    7d82:	e5ca      	b.n	791a <__aeabi_dadd+0x52>
    7d84:	430c      	orrs	r4, r1
    7d86:	1e61      	subs	r1, r4, #1
    7d88:	418c      	sbcs	r4, r1
    7d8a:	b2e4      	uxtb	r4, r4
    7d8c:	2100      	movs	r1, #0
    7d8e:	e75b      	b.n	7c48 <__aeabi_dadd+0x380>
    7d90:	1c05      	adds	r5, r0, #0
    7d92:	2100      	movs	r1, #0
    7d94:	2400      	movs	r4, #0
    7d96:	e652      	b.n	7a3e <__aeabi_dadd+0x176>
    7d98:	4d5a      	ldr	r5, [pc, #360]	; (7f04 <__aeabi_dadd+0x63c>)
    7d9a:	45aa      	cmp	sl, r5
    7d9c:	d054      	beq.n	7e48 <__aeabi_dadd+0x580>
    7d9e:	4255      	negs	r5, r2
    7da0:	2280      	movs	r2, #128	; 0x80
    7da2:	0410      	lsls	r0, r2, #16
    7da4:	4301      	orrs	r1, r0
    7da6:	2d38      	cmp	r5, #56	; 0x38
    7da8:	dd00      	ble.n	7dac <__aeabi_dadd+0x4e4>
    7daa:	e081      	b.n	7eb0 <__aeabi_dadd+0x5e8>
    7dac:	2d1f      	cmp	r5, #31
    7dae:	dd00      	ble.n	7db2 <__aeabi_dadd+0x4ea>
    7db0:	e092      	b.n	7ed8 <__aeabi_dadd+0x610>
    7db2:	2220      	movs	r2, #32
    7db4:	1b50      	subs	r0, r2, r5
    7db6:	1c0a      	adds	r2, r1, #0
    7db8:	4684      	mov	ip, r0
    7dba:	4082      	lsls	r2, r0
    7dbc:	1c20      	adds	r0, r4, #0
    7dbe:	40e8      	lsrs	r0, r5
    7dc0:	4302      	orrs	r2, r0
    7dc2:	4690      	mov	r8, r2
    7dc4:	4662      	mov	r2, ip
    7dc6:	4094      	lsls	r4, r2
    7dc8:	1e60      	subs	r0, r4, #1
    7dca:	4184      	sbcs	r4, r0
    7dcc:	4642      	mov	r2, r8
    7dce:	4314      	orrs	r4, r2
    7dd0:	40e9      	lsrs	r1, r5
    7dd2:	445c      	add	r4, fp
    7dd4:	455c      	cmp	r4, fp
    7dd6:	4192      	sbcs	r2, r2
    7dd8:	18cb      	adds	r3, r1, r3
    7dda:	4252      	negs	r2, r2
    7ddc:	1899      	adds	r1, r3, r2
    7dde:	4655      	mov	r5, sl
    7de0:	e66a      	b.n	7ab8 <__aeabi_dadd+0x1f0>
    7de2:	4658      	mov	r0, fp
    7de4:	4318      	orrs	r0, r3
    7de6:	d100      	bne.n	7dea <__aeabi_dadd+0x522>
    7de8:	e597      	b.n	791a <__aeabi_dadd+0x52>
    7dea:	4658      	mov	r0, fp
    7dec:	1a27      	subs	r7, r4, r0
    7dee:	42bc      	cmp	r4, r7
    7df0:	4192      	sbcs	r2, r2
    7df2:	1ac8      	subs	r0, r1, r3
    7df4:	4252      	negs	r2, r2
    7df6:	1a80      	subs	r0, r0, r2
    7df8:	0202      	lsls	r2, r0, #8
    7dfa:	d566      	bpl.n	7eca <__aeabi_dadd+0x602>
    7dfc:	4658      	mov	r0, fp
    7dfe:	1b04      	subs	r4, r0, r4
    7e00:	45a3      	cmp	fp, r4
    7e02:	4192      	sbcs	r2, r2
    7e04:	1a59      	subs	r1, r3, r1
    7e06:	4252      	negs	r2, r2
    7e08:	1a89      	subs	r1, r1, r2
    7e0a:	4666      	mov	r6, ip
    7e0c:	e585      	b.n	791a <__aeabi_dadd+0x52>
    7e0e:	4658      	mov	r0, fp
    7e10:	4318      	orrs	r0, r3
    7e12:	d033      	beq.n	7e7c <__aeabi_dadd+0x5b4>
    7e14:	0748      	lsls	r0, r1, #29
    7e16:	08e4      	lsrs	r4, r4, #3
    7e18:	4304      	orrs	r4, r0
    7e1a:	2080      	movs	r0, #128	; 0x80
    7e1c:	08c9      	lsrs	r1, r1, #3
    7e1e:	0300      	lsls	r0, r0, #12
    7e20:	4201      	tst	r1, r0
    7e22:	d008      	beq.n	7e36 <__aeabi_dadd+0x56e>
    7e24:	08dd      	lsrs	r5, r3, #3
    7e26:	4205      	tst	r5, r0
    7e28:	d105      	bne.n	7e36 <__aeabi_dadd+0x56e>
    7e2a:	4659      	mov	r1, fp
    7e2c:	08ca      	lsrs	r2, r1, #3
    7e2e:	075c      	lsls	r4, r3, #29
    7e30:	4314      	orrs	r4, r2
    7e32:	1c29      	adds	r1, r5, #0
    7e34:	4666      	mov	r6, ip
    7e36:	0f63      	lsrs	r3, r4, #29
    7e38:	00c9      	lsls	r1, r1, #3
    7e3a:	4319      	orrs	r1, r3
    7e3c:	00e4      	lsls	r4, r4, #3
    7e3e:	4d31      	ldr	r5, [pc, #196]	; (7f04 <__aeabi_dadd+0x63c>)
    7e40:	e56b      	b.n	791a <__aeabi_dadd+0x52>
    7e42:	4a30      	ldr	r2, [pc, #192]	; (7f04 <__aeabi_dadd+0x63c>)
    7e44:	4592      	cmp	sl, r2
    7e46:	d1ae      	bne.n	7da6 <__aeabi_dadd+0x4de>
    7e48:	1c19      	adds	r1, r3, #0
    7e4a:	465c      	mov	r4, fp
    7e4c:	4655      	mov	r5, sl
    7e4e:	e564      	b.n	791a <__aeabi_dadd+0x52>
    7e50:	2800      	cmp	r0, #0
    7e52:	d036      	beq.n	7ec2 <__aeabi_dadd+0x5fa>
    7e54:	4658      	mov	r0, fp
    7e56:	4318      	orrs	r0, r3
    7e58:	d010      	beq.n	7e7c <__aeabi_dadd+0x5b4>
    7e5a:	2580      	movs	r5, #128	; 0x80
    7e5c:	0748      	lsls	r0, r1, #29
    7e5e:	08e4      	lsrs	r4, r4, #3
    7e60:	08c9      	lsrs	r1, r1, #3
    7e62:	032d      	lsls	r5, r5, #12
    7e64:	4304      	orrs	r4, r0
    7e66:	4229      	tst	r1, r5
    7e68:	d0e5      	beq.n	7e36 <__aeabi_dadd+0x56e>
    7e6a:	08d8      	lsrs	r0, r3, #3
    7e6c:	4228      	tst	r0, r5
    7e6e:	d1e2      	bne.n	7e36 <__aeabi_dadd+0x56e>
    7e70:	465d      	mov	r5, fp
    7e72:	08ea      	lsrs	r2, r5, #3
    7e74:	075c      	lsls	r4, r3, #29
    7e76:	4314      	orrs	r4, r2
    7e78:	1c01      	adds	r1, r0, #0
    7e7a:	e7dc      	b.n	7e36 <__aeabi_dadd+0x56e>
    7e7c:	4d21      	ldr	r5, [pc, #132]	; (7f04 <__aeabi_dadd+0x63c>)
    7e7e:	e54c      	b.n	791a <__aeabi_dadd+0x52>
    7e80:	2300      	movs	r3, #0
    7e82:	e753      	b.n	7d2c <__aeabi_dadd+0x464>
    7e84:	1c3d      	adds	r5, r7, #0
    7e86:	3d20      	subs	r5, #32
    7e88:	1c0a      	adds	r2, r1, #0
    7e8a:	40ea      	lsrs	r2, r5
    7e8c:	1c15      	adds	r5, r2, #0
    7e8e:	2f20      	cmp	r7, #32
    7e90:	d034      	beq.n	7efc <__aeabi_dadd+0x634>
    7e92:	2640      	movs	r6, #64	; 0x40
    7e94:	1bf7      	subs	r7, r6, r7
    7e96:	40b9      	lsls	r1, r7
    7e98:	430c      	orrs	r4, r1
    7e9a:	1e61      	subs	r1, r4, #1
    7e9c:	418c      	sbcs	r4, r1
    7e9e:	432c      	orrs	r4, r5
    7ea0:	2100      	movs	r1, #0
    7ea2:	e6d1      	b.n	7c48 <__aeabi_dadd+0x380>
    7ea4:	2180      	movs	r1, #128	; 0x80
    7ea6:	2700      	movs	r7, #0
    7ea8:	03c9      	lsls	r1, r1, #15
    7eaa:	4d16      	ldr	r5, [pc, #88]	; (7f04 <__aeabi_dadd+0x63c>)
    7eac:	2400      	movs	r4, #0
    7eae:	e5c6      	b.n	7a3e <__aeabi_dadd+0x176>
    7eb0:	430c      	orrs	r4, r1
    7eb2:	1e61      	subs	r1, r4, #1
    7eb4:	418c      	sbcs	r4, r1
    7eb6:	b2e4      	uxtb	r4, r4
    7eb8:	2100      	movs	r1, #0
    7eba:	e78a      	b.n	7dd2 <__aeabi_dadd+0x50a>
    7ebc:	1c19      	adds	r1, r3, #0
    7ebe:	465c      	mov	r4, fp
    7ec0:	e52b      	b.n	791a <__aeabi_dadd+0x52>
    7ec2:	1c19      	adds	r1, r3, #0
    7ec4:	465c      	mov	r4, fp
    7ec6:	4d0f      	ldr	r5, [pc, #60]	; (7f04 <__aeabi_dadd+0x63c>)
    7ec8:	e527      	b.n	791a <__aeabi_dadd+0x52>
    7eca:	1c03      	adds	r3, r0, #0
    7ecc:	433b      	orrs	r3, r7
    7ece:	d100      	bne.n	7ed2 <__aeabi_dadd+0x60a>
    7ed0:	e71c      	b.n	7d0c <__aeabi_dadd+0x444>
    7ed2:	1c01      	adds	r1, r0, #0
    7ed4:	1c3c      	adds	r4, r7, #0
    7ed6:	e520      	b.n	791a <__aeabi_dadd+0x52>
    7ed8:	2020      	movs	r0, #32
    7eda:	4240      	negs	r0, r0
    7edc:	1940      	adds	r0, r0, r5
    7ede:	1c0a      	adds	r2, r1, #0
    7ee0:	40c2      	lsrs	r2, r0
    7ee2:	4690      	mov	r8, r2
    7ee4:	2d20      	cmp	r5, #32
    7ee6:	d00b      	beq.n	7f00 <__aeabi_dadd+0x638>
    7ee8:	2040      	movs	r0, #64	; 0x40
    7eea:	1b45      	subs	r5, r0, r5
    7eec:	40a9      	lsls	r1, r5
    7eee:	430c      	orrs	r4, r1
    7ef0:	1e61      	subs	r1, r4, #1
    7ef2:	418c      	sbcs	r4, r1
    7ef4:	4645      	mov	r5, r8
    7ef6:	432c      	orrs	r4, r5
    7ef8:	2100      	movs	r1, #0
    7efa:	e76a      	b.n	7dd2 <__aeabi_dadd+0x50a>
    7efc:	2100      	movs	r1, #0
    7efe:	e7cb      	b.n	7e98 <__aeabi_dadd+0x5d0>
    7f00:	2100      	movs	r1, #0
    7f02:	e7f4      	b.n	7eee <__aeabi_dadd+0x626>
    7f04:	000007ff 	.word	0x000007ff
    7f08:	ff7fffff 	.word	0xff7fffff

00007f0c <__aeabi_ddiv>:
    7f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f0e:	4656      	mov	r6, sl
    7f10:	4644      	mov	r4, r8
    7f12:	465f      	mov	r7, fp
    7f14:	464d      	mov	r5, r9
    7f16:	b4f0      	push	{r4, r5, r6, r7}
    7f18:	1c1f      	adds	r7, r3, #0
    7f1a:	030b      	lsls	r3, r1, #12
    7f1c:	0b1b      	lsrs	r3, r3, #12
    7f1e:	4698      	mov	r8, r3
    7f20:	004b      	lsls	r3, r1, #1
    7f22:	b087      	sub	sp, #28
    7f24:	1c04      	adds	r4, r0, #0
    7f26:	4681      	mov	r9, r0
    7f28:	0d5b      	lsrs	r3, r3, #21
    7f2a:	0fc8      	lsrs	r0, r1, #31
    7f2c:	1c16      	adds	r6, r2, #0
    7f2e:	469a      	mov	sl, r3
    7f30:	9000      	str	r0, [sp, #0]
    7f32:	2b00      	cmp	r3, #0
    7f34:	d051      	beq.n	7fda <__aeabi_ddiv+0xce>
    7f36:	4b6a      	ldr	r3, [pc, #424]	; (80e0 <__aeabi_ddiv+0x1d4>)
    7f38:	459a      	cmp	sl, r3
    7f3a:	d031      	beq.n	7fa0 <__aeabi_ddiv+0x94>
    7f3c:	2280      	movs	r2, #128	; 0x80
    7f3e:	4641      	mov	r1, r8
    7f40:	0352      	lsls	r2, r2, #13
    7f42:	430a      	orrs	r2, r1
    7f44:	0f63      	lsrs	r3, r4, #29
    7f46:	00d2      	lsls	r2, r2, #3
    7f48:	431a      	orrs	r2, r3
    7f4a:	4b66      	ldr	r3, [pc, #408]	; (80e4 <__aeabi_ddiv+0x1d8>)
    7f4c:	4690      	mov	r8, r2
    7f4e:	2500      	movs	r5, #0
    7f50:	00e2      	lsls	r2, r4, #3
    7f52:	4691      	mov	r9, r2
    7f54:	449a      	add	sl, r3
    7f56:	2400      	movs	r4, #0
    7f58:	9502      	str	r5, [sp, #8]
    7f5a:	033b      	lsls	r3, r7, #12
    7f5c:	0b1b      	lsrs	r3, r3, #12
    7f5e:	469b      	mov	fp, r3
    7f60:	0ffd      	lsrs	r5, r7, #31
    7f62:	007b      	lsls	r3, r7, #1
    7f64:	1c31      	adds	r1, r6, #0
    7f66:	0d5b      	lsrs	r3, r3, #21
    7f68:	9501      	str	r5, [sp, #4]
    7f6a:	d060      	beq.n	802e <__aeabi_ddiv+0x122>
    7f6c:	4a5c      	ldr	r2, [pc, #368]	; (80e0 <__aeabi_ddiv+0x1d4>)
    7f6e:	4293      	cmp	r3, r2
    7f70:	d054      	beq.n	801c <__aeabi_ddiv+0x110>
    7f72:	2180      	movs	r1, #128	; 0x80
    7f74:	4658      	mov	r0, fp
    7f76:	0349      	lsls	r1, r1, #13
    7f78:	4301      	orrs	r1, r0
    7f7a:	0f72      	lsrs	r2, r6, #29
    7f7c:	00c9      	lsls	r1, r1, #3
    7f7e:	4311      	orrs	r1, r2
    7f80:	4a58      	ldr	r2, [pc, #352]	; (80e4 <__aeabi_ddiv+0x1d8>)
    7f82:	468b      	mov	fp, r1
    7f84:	189b      	adds	r3, r3, r2
    7f86:	00f1      	lsls	r1, r6, #3
    7f88:	2000      	movs	r0, #0
    7f8a:	9a00      	ldr	r2, [sp, #0]
    7f8c:	4304      	orrs	r4, r0
    7f8e:	406a      	eors	r2, r5
    7f90:	9203      	str	r2, [sp, #12]
    7f92:	2c0f      	cmp	r4, #15
    7f94:	d900      	bls.n	7f98 <__aeabi_ddiv+0x8c>
    7f96:	e0ad      	b.n	80f4 <__aeabi_ddiv+0x1e8>
    7f98:	4e53      	ldr	r6, [pc, #332]	; (80e8 <__aeabi_ddiv+0x1dc>)
    7f9a:	00a4      	lsls	r4, r4, #2
    7f9c:	5934      	ldr	r4, [r6, r4]
    7f9e:	46a7      	mov	pc, r4
    7fa0:	4640      	mov	r0, r8
    7fa2:	4304      	orrs	r4, r0
    7fa4:	d16e      	bne.n	8084 <__aeabi_ddiv+0x178>
    7fa6:	2100      	movs	r1, #0
    7fa8:	2502      	movs	r5, #2
    7faa:	2408      	movs	r4, #8
    7fac:	4688      	mov	r8, r1
    7fae:	4689      	mov	r9, r1
    7fb0:	9502      	str	r5, [sp, #8]
    7fb2:	e7d2      	b.n	7f5a <__aeabi_ddiv+0x4e>
    7fb4:	9c00      	ldr	r4, [sp, #0]
    7fb6:	9802      	ldr	r0, [sp, #8]
    7fb8:	46c3      	mov	fp, r8
    7fba:	4649      	mov	r1, r9
    7fbc:	9401      	str	r4, [sp, #4]
    7fbe:	2802      	cmp	r0, #2
    7fc0:	d064      	beq.n	808c <__aeabi_ddiv+0x180>
    7fc2:	2803      	cmp	r0, #3
    7fc4:	d100      	bne.n	7fc8 <__aeabi_ddiv+0xbc>
    7fc6:	e2ab      	b.n	8520 <__aeabi_ddiv+0x614>
    7fc8:	2801      	cmp	r0, #1
    7fca:	d000      	beq.n	7fce <__aeabi_ddiv+0xc2>
    7fcc:	e238      	b.n	8440 <__aeabi_ddiv+0x534>
    7fce:	9a01      	ldr	r2, [sp, #4]
    7fd0:	2400      	movs	r4, #0
    7fd2:	4002      	ands	r2, r0
    7fd4:	2500      	movs	r5, #0
    7fd6:	46a1      	mov	r9, r4
    7fd8:	e060      	b.n	809c <__aeabi_ddiv+0x190>
    7fda:	4643      	mov	r3, r8
    7fdc:	4323      	orrs	r3, r4
    7fde:	d04a      	beq.n	8076 <__aeabi_ddiv+0x16a>
    7fe0:	4640      	mov	r0, r8
    7fe2:	2800      	cmp	r0, #0
    7fe4:	d100      	bne.n	7fe8 <__aeabi_ddiv+0xdc>
    7fe6:	e1c0      	b.n	836a <__aeabi_ddiv+0x45e>
    7fe8:	f001 fb42 	bl	9670 <__clzsi2>
    7fec:	1e03      	subs	r3, r0, #0
    7fee:	2b27      	cmp	r3, #39	; 0x27
    7ff0:	dd00      	ble.n	7ff4 <__aeabi_ddiv+0xe8>
    7ff2:	e1b3      	b.n	835c <__aeabi_ddiv+0x450>
    7ff4:	2128      	movs	r1, #40	; 0x28
    7ff6:	1a0d      	subs	r5, r1, r0
    7ff8:	1c21      	adds	r1, r4, #0
    7ffa:	3b08      	subs	r3, #8
    7ffc:	4642      	mov	r2, r8
    7ffe:	40e9      	lsrs	r1, r5
    8000:	409a      	lsls	r2, r3
    8002:	1c0d      	adds	r5, r1, #0
    8004:	4315      	orrs	r5, r2
    8006:	1c22      	adds	r2, r4, #0
    8008:	409a      	lsls	r2, r3
    800a:	46a8      	mov	r8, r5
    800c:	4691      	mov	r9, r2
    800e:	4b37      	ldr	r3, [pc, #220]	; (80ec <__aeabi_ddiv+0x1e0>)
    8010:	2500      	movs	r5, #0
    8012:	1a1b      	subs	r3, r3, r0
    8014:	469a      	mov	sl, r3
    8016:	2400      	movs	r4, #0
    8018:	9502      	str	r5, [sp, #8]
    801a:	e79e      	b.n	7f5a <__aeabi_ddiv+0x4e>
    801c:	465a      	mov	r2, fp
    801e:	4316      	orrs	r6, r2
    8020:	2003      	movs	r0, #3
    8022:	2e00      	cmp	r6, #0
    8024:	d1b1      	bne.n	7f8a <__aeabi_ddiv+0x7e>
    8026:	46b3      	mov	fp, r6
    8028:	2100      	movs	r1, #0
    802a:	2002      	movs	r0, #2
    802c:	e7ad      	b.n	7f8a <__aeabi_ddiv+0x7e>
    802e:	465a      	mov	r2, fp
    8030:	4332      	orrs	r2, r6
    8032:	d01b      	beq.n	806c <__aeabi_ddiv+0x160>
    8034:	465b      	mov	r3, fp
    8036:	2b00      	cmp	r3, #0
    8038:	d100      	bne.n	803c <__aeabi_ddiv+0x130>
    803a:	e18a      	b.n	8352 <__aeabi_ddiv+0x446>
    803c:	4658      	mov	r0, fp
    803e:	f001 fb17 	bl	9670 <__clzsi2>
    8042:	2827      	cmp	r0, #39	; 0x27
    8044:	dd00      	ble.n	8048 <__aeabi_ddiv+0x13c>
    8046:	e17d      	b.n	8344 <__aeabi_ddiv+0x438>
    8048:	2228      	movs	r2, #40	; 0x28
    804a:	1a17      	subs	r7, r2, r0
    804c:	1c01      	adds	r1, r0, #0
    804e:	1c32      	adds	r2, r6, #0
    8050:	3908      	subs	r1, #8
    8052:	465b      	mov	r3, fp
    8054:	40fa      	lsrs	r2, r7
    8056:	408b      	lsls	r3, r1
    8058:	1c17      	adds	r7, r2, #0
    805a:	431f      	orrs	r7, r3
    805c:	1c33      	adds	r3, r6, #0
    805e:	408b      	lsls	r3, r1
    8060:	46bb      	mov	fp, r7
    8062:	1c19      	adds	r1, r3, #0
    8064:	4b21      	ldr	r3, [pc, #132]	; (80ec <__aeabi_ddiv+0x1e0>)
    8066:	1a1b      	subs	r3, r3, r0
    8068:	2000      	movs	r0, #0
    806a:	e78e      	b.n	7f8a <__aeabi_ddiv+0x7e>
    806c:	2700      	movs	r7, #0
    806e:	46bb      	mov	fp, r7
    8070:	2100      	movs	r1, #0
    8072:	2001      	movs	r0, #1
    8074:	e789      	b.n	7f8a <__aeabi_ddiv+0x7e>
    8076:	2000      	movs	r0, #0
    8078:	2501      	movs	r5, #1
    807a:	2404      	movs	r4, #4
    807c:	4680      	mov	r8, r0
    807e:	4681      	mov	r9, r0
    8080:	9502      	str	r5, [sp, #8]
    8082:	e76a      	b.n	7f5a <__aeabi_ddiv+0x4e>
    8084:	2503      	movs	r5, #3
    8086:	240c      	movs	r4, #12
    8088:	9502      	str	r5, [sp, #8]
    808a:	e766      	b.n	7f5a <__aeabi_ddiv+0x4e>
    808c:	9c01      	ldr	r4, [sp, #4]
    808e:	9403      	str	r4, [sp, #12]
    8090:	9d03      	ldr	r5, [sp, #12]
    8092:	2201      	movs	r2, #1
    8094:	402a      	ands	r2, r5
    8096:	2400      	movs	r4, #0
    8098:	4d11      	ldr	r5, [pc, #68]	; (80e0 <__aeabi_ddiv+0x1d4>)
    809a:	46a1      	mov	r9, r4
    809c:	2000      	movs	r0, #0
    809e:	2100      	movs	r1, #0
    80a0:	0324      	lsls	r4, r4, #12
    80a2:	0b26      	lsrs	r6, r4, #12
    80a4:	0d0c      	lsrs	r4, r1, #20
    80a6:	0524      	lsls	r4, r4, #20
    80a8:	4b11      	ldr	r3, [pc, #68]	; (80f0 <__aeabi_ddiv+0x1e4>)
    80aa:	4334      	orrs	r4, r6
    80ac:	052d      	lsls	r5, r5, #20
    80ae:	4023      	ands	r3, r4
    80b0:	432b      	orrs	r3, r5
    80b2:	005b      	lsls	r3, r3, #1
    80b4:	085b      	lsrs	r3, r3, #1
    80b6:	07d2      	lsls	r2, r2, #31
    80b8:	1c19      	adds	r1, r3, #0
    80ba:	4648      	mov	r0, r9
    80bc:	4311      	orrs	r1, r2
    80be:	b007      	add	sp, #28
    80c0:	bc3c      	pop	{r2, r3, r4, r5}
    80c2:	4690      	mov	r8, r2
    80c4:	4699      	mov	r9, r3
    80c6:	46a2      	mov	sl, r4
    80c8:	46ab      	mov	fp, r5
    80ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    80cc:	2200      	movs	r2, #0
    80ce:	2480      	movs	r4, #128	; 0x80
    80d0:	0324      	lsls	r4, r4, #12
    80d2:	4691      	mov	r9, r2
    80d4:	4d02      	ldr	r5, [pc, #8]	; (80e0 <__aeabi_ddiv+0x1d4>)
    80d6:	e7e1      	b.n	809c <__aeabi_ddiv+0x190>
    80d8:	2400      	movs	r4, #0
    80da:	2500      	movs	r5, #0
    80dc:	46a1      	mov	r9, r4
    80de:	e7dd      	b.n	809c <__aeabi_ddiv+0x190>
    80e0:	000007ff 	.word	0x000007ff
    80e4:	fffffc01 	.word	0xfffffc01
    80e8:	00009db4 	.word	0x00009db4
    80ec:	fffffc0d 	.word	0xfffffc0d
    80f0:	800fffff 	.word	0x800fffff
    80f4:	4655      	mov	r5, sl
    80f6:	1aed      	subs	r5, r5, r3
    80f8:	9504      	str	r5, [sp, #16]
    80fa:	45d8      	cmp	r8, fp
    80fc:	d900      	bls.n	8100 <__aeabi_ddiv+0x1f4>
    80fe:	e153      	b.n	83a8 <__aeabi_ddiv+0x49c>
    8100:	d100      	bne.n	8104 <__aeabi_ddiv+0x1f8>
    8102:	e14e      	b.n	83a2 <__aeabi_ddiv+0x496>
    8104:	9c04      	ldr	r4, [sp, #16]
    8106:	2500      	movs	r5, #0
    8108:	3c01      	subs	r4, #1
    810a:	464e      	mov	r6, r9
    810c:	9404      	str	r4, [sp, #16]
    810e:	4647      	mov	r7, r8
    8110:	46a9      	mov	r9, r5
    8112:	4658      	mov	r0, fp
    8114:	0203      	lsls	r3, r0, #8
    8116:	0e0c      	lsrs	r4, r1, #24
    8118:	431c      	orrs	r4, r3
    811a:	0209      	lsls	r1, r1, #8
    811c:	0c25      	lsrs	r5, r4, #16
    811e:	0423      	lsls	r3, r4, #16
    8120:	0c1b      	lsrs	r3, r3, #16
    8122:	9100      	str	r1, [sp, #0]
    8124:	1c38      	adds	r0, r7, #0
    8126:	1c29      	adds	r1, r5, #0
    8128:	9301      	str	r3, [sp, #4]
    812a:	f7ff fa9d 	bl	7668 <__aeabi_uidiv>
    812e:	9901      	ldr	r1, [sp, #4]
    8130:	4683      	mov	fp, r0
    8132:	4341      	muls	r1, r0
    8134:	1c38      	adds	r0, r7, #0
    8136:	468a      	mov	sl, r1
    8138:	1c29      	adds	r1, r5, #0
    813a:	f7ff fad9 	bl	76f0 <__aeabi_uidivmod>
    813e:	0c33      	lsrs	r3, r6, #16
    8140:	0409      	lsls	r1, r1, #16
    8142:	4319      	orrs	r1, r3
    8144:	458a      	cmp	sl, r1
    8146:	d90c      	bls.n	8162 <__aeabi_ddiv+0x256>
    8148:	465b      	mov	r3, fp
    814a:	1909      	adds	r1, r1, r4
    814c:	3b01      	subs	r3, #1
    814e:	428c      	cmp	r4, r1
    8150:	d900      	bls.n	8154 <__aeabi_ddiv+0x248>
    8152:	e147      	b.n	83e4 <__aeabi_ddiv+0x4d8>
    8154:	458a      	cmp	sl, r1
    8156:	d800      	bhi.n	815a <__aeabi_ddiv+0x24e>
    8158:	e144      	b.n	83e4 <__aeabi_ddiv+0x4d8>
    815a:	2202      	movs	r2, #2
    815c:	4252      	negs	r2, r2
    815e:	4493      	add	fp, r2
    8160:	1909      	adds	r1, r1, r4
    8162:	4653      	mov	r3, sl
    8164:	1acb      	subs	r3, r1, r3
    8166:	1c18      	adds	r0, r3, #0
    8168:	1c29      	adds	r1, r5, #0
    816a:	4698      	mov	r8, r3
    816c:	f7ff fa7c 	bl	7668 <__aeabi_uidiv>
    8170:	1c07      	adds	r7, r0, #0
    8172:	9801      	ldr	r0, [sp, #4]
    8174:	1c29      	adds	r1, r5, #0
    8176:	4378      	muls	r0, r7
    8178:	4682      	mov	sl, r0
    817a:	4640      	mov	r0, r8
    817c:	f7ff fab8 	bl	76f0 <__aeabi_uidivmod>
    8180:	0436      	lsls	r6, r6, #16
    8182:	040b      	lsls	r3, r1, #16
    8184:	0c36      	lsrs	r6, r6, #16
    8186:	4333      	orrs	r3, r6
    8188:	459a      	cmp	sl, r3
    818a:	d909      	bls.n	81a0 <__aeabi_ddiv+0x294>
    818c:	191b      	adds	r3, r3, r4
    818e:	1e7a      	subs	r2, r7, #1
    8190:	429c      	cmp	r4, r3
    8192:	d900      	bls.n	8196 <__aeabi_ddiv+0x28a>
    8194:	e124      	b.n	83e0 <__aeabi_ddiv+0x4d4>
    8196:	459a      	cmp	sl, r3
    8198:	d800      	bhi.n	819c <__aeabi_ddiv+0x290>
    819a:	e121      	b.n	83e0 <__aeabi_ddiv+0x4d4>
    819c:	3f02      	subs	r7, #2
    819e:	191b      	adds	r3, r3, r4
    81a0:	465e      	mov	r6, fp
    81a2:	0432      	lsls	r2, r6, #16
    81a4:	4317      	orrs	r7, r2
    81a6:	0c38      	lsrs	r0, r7, #16
    81a8:	46bb      	mov	fp, r7
    81aa:	9e00      	ldr	r6, [sp, #0]
    81ac:	9f00      	ldr	r7, [sp, #0]
    81ae:	4651      	mov	r1, sl
    81b0:	0c3f      	lsrs	r7, r7, #16
    81b2:	0432      	lsls	r2, r6, #16
    81b4:	1a5b      	subs	r3, r3, r1
    81b6:	4659      	mov	r1, fp
    81b8:	46ba      	mov	sl, r7
    81ba:	0c12      	lsrs	r2, r2, #16
    81bc:	040f      	lsls	r7, r1, #16
    81be:	0c3f      	lsrs	r7, r7, #16
    81c0:	4690      	mov	r8, r2
    81c2:	4651      	mov	r1, sl
    81c4:	437a      	muls	r2, r7
    81c6:	434f      	muls	r7, r1
    81c8:	4641      	mov	r1, r8
    81ca:	4341      	muls	r1, r0
    81cc:	4656      	mov	r6, sl
    81ce:	4370      	muls	r0, r6
    81d0:	19cf      	adds	r7, r1, r7
    81d2:	0c16      	lsrs	r6, r2, #16
    81d4:	19be      	adds	r6, r7, r6
    81d6:	42b1      	cmp	r1, r6
    81d8:	d902      	bls.n	81e0 <__aeabi_ddiv+0x2d4>
    81da:	2780      	movs	r7, #128	; 0x80
    81dc:	027f      	lsls	r7, r7, #9
    81de:	19c0      	adds	r0, r0, r7
    81e0:	0c31      	lsrs	r1, r6, #16
    81e2:	0412      	lsls	r2, r2, #16
    81e4:	0436      	lsls	r6, r6, #16
    81e6:	0c12      	lsrs	r2, r2, #16
    81e8:	1840      	adds	r0, r0, r1
    81ea:	18b6      	adds	r6, r6, r2
    81ec:	4283      	cmp	r3, r0
    81ee:	d200      	bcs.n	81f2 <__aeabi_ddiv+0x2e6>
    81f0:	e0c4      	b.n	837c <__aeabi_ddiv+0x470>
    81f2:	d100      	bne.n	81f6 <__aeabi_ddiv+0x2ea>
    81f4:	e0be      	b.n	8374 <__aeabi_ddiv+0x468>
    81f6:	1a19      	subs	r1, r3, r0
    81f8:	4648      	mov	r0, r9
    81fa:	1b86      	subs	r6, r0, r6
    81fc:	45b1      	cmp	r9, r6
    81fe:	41bf      	sbcs	r7, r7
    8200:	427f      	negs	r7, r7
    8202:	1bcf      	subs	r7, r1, r7
    8204:	42a7      	cmp	r7, r4
    8206:	d100      	bne.n	820a <__aeabi_ddiv+0x2fe>
    8208:	e113      	b.n	8432 <__aeabi_ddiv+0x526>
    820a:	1c29      	adds	r1, r5, #0
    820c:	1c38      	adds	r0, r7, #0
    820e:	f7ff fa2b 	bl	7668 <__aeabi_uidiv>
    8212:	9901      	ldr	r1, [sp, #4]
    8214:	9002      	str	r0, [sp, #8]
    8216:	4341      	muls	r1, r0
    8218:	1c38      	adds	r0, r7, #0
    821a:	4689      	mov	r9, r1
    821c:	1c29      	adds	r1, r5, #0
    821e:	f7ff fa67 	bl	76f0 <__aeabi_uidivmod>
    8222:	0c33      	lsrs	r3, r6, #16
    8224:	0409      	lsls	r1, r1, #16
    8226:	4319      	orrs	r1, r3
    8228:	4589      	cmp	r9, r1
    822a:	d90c      	bls.n	8246 <__aeabi_ddiv+0x33a>
    822c:	9b02      	ldr	r3, [sp, #8]
    822e:	1909      	adds	r1, r1, r4
    8230:	3b01      	subs	r3, #1
    8232:	428c      	cmp	r4, r1
    8234:	d900      	bls.n	8238 <__aeabi_ddiv+0x32c>
    8236:	e0ff      	b.n	8438 <__aeabi_ddiv+0x52c>
    8238:	4589      	cmp	r9, r1
    823a:	d800      	bhi.n	823e <__aeabi_ddiv+0x332>
    823c:	e0fc      	b.n	8438 <__aeabi_ddiv+0x52c>
    823e:	9f02      	ldr	r7, [sp, #8]
    8240:	1909      	adds	r1, r1, r4
    8242:	3f02      	subs	r7, #2
    8244:	9702      	str	r7, [sp, #8]
    8246:	464f      	mov	r7, r9
    8248:	1bcf      	subs	r7, r1, r7
    824a:	1c38      	adds	r0, r7, #0
    824c:	1c29      	adds	r1, r5, #0
    824e:	9705      	str	r7, [sp, #20]
    8250:	f7ff fa0a 	bl	7668 <__aeabi_uidiv>
    8254:	1c07      	adds	r7, r0, #0
    8256:	9801      	ldr	r0, [sp, #4]
    8258:	1c29      	adds	r1, r5, #0
    825a:	4378      	muls	r0, r7
    825c:	4681      	mov	r9, r0
    825e:	9805      	ldr	r0, [sp, #20]
    8260:	f7ff fa46 	bl	76f0 <__aeabi_uidivmod>
    8264:	0436      	lsls	r6, r6, #16
    8266:	0409      	lsls	r1, r1, #16
    8268:	0c36      	lsrs	r6, r6, #16
    826a:	430e      	orrs	r6, r1
    826c:	45b1      	cmp	r9, r6
    826e:	d909      	bls.n	8284 <__aeabi_ddiv+0x378>
    8270:	1936      	adds	r6, r6, r4
    8272:	1e7b      	subs	r3, r7, #1
    8274:	42b4      	cmp	r4, r6
    8276:	d900      	bls.n	827a <__aeabi_ddiv+0x36e>
    8278:	e0e0      	b.n	843c <__aeabi_ddiv+0x530>
    827a:	45b1      	cmp	r9, r6
    827c:	d800      	bhi.n	8280 <__aeabi_ddiv+0x374>
    827e:	e0dd      	b.n	843c <__aeabi_ddiv+0x530>
    8280:	3f02      	subs	r7, #2
    8282:	1936      	adds	r6, r6, r4
    8284:	9d02      	ldr	r5, [sp, #8]
    8286:	4649      	mov	r1, r9
    8288:	1a76      	subs	r6, r6, r1
    828a:	0429      	lsls	r1, r5, #16
    828c:	4339      	orrs	r1, r7
    828e:	040b      	lsls	r3, r1, #16
    8290:	4657      	mov	r7, sl
    8292:	0c0a      	lsrs	r2, r1, #16
    8294:	0c1b      	lsrs	r3, r3, #16
    8296:	4640      	mov	r0, r8
    8298:	4645      	mov	r5, r8
    829a:	4358      	muls	r0, r3
    829c:	4355      	muls	r5, r2
    829e:	437b      	muls	r3, r7
    82a0:	437a      	muls	r2, r7
    82a2:	18eb      	adds	r3, r5, r3
    82a4:	0c07      	lsrs	r7, r0, #16
    82a6:	19db      	adds	r3, r3, r7
    82a8:	429d      	cmp	r5, r3
    82aa:	d902      	bls.n	82b2 <__aeabi_ddiv+0x3a6>
    82ac:	2580      	movs	r5, #128	; 0x80
    82ae:	026d      	lsls	r5, r5, #9
    82b0:	1952      	adds	r2, r2, r5
    82b2:	0c1d      	lsrs	r5, r3, #16
    82b4:	0400      	lsls	r0, r0, #16
    82b6:	041b      	lsls	r3, r3, #16
    82b8:	0c00      	lsrs	r0, r0, #16
    82ba:	1952      	adds	r2, r2, r5
    82bc:	181b      	adds	r3, r3, r0
    82be:	4296      	cmp	r6, r2
    82c0:	d335      	bcc.n	832e <__aeabi_ddiv+0x422>
    82c2:	d100      	bne.n	82c6 <__aeabi_ddiv+0x3ba>
    82c4:	e0fc      	b.n	84c0 <__aeabi_ddiv+0x5b4>
    82c6:	2301      	movs	r3, #1
    82c8:	4319      	orrs	r1, r3
    82ca:	9e04      	ldr	r6, [sp, #16]
    82cc:	4f99      	ldr	r7, [pc, #612]	; (8534 <__aeabi_ddiv+0x628>)
    82ce:	19f5      	adds	r5, r6, r7
    82d0:	2d00      	cmp	r5, #0
    82d2:	dc00      	bgt.n	82d6 <__aeabi_ddiv+0x3ca>
    82d4:	e0a1      	b.n	841a <__aeabi_ddiv+0x50e>
    82d6:	0748      	lsls	r0, r1, #29
    82d8:	d009      	beq.n	82ee <__aeabi_ddiv+0x3e2>
    82da:	230f      	movs	r3, #15
    82dc:	400b      	ands	r3, r1
    82de:	2b04      	cmp	r3, #4
    82e0:	d005      	beq.n	82ee <__aeabi_ddiv+0x3e2>
    82e2:	1d0b      	adds	r3, r1, #4
    82e4:	428b      	cmp	r3, r1
    82e6:	4189      	sbcs	r1, r1
    82e8:	4249      	negs	r1, r1
    82ea:	448b      	add	fp, r1
    82ec:	1c19      	adds	r1, r3, #0
    82ee:	465a      	mov	r2, fp
    82f0:	01d2      	lsls	r2, r2, #7
    82f2:	d507      	bpl.n	8304 <__aeabi_ddiv+0x3f8>
    82f4:	4b90      	ldr	r3, [pc, #576]	; (8538 <__aeabi_ddiv+0x62c>)
    82f6:	465c      	mov	r4, fp
    82f8:	9e04      	ldr	r6, [sp, #16]
    82fa:	2780      	movs	r7, #128	; 0x80
    82fc:	401c      	ands	r4, r3
    82fe:	00ff      	lsls	r7, r7, #3
    8300:	46a3      	mov	fp, r4
    8302:	19f5      	adds	r5, r6, r7
    8304:	4b8d      	ldr	r3, [pc, #564]	; (853c <__aeabi_ddiv+0x630>)
    8306:	429d      	cmp	r5, r3
    8308:	dd7a      	ble.n	8400 <__aeabi_ddiv+0x4f4>
    830a:	9c03      	ldr	r4, [sp, #12]
    830c:	2201      	movs	r2, #1
    830e:	4022      	ands	r2, r4
    8310:	2400      	movs	r4, #0
    8312:	4d8b      	ldr	r5, [pc, #556]	; (8540 <__aeabi_ddiv+0x634>)
    8314:	46a1      	mov	r9, r4
    8316:	e6c1      	b.n	809c <__aeabi_ddiv+0x190>
    8318:	2480      	movs	r4, #128	; 0x80
    831a:	0324      	lsls	r4, r4, #12
    831c:	4647      	mov	r7, r8
    831e:	4227      	tst	r7, r4
    8320:	d14c      	bne.n	83bc <__aeabi_ddiv+0x4b0>
    8322:	433c      	orrs	r4, r7
    8324:	0324      	lsls	r4, r4, #12
    8326:	0b24      	lsrs	r4, r4, #12
    8328:	9a00      	ldr	r2, [sp, #0]
    832a:	4d85      	ldr	r5, [pc, #532]	; (8540 <__aeabi_ddiv+0x634>)
    832c:	e6b6      	b.n	809c <__aeabi_ddiv+0x190>
    832e:	1936      	adds	r6, r6, r4
    8330:	1e48      	subs	r0, r1, #1
    8332:	42b4      	cmp	r4, r6
    8334:	d95e      	bls.n	83f4 <__aeabi_ddiv+0x4e8>
    8336:	1c01      	adds	r1, r0, #0
    8338:	4296      	cmp	r6, r2
    833a:	d1c4      	bne.n	82c6 <__aeabi_ddiv+0x3ba>
    833c:	9e00      	ldr	r6, [sp, #0]
    833e:	429e      	cmp	r6, r3
    8340:	d1c1      	bne.n	82c6 <__aeabi_ddiv+0x3ba>
    8342:	e7c2      	b.n	82ca <__aeabi_ddiv+0x3be>
    8344:	1c03      	adds	r3, r0, #0
    8346:	3b28      	subs	r3, #40	; 0x28
    8348:	1c31      	adds	r1, r6, #0
    834a:	4099      	lsls	r1, r3
    834c:	468b      	mov	fp, r1
    834e:	2100      	movs	r1, #0
    8350:	e688      	b.n	8064 <__aeabi_ddiv+0x158>
    8352:	1c30      	adds	r0, r6, #0
    8354:	f001 f98c 	bl	9670 <__clzsi2>
    8358:	3020      	adds	r0, #32
    835a:	e672      	b.n	8042 <__aeabi_ddiv+0x136>
    835c:	3b28      	subs	r3, #40	; 0x28
    835e:	1c21      	adds	r1, r4, #0
    8360:	4099      	lsls	r1, r3
    8362:	2200      	movs	r2, #0
    8364:	4688      	mov	r8, r1
    8366:	4691      	mov	r9, r2
    8368:	e651      	b.n	800e <__aeabi_ddiv+0x102>
    836a:	1c20      	adds	r0, r4, #0
    836c:	f001 f980 	bl	9670 <__clzsi2>
    8370:	3020      	adds	r0, #32
    8372:	e63b      	b.n	7fec <__aeabi_ddiv+0xe0>
    8374:	2100      	movs	r1, #0
    8376:	45b1      	cmp	r9, r6
    8378:	d300      	bcc.n	837c <__aeabi_ddiv+0x470>
    837a:	e73d      	b.n	81f8 <__aeabi_ddiv+0x2ec>
    837c:	9f00      	ldr	r7, [sp, #0]
    837e:	465a      	mov	r2, fp
    8380:	44b9      	add	r9, r7
    8382:	45b9      	cmp	r9, r7
    8384:	41bf      	sbcs	r7, r7
    8386:	427f      	negs	r7, r7
    8388:	193f      	adds	r7, r7, r4
    838a:	18fb      	adds	r3, r7, r3
    838c:	3a01      	subs	r2, #1
    838e:	429c      	cmp	r4, r3
    8390:	d21e      	bcs.n	83d0 <__aeabi_ddiv+0x4c4>
    8392:	4298      	cmp	r0, r3
    8394:	d900      	bls.n	8398 <__aeabi_ddiv+0x48c>
    8396:	e07e      	b.n	8496 <__aeabi_ddiv+0x58a>
    8398:	d100      	bne.n	839c <__aeabi_ddiv+0x490>
    839a:	e0b5      	b.n	8508 <__aeabi_ddiv+0x5fc>
    839c:	1a19      	subs	r1, r3, r0
    839e:	4693      	mov	fp, r2
    83a0:	e72a      	b.n	81f8 <__aeabi_ddiv+0x2ec>
    83a2:	4589      	cmp	r9, r1
    83a4:	d800      	bhi.n	83a8 <__aeabi_ddiv+0x49c>
    83a6:	e6ad      	b.n	8104 <__aeabi_ddiv+0x1f8>
    83a8:	4648      	mov	r0, r9
    83aa:	4646      	mov	r6, r8
    83ac:	4642      	mov	r2, r8
    83ae:	0877      	lsrs	r7, r6, #1
    83b0:	07d3      	lsls	r3, r2, #31
    83b2:	0846      	lsrs	r6, r0, #1
    83b4:	07c0      	lsls	r0, r0, #31
    83b6:	431e      	orrs	r6, r3
    83b8:	4681      	mov	r9, r0
    83ba:	e6aa      	b.n	8112 <__aeabi_ddiv+0x206>
    83bc:	4658      	mov	r0, fp
    83be:	4220      	tst	r0, r4
    83c0:	d112      	bne.n	83e8 <__aeabi_ddiv+0x4dc>
    83c2:	4304      	orrs	r4, r0
    83c4:	0324      	lsls	r4, r4, #12
    83c6:	1c2a      	adds	r2, r5, #0
    83c8:	0b24      	lsrs	r4, r4, #12
    83ca:	4689      	mov	r9, r1
    83cc:	4d5c      	ldr	r5, [pc, #368]	; (8540 <__aeabi_ddiv+0x634>)
    83ce:	e665      	b.n	809c <__aeabi_ddiv+0x190>
    83d0:	42a3      	cmp	r3, r4
    83d2:	d1e3      	bne.n	839c <__aeabi_ddiv+0x490>
    83d4:	9f00      	ldr	r7, [sp, #0]
    83d6:	454f      	cmp	r7, r9
    83d8:	d9db      	bls.n	8392 <__aeabi_ddiv+0x486>
    83da:	1a21      	subs	r1, r4, r0
    83dc:	4693      	mov	fp, r2
    83de:	e70b      	b.n	81f8 <__aeabi_ddiv+0x2ec>
    83e0:	1c17      	adds	r7, r2, #0
    83e2:	e6dd      	b.n	81a0 <__aeabi_ddiv+0x294>
    83e4:	469b      	mov	fp, r3
    83e6:	e6bc      	b.n	8162 <__aeabi_ddiv+0x256>
    83e8:	433c      	orrs	r4, r7
    83ea:	0324      	lsls	r4, r4, #12
    83ec:	0b24      	lsrs	r4, r4, #12
    83ee:	9a00      	ldr	r2, [sp, #0]
    83f0:	4d53      	ldr	r5, [pc, #332]	; (8540 <__aeabi_ddiv+0x634>)
    83f2:	e653      	b.n	809c <__aeabi_ddiv+0x190>
    83f4:	42b2      	cmp	r2, r6
    83f6:	d859      	bhi.n	84ac <__aeabi_ddiv+0x5a0>
    83f8:	d100      	bne.n	83fc <__aeabi_ddiv+0x4f0>
    83fa:	e08a      	b.n	8512 <__aeabi_ddiv+0x606>
    83fc:	1c01      	adds	r1, r0, #0
    83fe:	e762      	b.n	82c6 <__aeabi_ddiv+0x3ba>
    8400:	465f      	mov	r7, fp
    8402:	08c9      	lsrs	r1, r1, #3
    8404:	077b      	lsls	r3, r7, #29
    8406:	9e03      	ldr	r6, [sp, #12]
    8408:	430b      	orrs	r3, r1
    840a:	027c      	lsls	r4, r7, #9
    840c:	056d      	lsls	r5, r5, #21
    840e:	2201      	movs	r2, #1
    8410:	4699      	mov	r9, r3
    8412:	0b24      	lsrs	r4, r4, #12
    8414:	0d6d      	lsrs	r5, r5, #21
    8416:	4032      	ands	r2, r6
    8418:	e640      	b.n	809c <__aeabi_ddiv+0x190>
    841a:	4b4a      	ldr	r3, [pc, #296]	; (8544 <__aeabi_ddiv+0x638>)
    841c:	9f04      	ldr	r7, [sp, #16]
    841e:	1bdb      	subs	r3, r3, r7
    8420:	2b38      	cmp	r3, #56	; 0x38
    8422:	dd10      	ble.n	8446 <__aeabi_ddiv+0x53a>
    8424:	9c03      	ldr	r4, [sp, #12]
    8426:	2201      	movs	r2, #1
    8428:	4022      	ands	r2, r4
    842a:	2400      	movs	r4, #0
    842c:	2500      	movs	r5, #0
    842e:	46a1      	mov	r9, r4
    8430:	e634      	b.n	809c <__aeabi_ddiv+0x190>
    8432:	2101      	movs	r1, #1
    8434:	4249      	negs	r1, r1
    8436:	e748      	b.n	82ca <__aeabi_ddiv+0x3be>
    8438:	9302      	str	r3, [sp, #8]
    843a:	e704      	b.n	8246 <__aeabi_ddiv+0x33a>
    843c:	1c1f      	adds	r7, r3, #0
    843e:	e721      	b.n	8284 <__aeabi_ddiv+0x378>
    8440:	9c01      	ldr	r4, [sp, #4]
    8442:	9403      	str	r4, [sp, #12]
    8444:	e741      	b.n	82ca <__aeabi_ddiv+0x3be>
    8446:	2b1f      	cmp	r3, #31
    8448:	dc40      	bgt.n	84cc <__aeabi_ddiv+0x5c0>
    844a:	483f      	ldr	r0, [pc, #252]	; (8548 <__aeabi_ddiv+0x63c>)
    844c:	9f04      	ldr	r7, [sp, #16]
    844e:	1c0c      	adds	r4, r1, #0
    8450:	183a      	adds	r2, r7, r0
    8452:	4658      	mov	r0, fp
    8454:	4091      	lsls	r1, r2
    8456:	40dc      	lsrs	r4, r3
    8458:	4090      	lsls	r0, r2
    845a:	4320      	orrs	r0, r4
    845c:	1c0a      	adds	r2, r1, #0
    845e:	1e51      	subs	r1, r2, #1
    8460:	418a      	sbcs	r2, r1
    8462:	1c01      	adds	r1, r0, #0
    8464:	4311      	orrs	r1, r2
    8466:	465a      	mov	r2, fp
    8468:	40da      	lsrs	r2, r3
    846a:	1c13      	adds	r3, r2, #0
    846c:	0748      	lsls	r0, r1, #29
    846e:	d009      	beq.n	8484 <__aeabi_ddiv+0x578>
    8470:	220f      	movs	r2, #15
    8472:	400a      	ands	r2, r1
    8474:	2a04      	cmp	r2, #4
    8476:	d005      	beq.n	8484 <__aeabi_ddiv+0x578>
    8478:	1d0a      	adds	r2, r1, #4
    847a:	428a      	cmp	r2, r1
    847c:	4189      	sbcs	r1, r1
    847e:	4249      	negs	r1, r1
    8480:	185b      	adds	r3, r3, r1
    8482:	1c11      	adds	r1, r2, #0
    8484:	021a      	lsls	r2, r3, #8
    8486:	d534      	bpl.n	84f2 <__aeabi_ddiv+0x5e6>
    8488:	9c03      	ldr	r4, [sp, #12]
    848a:	2201      	movs	r2, #1
    848c:	4022      	ands	r2, r4
    848e:	2400      	movs	r4, #0
    8490:	2501      	movs	r5, #1
    8492:	46a1      	mov	r9, r4
    8494:	e602      	b.n	809c <__aeabi_ddiv+0x190>
    8496:	9f00      	ldr	r7, [sp, #0]
    8498:	2102      	movs	r1, #2
    849a:	4249      	negs	r1, r1
    849c:	44b9      	add	r9, r7
    849e:	448b      	add	fp, r1
    84a0:	45b9      	cmp	r9, r7
    84a2:	4189      	sbcs	r1, r1
    84a4:	4249      	negs	r1, r1
    84a6:	1909      	adds	r1, r1, r4
    84a8:	18cb      	adds	r3, r1, r3
    84aa:	e6a4      	b.n	81f6 <__aeabi_ddiv+0x2ea>
    84ac:	9d00      	ldr	r5, [sp, #0]
    84ae:	1e88      	subs	r0, r1, #2
    84b0:	0069      	lsls	r1, r5, #1
    84b2:	42a9      	cmp	r1, r5
    84b4:	41ad      	sbcs	r5, r5
    84b6:	426d      	negs	r5, r5
    84b8:	192c      	adds	r4, r5, r4
    84ba:	1936      	adds	r6, r6, r4
    84bc:	9100      	str	r1, [sp, #0]
    84be:	e73a      	b.n	8336 <__aeabi_ddiv+0x42a>
    84c0:	2b00      	cmp	r3, #0
    84c2:	d000      	beq.n	84c6 <__aeabi_ddiv+0x5ba>
    84c4:	e733      	b.n	832e <__aeabi_ddiv+0x422>
    84c6:	2400      	movs	r4, #0
    84c8:	9400      	str	r4, [sp, #0]
    84ca:	e737      	b.n	833c <__aeabi_ddiv+0x430>
    84cc:	4a1f      	ldr	r2, [pc, #124]	; (854c <__aeabi_ddiv+0x640>)
    84ce:	9c04      	ldr	r4, [sp, #16]
    84d0:	465d      	mov	r5, fp
    84d2:	1b12      	subs	r2, r2, r4
    84d4:	40d5      	lsrs	r5, r2
    84d6:	1c2a      	adds	r2, r5, #0
    84d8:	2b20      	cmp	r3, #32
    84da:	d01f      	beq.n	851c <__aeabi_ddiv+0x610>
    84dc:	4e1c      	ldr	r6, [pc, #112]	; (8550 <__aeabi_ddiv+0x644>)
    84de:	465f      	mov	r7, fp
    84e0:	19a3      	adds	r3, r4, r6
    84e2:	409f      	lsls	r7, r3
    84e4:	1c3b      	adds	r3, r7, #0
    84e6:	4319      	orrs	r1, r3
    84e8:	1e4b      	subs	r3, r1, #1
    84ea:	4199      	sbcs	r1, r3
    84ec:	4311      	orrs	r1, r2
    84ee:	2300      	movs	r3, #0
    84f0:	e7bc      	b.n	846c <__aeabi_ddiv+0x560>
    84f2:	075a      	lsls	r2, r3, #29
    84f4:	08c9      	lsrs	r1, r1, #3
    84f6:	430a      	orrs	r2, r1
    84f8:	9f03      	ldr	r7, [sp, #12]
    84fa:	4691      	mov	r9, r2
    84fc:	025b      	lsls	r3, r3, #9
    84fe:	2201      	movs	r2, #1
    8500:	0b1c      	lsrs	r4, r3, #12
    8502:	403a      	ands	r2, r7
    8504:	2500      	movs	r5, #0
    8506:	e5c9      	b.n	809c <__aeabi_ddiv+0x190>
    8508:	454e      	cmp	r6, r9
    850a:	d8c4      	bhi.n	8496 <__aeabi_ddiv+0x58a>
    850c:	4693      	mov	fp, r2
    850e:	2100      	movs	r1, #0
    8510:	e672      	b.n	81f8 <__aeabi_ddiv+0x2ec>
    8512:	9f00      	ldr	r7, [sp, #0]
    8514:	429f      	cmp	r7, r3
    8516:	d3c9      	bcc.n	84ac <__aeabi_ddiv+0x5a0>
    8518:	1c01      	adds	r1, r0, #0
    851a:	e70f      	b.n	833c <__aeabi_ddiv+0x430>
    851c:	2300      	movs	r3, #0
    851e:	e7e2      	b.n	84e6 <__aeabi_ddiv+0x5da>
    8520:	2480      	movs	r4, #128	; 0x80
    8522:	0324      	lsls	r4, r4, #12
    8524:	465f      	mov	r7, fp
    8526:	433c      	orrs	r4, r7
    8528:	0324      	lsls	r4, r4, #12
    852a:	0b24      	lsrs	r4, r4, #12
    852c:	9a01      	ldr	r2, [sp, #4]
    852e:	4689      	mov	r9, r1
    8530:	4d03      	ldr	r5, [pc, #12]	; (8540 <__aeabi_ddiv+0x634>)
    8532:	e5b3      	b.n	809c <__aeabi_ddiv+0x190>
    8534:	000003ff 	.word	0x000003ff
    8538:	feffffff 	.word	0xfeffffff
    853c:	000007fe 	.word	0x000007fe
    8540:	000007ff 	.word	0x000007ff
    8544:	fffffc02 	.word	0xfffffc02
    8548:	0000041e 	.word	0x0000041e
    854c:	fffffbe2 	.word	0xfffffbe2
    8550:	0000043e 	.word	0x0000043e

00008554 <__eqdf2>:
    8554:	b5f0      	push	{r4, r5, r6, r7, lr}
    8556:	465f      	mov	r7, fp
    8558:	4656      	mov	r6, sl
    855a:	464d      	mov	r5, r9
    855c:	4644      	mov	r4, r8
    855e:	b4f0      	push	{r4, r5, r6, r7}
    8560:	1c0d      	adds	r5, r1, #0
    8562:	1c04      	adds	r4, r0, #0
    8564:	4680      	mov	r8, r0
    8566:	0fe8      	lsrs	r0, r5, #31
    8568:	4681      	mov	r9, r0
    856a:	0318      	lsls	r0, r3, #12
    856c:	030f      	lsls	r7, r1, #12
    856e:	0b00      	lsrs	r0, r0, #12
    8570:	0b3f      	lsrs	r7, r7, #12
    8572:	b083      	sub	sp, #12
    8574:	4684      	mov	ip, r0
    8576:	481b      	ldr	r0, [pc, #108]	; (85e4 <__eqdf2+0x90>)
    8578:	9700      	str	r7, [sp, #0]
    857a:	0049      	lsls	r1, r1, #1
    857c:	005e      	lsls	r6, r3, #1
    857e:	0fdf      	lsrs	r7, r3, #31
    8580:	0d49      	lsrs	r1, r1, #21
    8582:	4692      	mov	sl, r2
    8584:	0d76      	lsrs	r6, r6, #21
    8586:	46bb      	mov	fp, r7
    8588:	4281      	cmp	r1, r0
    858a:	d00c      	beq.n	85a6 <__eqdf2+0x52>
    858c:	4815      	ldr	r0, [pc, #84]	; (85e4 <__eqdf2+0x90>)
    858e:	4286      	cmp	r6, r0
    8590:	d010      	beq.n	85b4 <__eqdf2+0x60>
    8592:	2001      	movs	r0, #1
    8594:	42b1      	cmp	r1, r6
    8596:	d015      	beq.n	85c4 <__eqdf2+0x70>
    8598:	b003      	add	sp, #12
    859a:	bc3c      	pop	{r2, r3, r4, r5}
    859c:	4690      	mov	r8, r2
    859e:	4699      	mov	r9, r3
    85a0:	46a2      	mov	sl, r4
    85a2:	46ab      	mov	fp, r5
    85a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    85a6:	9f00      	ldr	r7, [sp, #0]
    85a8:	2001      	movs	r0, #1
    85aa:	4327      	orrs	r7, r4
    85ac:	d1f4      	bne.n	8598 <__eqdf2+0x44>
    85ae:	480d      	ldr	r0, [pc, #52]	; (85e4 <__eqdf2+0x90>)
    85b0:	4286      	cmp	r6, r0
    85b2:	d1ee      	bne.n	8592 <__eqdf2+0x3e>
    85b4:	4660      	mov	r0, ip
    85b6:	4302      	orrs	r2, r0
    85b8:	2001      	movs	r0, #1
    85ba:	2a00      	cmp	r2, #0
    85bc:	d1ec      	bne.n	8598 <__eqdf2+0x44>
    85be:	2001      	movs	r0, #1
    85c0:	42b1      	cmp	r1, r6
    85c2:	d1e9      	bne.n	8598 <__eqdf2+0x44>
    85c4:	9b00      	ldr	r3, [sp, #0]
    85c6:	4563      	cmp	r3, ip
    85c8:	d1e6      	bne.n	8598 <__eqdf2+0x44>
    85ca:	45d0      	cmp	r8, sl
    85cc:	d1e4      	bne.n	8598 <__eqdf2+0x44>
    85ce:	45d9      	cmp	r9, fp
    85d0:	d006      	beq.n	85e0 <__eqdf2+0x8c>
    85d2:	2900      	cmp	r1, #0
    85d4:	d1e0      	bne.n	8598 <__eqdf2+0x44>
    85d6:	431c      	orrs	r4, r3
    85d8:	1c20      	adds	r0, r4, #0
    85da:	1e44      	subs	r4, r0, #1
    85dc:	41a0      	sbcs	r0, r4
    85de:	e7db      	b.n	8598 <__eqdf2+0x44>
    85e0:	2000      	movs	r0, #0
    85e2:	e7d9      	b.n	8598 <__eqdf2+0x44>
    85e4:	000007ff 	.word	0x000007ff

000085e8 <__gedf2>:
    85e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    85ea:	465f      	mov	r7, fp
    85ec:	4656      	mov	r6, sl
    85ee:	464d      	mov	r5, r9
    85f0:	4644      	mov	r4, r8
    85f2:	b4f0      	push	{r4, r5, r6, r7}
    85f4:	0fcd      	lsrs	r5, r1, #31
    85f6:	0fde      	lsrs	r6, r3, #31
    85f8:	46ac      	mov	ip, r5
    85fa:	031d      	lsls	r5, r3, #12
    85fc:	0b2d      	lsrs	r5, r5, #12
    85fe:	46b1      	mov	r9, r6
    8600:	4e37      	ldr	r6, [pc, #220]	; (86e0 <__gedf2+0xf8>)
    8602:	030f      	lsls	r7, r1, #12
    8604:	004c      	lsls	r4, r1, #1
    8606:	46ab      	mov	fp, r5
    8608:	005d      	lsls	r5, r3, #1
    860a:	4680      	mov	r8, r0
    860c:	0b3f      	lsrs	r7, r7, #12
    860e:	0d64      	lsrs	r4, r4, #21
    8610:	4692      	mov	sl, r2
    8612:	0d6d      	lsrs	r5, r5, #21
    8614:	42b4      	cmp	r4, r6
    8616:	d032      	beq.n	867e <__gedf2+0x96>
    8618:	4e31      	ldr	r6, [pc, #196]	; (86e0 <__gedf2+0xf8>)
    861a:	42b5      	cmp	r5, r6
    861c:	d035      	beq.n	868a <__gedf2+0xa2>
    861e:	2c00      	cmp	r4, #0
    8620:	d10e      	bne.n	8640 <__gedf2+0x58>
    8622:	4338      	orrs	r0, r7
    8624:	4241      	negs	r1, r0
    8626:	4141      	adcs	r1, r0
    8628:	1c08      	adds	r0, r1, #0
    862a:	2d00      	cmp	r5, #0
    862c:	d00b      	beq.n	8646 <__gedf2+0x5e>
    862e:	2900      	cmp	r1, #0
    8630:	d119      	bne.n	8666 <__gedf2+0x7e>
    8632:	45cc      	cmp	ip, r9
    8634:	d02d      	beq.n	8692 <__gedf2+0xaa>
    8636:	4665      	mov	r5, ip
    8638:	4268      	negs	r0, r5
    863a:	2301      	movs	r3, #1
    863c:	4318      	orrs	r0, r3
    863e:	e018      	b.n	8672 <__gedf2+0x8a>
    8640:	2d00      	cmp	r5, #0
    8642:	d1f6      	bne.n	8632 <__gedf2+0x4a>
    8644:	1c28      	adds	r0, r5, #0
    8646:	4659      	mov	r1, fp
    8648:	430a      	orrs	r2, r1
    864a:	4253      	negs	r3, r2
    864c:	4153      	adcs	r3, r2
    864e:	2800      	cmp	r0, #0
    8650:	d106      	bne.n	8660 <__gedf2+0x78>
    8652:	2b00      	cmp	r3, #0
    8654:	d0ed      	beq.n	8632 <__gedf2+0x4a>
    8656:	4663      	mov	r3, ip
    8658:	4258      	negs	r0, r3
    865a:	2301      	movs	r3, #1
    865c:	4318      	orrs	r0, r3
    865e:	e008      	b.n	8672 <__gedf2+0x8a>
    8660:	2000      	movs	r0, #0
    8662:	2b00      	cmp	r3, #0
    8664:	d105      	bne.n	8672 <__gedf2+0x8a>
    8666:	464a      	mov	r2, r9
    8668:	4250      	negs	r0, r2
    866a:	4150      	adcs	r0, r2
    866c:	4240      	negs	r0, r0
    866e:	2301      	movs	r3, #1
    8670:	4318      	orrs	r0, r3
    8672:	bc3c      	pop	{r2, r3, r4, r5}
    8674:	4690      	mov	r8, r2
    8676:	4699      	mov	r9, r3
    8678:	46a2      	mov	sl, r4
    867a:	46ab      	mov	fp, r5
    867c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    867e:	1c3e      	adds	r6, r7, #0
    8680:	4306      	orrs	r6, r0
    8682:	d0c9      	beq.n	8618 <__gedf2+0x30>
    8684:	2002      	movs	r0, #2
    8686:	4240      	negs	r0, r0
    8688:	e7f3      	b.n	8672 <__gedf2+0x8a>
    868a:	465e      	mov	r6, fp
    868c:	4316      	orrs	r6, r2
    868e:	d0c6      	beq.n	861e <__gedf2+0x36>
    8690:	e7f8      	b.n	8684 <__gedf2+0x9c>
    8692:	42ac      	cmp	r4, r5
    8694:	dc07      	bgt.n	86a6 <__gedf2+0xbe>
    8696:	da0b      	bge.n	86b0 <__gedf2+0xc8>
    8698:	4661      	mov	r1, ip
    869a:	4248      	negs	r0, r1
    869c:	4148      	adcs	r0, r1
    869e:	4240      	negs	r0, r0
    86a0:	2301      	movs	r3, #1
    86a2:	4318      	orrs	r0, r3
    86a4:	e7e5      	b.n	8672 <__gedf2+0x8a>
    86a6:	4666      	mov	r6, ip
    86a8:	4270      	negs	r0, r6
    86aa:	2301      	movs	r3, #1
    86ac:	4318      	orrs	r0, r3
    86ae:	e7e0      	b.n	8672 <__gedf2+0x8a>
    86b0:	455f      	cmp	r7, fp
    86b2:	d80a      	bhi.n	86ca <__gedf2+0xe2>
    86b4:	d00e      	beq.n	86d4 <__gedf2+0xec>
    86b6:	2000      	movs	r0, #0
    86b8:	455f      	cmp	r7, fp
    86ba:	d2da      	bcs.n	8672 <__gedf2+0x8a>
    86bc:	4665      	mov	r5, ip
    86be:	4268      	negs	r0, r5
    86c0:	4168      	adcs	r0, r5
    86c2:	4240      	negs	r0, r0
    86c4:	2301      	movs	r3, #1
    86c6:	4318      	orrs	r0, r3
    86c8:	e7d3      	b.n	8672 <__gedf2+0x8a>
    86ca:	4662      	mov	r2, ip
    86cc:	4250      	negs	r0, r2
    86ce:	2301      	movs	r3, #1
    86d0:	4318      	orrs	r0, r3
    86d2:	e7ce      	b.n	8672 <__gedf2+0x8a>
    86d4:	45d0      	cmp	r8, sl
    86d6:	d8f8      	bhi.n	86ca <__gedf2+0xe2>
    86d8:	2000      	movs	r0, #0
    86da:	45d0      	cmp	r8, sl
    86dc:	d3ee      	bcc.n	86bc <__gedf2+0xd4>
    86de:	e7c8      	b.n	8672 <__gedf2+0x8a>
    86e0:	000007ff 	.word	0x000007ff

000086e4 <__ledf2>:
    86e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    86e6:	4656      	mov	r6, sl
    86e8:	464d      	mov	r5, r9
    86ea:	4644      	mov	r4, r8
    86ec:	465f      	mov	r7, fp
    86ee:	b4f0      	push	{r4, r5, r6, r7}
    86f0:	1c0d      	adds	r5, r1, #0
    86f2:	b083      	sub	sp, #12
    86f4:	1c04      	adds	r4, r0, #0
    86f6:	9001      	str	r0, [sp, #4]
    86f8:	0fe8      	lsrs	r0, r5, #31
    86fa:	4681      	mov	r9, r0
    86fc:	0318      	lsls	r0, r3, #12
    86fe:	030f      	lsls	r7, r1, #12
    8700:	0b00      	lsrs	r0, r0, #12
    8702:	0b3f      	lsrs	r7, r7, #12
    8704:	4684      	mov	ip, r0
    8706:	4835      	ldr	r0, [pc, #212]	; (87dc <__ledf2+0xf8>)
    8708:	9700      	str	r7, [sp, #0]
    870a:	0049      	lsls	r1, r1, #1
    870c:	005e      	lsls	r6, r3, #1
    870e:	0fdf      	lsrs	r7, r3, #31
    8710:	0d49      	lsrs	r1, r1, #21
    8712:	4692      	mov	sl, r2
    8714:	0d76      	lsrs	r6, r6, #21
    8716:	46b8      	mov	r8, r7
    8718:	4281      	cmp	r1, r0
    871a:	d034      	beq.n	8786 <__ledf2+0xa2>
    871c:	482f      	ldr	r0, [pc, #188]	; (87dc <__ledf2+0xf8>)
    871e:	4286      	cmp	r6, r0
    8720:	d036      	beq.n	8790 <__ledf2+0xac>
    8722:	2900      	cmp	r1, #0
    8724:	d018      	beq.n	8758 <__ledf2+0x74>
    8726:	2e00      	cmp	r6, #0
    8728:	d11f      	bne.n	876a <__ledf2+0x86>
    872a:	1c34      	adds	r4, r6, #0
    872c:	4667      	mov	r7, ip
    872e:	433a      	orrs	r2, r7
    8730:	4253      	negs	r3, r2
    8732:	4153      	adcs	r3, r2
    8734:	2c00      	cmp	r4, #0
    8736:	d01f      	beq.n	8778 <__ledf2+0x94>
    8738:	2000      	movs	r0, #0
    873a:	2b00      	cmp	r3, #0
    873c:	d105      	bne.n	874a <__ledf2+0x66>
    873e:	4642      	mov	r2, r8
    8740:	4250      	negs	r0, r2
    8742:	4150      	adcs	r0, r2
    8744:	4240      	negs	r0, r0
    8746:	2301      	movs	r3, #1
    8748:	4318      	orrs	r0, r3
    874a:	b003      	add	sp, #12
    874c:	bc3c      	pop	{r2, r3, r4, r5}
    874e:	4690      	mov	r8, r2
    8750:	4699      	mov	r9, r3
    8752:	46a2      	mov	sl, r4
    8754:	46ab      	mov	fp, r5
    8756:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8758:	9800      	ldr	r0, [sp, #0]
    875a:	4304      	orrs	r4, r0
    875c:	4260      	negs	r0, r4
    875e:	4160      	adcs	r0, r4
    8760:	1c04      	adds	r4, r0, #0
    8762:	2e00      	cmp	r6, #0
    8764:	d0e2      	beq.n	872c <__ledf2+0x48>
    8766:	2800      	cmp	r0, #0
    8768:	d1e9      	bne.n	873e <__ledf2+0x5a>
    876a:	45c1      	cmp	r9, r8
    876c:	d015      	beq.n	879a <__ledf2+0xb6>
    876e:	464f      	mov	r7, r9
    8770:	4278      	negs	r0, r7
    8772:	2301      	movs	r3, #1
    8774:	4318      	orrs	r0, r3
    8776:	e7e8      	b.n	874a <__ledf2+0x66>
    8778:	2b00      	cmp	r3, #0
    877a:	d0f6      	beq.n	876a <__ledf2+0x86>
    877c:	464b      	mov	r3, r9
    877e:	4258      	negs	r0, r3
    8780:	2301      	movs	r3, #1
    8782:	4318      	orrs	r0, r3
    8784:	e7e1      	b.n	874a <__ledf2+0x66>
    8786:	9f00      	ldr	r7, [sp, #0]
    8788:	2002      	movs	r0, #2
    878a:	4327      	orrs	r7, r4
    878c:	d1dd      	bne.n	874a <__ledf2+0x66>
    878e:	e7c5      	b.n	871c <__ledf2+0x38>
    8790:	4667      	mov	r7, ip
    8792:	2002      	movs	r0, #2
    8794:	4317      	orrs	r7, r2
    8796:	d1d8      	bne.n	874a <__ledf2+0x66>
    8798:	e7c3      	b.n	8722 <__ledf2+0x3e>
    879a:	42b1      	cmp	r1, r6
    879c:	dd04      	ble.n	87a8 <__ledf2+0xc4>
    879e:	464a      	mov	r2, r9
    87a0:	4250      	negs	r0, r2
    87a2:	2301      	movs	r3, #1
    87a4:	4318      	orrs	r0, r3
    87a6:	e7d0      	b.n	874a <__ledf2+0x66>
    87a8:	42b1      	cmp	r1, r6
    87aa:	db07      	blt.n	87bc <__ledf2+0xd8>
    87ac:	9800      	ldr	r0, [sp, #0]
    87ae:	4560      	cmp	r0, ip
    87b0:	d8e4      	bhi.n	877c <__ledf2+0x98>
    87b2:	d00a      	beq.n	87ca <__ledf2+0xe6>
    87b4:	9f00      	ldr	r7, [sp, #0]
    87b6:	2000      	movs	r0, #0
    87b8:	4567      	cmp	r7, ip
    87ba:	d2c6      	bcs.n	874a <__ledf2+0x66>
    87bc:	464f      	mov	r7, r9
    87be:	4278      	negs	r0, r7
    87c0:	4178      	adcs	r0, r7
    87c2:	4240      	negs	r0, r0
    87c4:	2301      	movs	r3, #1
    87c6:	4318      	orrs	r0, r3
    87c8:	e7bf      	b.n	874a <__ledf2+0x66>
    87ca:	9a01      	ldr	r2, [sp, #4]
    87cc:	4552      	cmp	r2, sl
    87ce:	d8d5      	bhi.n	877c <__ledf2+0x98>
    87d0:	9a01      	ldr	r2, [sp, #4]
    87d2:	2000      	movs	r0, #0
    87d4:	4552      	cmp	r2, sl
    87d6:	d3f1      	bcc.n	87bc <__ledf2+0xd8>
    87d8:	e7b7      	b.n	874a <__ledf2+0x66>
    87da:	46c0      	nop			; (mov r8, r8)
    87dc:	000007ff 	.word	0x000007ff

000087e0 <__aeabi_dmul>:
    87e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    87e2:	4656      	mov	r6, sl
    87e4:	4644      	mov	r4, r8
    87e6:	465f      	mov	r7, fp
    87e8:	464d      	mov	r5, r9
    87ea:	b4f0      	push	{r4, r5, r6, r7}
    87ec:	1c1f      	adds	r7, r3, #0
    87ee:	030b      	lsls	r3, r1, #12
    87f0:	0b1b      	lsrs	r3, r3, #12
    87f2:	469a      	mov	sl, r3
    87f4:	004b      	lsls	r3, r1, #1
    87f6:	b087      	sub	sp, #28
    87f8:	1c04      	adds	r4, r0, #0
    87fa:	4680      	mov	r8, r0
    87fc:	0d5b      	lsrs	r3, r3, #21
    87fe:	0fc8      	lsrs	r0, r1, #31
    8800:	1c16      	adds	r6, r2, #0
    8802:	9302      	str	r3, [sp, #8]
    8804:	4681      	mov	r9, r0
    8806:	2b00      	cmp	r3, #0
    8808:	d068      	beq.n	88dc <__aeabi_dmul+0xfc>
    880a:	4b69      	ldr	r3, [pc, #420]	; (89b0 <__aeabi_dmul+0x1d0>)
    880c:	9902      	ldr	r1, [sp, #8]
    880e:	4299      	cmp	r1, r3
    8810:	d032      	beq.n	8878 <__aeabi_dmul+0x98>
    8812:	2280      	movs	r2, #128	; 0x80
    8814:	4653      	mov	r3, sl
    8816:	0352      	lsls	r2, r2, #13
    8818:	431a      	orrs	r2, r3
    881a:	00d2      	lsls	r2, r2, #3
    881c:	0f63      	lsrs	r3, r4, #29
    881e:	431a      	orrs	r2, r3
    8820:	4692      	mov	sl, r2
    8822:	4a64      	ldr	r2, [pc, #400]	; (89b4 <__aeabi_dmul+0x1d4>)
    8824:	00e0      	lsls	r0, r4, #3
    8826:	1889      	adds	r1, r1, r2
    8828:	4680      	mov	r8, r0
    882a:	9102      	str	r1, [sp, #8]
    882c:	2400      	movs	r4, #0
    882e:	2500      	movs	r5, #0
    8830:	033b      	lsls	r3, r7, #12
    8832:	0b1b      	lsrs	r3, r3, #12
    8834:	469b      	mov	fp, r3
    8836:	0078      	lsls	r0, r7, #1
    8838:	0ffb      	lsrs	r3, r7, #31
    883a:	1c32      	adds	r2, r6, #0
    883c:	0d40      	lsrs	r0, r0, #21
    883e:	9303      	str	r3, [sp, #12]
    8840:	d100      	bne.n	8844 <__aeabi_dmul+0x64>
    8842:	e075      	b.n	8930 <__aeabi_dmul+0x150>
    8844:	4b5a      	ldr	r3, [pc, #360]	; (89b0 <__aeabi_dmul+0x1d0>)
    8846:	4298      	cmp	r0, r3
    8848:	d069      	beq.n	891e <__aeabi_dmul+0x13e>
    884a:	2280      	movs	r2, #128	; 0x80
    884c:	4659      	mov	r1, fp
    884e:	0352      	lsls	r2, r2, #13
    8850:	430a      	orrs	r2, r1
    8852:	0f73      	lsrs	r3, r6, #29
    8854:	00d2      	lsls	r2, r2, #3
    8856:	431a      	orrs	r2, r3
    8858:	4b56      	ldr	r3, [pc, #344]	; (89b4 <__aeabi_dmul+0x1d4>)
    885a:	4693      	mov	fp, r2
    885c:	18c0      	adds	r0, r0, r3
    885e:	00f2      	lsls	r2, r6, #3
    8860:	2300      	movs	r3, #0
    8862:	9903      	ldr	r1, [sp, #12]
    8864:	464e      	mov	r6, r9
    8866:	4071      	eors	r1, r6
    8868:	431c      	orrs	r4, r3
    886a:	2c0f      	cmp	r4, #15
    886c:	d900      	bls.n	8870 <__aeabi_dmul+0x90>
    886e:	e0a9      	b.n	89c4 <__aeabi_dmul+0x1e4>
    8870:	4e51      	ldr	r6, [pc, #324]	; (89b8 <__aeabi_dmul+0x1d8>)
    8872:	00a4      	lsls	r4, r4, #2
    8874:	5934      	ldr	r4, [r6, r4]
    8876:	46a7      	mov	pc, r4
    8878:	4653      	mov	r3, sl
    887a:	431c      	orrs	r4, r3
    887c:	d000      	beq.n	8880 <__aeabi_dmul+0xa0>
    887e:	e087      	b.n	8990 <__aeabi_dmul+0x1b0>
    8880:	2500      	movs	r5, #0
    8882:	46aa      	mov	sl, r5
    8884:	46a8      	mov	r8, r5
    8886:	2408      	movs	r4, #8
    8888:	2502      	movs	r5, #2
    888a:	e7d1      	b.n	8830 <__aeabi_dmul+0x50>
    888c:	4649      	mov	r1, r9
    888e:	2d02      	cmp	r5, #2
    8890:	d06c      	beq.n	896c <__aeabi_dmul+0x18c>
    8892:	2d03      	cmp	r5, #3
    8894:	d100      	bne.n	8898 <__aeabi_dmul+0xb8>
    8896:	e217      	b.n	8cc8 <__aeabi_dmul+0x4e8>
    8898:	2d01      	cmp	r5, #1
    889a:	d000      	beq.n	889e <__aeabi_dmul+0xbe>
    889c:	e158      	b.n	8b50 <__aeabi_dmul+0x370>
    889e:	400d      	ands	r5, r1
    88a0:	b2ed      	uxtb	r5, r5
    88a2:	2400      	movs	r4, #0
    88a4:	46a9      	mov	r9, r5
    88a6:	2300      	movs	r3, #0
    88a8:	46a0      	mov	r8, r4
    88aa:	2000      	movs	r0, #0
    88ac:	2100      	movs	r1, #0
    88ae:	0325      	lsls	r5, r4, #12
    88b0:	0d0a      	lsrs	r2, r1, #20
    88b2:	051c      	lsls	r4, r3, #20
    88b4:	0b2d      	lsrs	r5, r5, #12
    88b6:	0512      	lsls	r2, r2, #20
    88b8:	4b40      	ldr	r3, [pc, #256]	; (89bc <__aeabi_dmul+0x1dc>)
    88ba:	432a      	orrs	r2, r5
    88bc:	4013      	ands	r3, r2
    88be:	4323      	orrs	r3, r4
    88c0:	005b      	lsls	r3, r3, #1
    88c2:	464c      	mov	r4, r9
    88c4:	085b      	lsrs	r3, r3, #1
    88c6:	07e2      	lsls	r2, r4, #31
    88c8:	1c19      	adds	r1, r3, #0
    88ca:	4640      	mov	r0, r8
    88cc:	4311      	orrs	r1, r2
    88ce:	b007      	add	sp, #28
    88d0:	bc3c      	pop	{r2, r3, r4, r5}
    88d2:	4690      	mov	r8, r2
    88d4:	4699      	mov	r9, r3
    88d6:	46a2      	mov	sl, r4
    88d8:	46ab      	mov	fp, r5
    88da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    88dc:	4653      	mov	r3, sl
    88de:	4323      	orrs	r3, r4
    88e0:	d050      	beq.n	8984 <__aeabi_dmul+0x1a4>
    88e2:	4653      	mov	r3, sl
    88e4:	2b00      	cmp	r3, #0
    88e6:	d100      	bne.n	88ea <__aeabi_dmul+0x10a>
    88e8:	e184      	b.n	8bf4 <__aeabi_dmul+0x414>
    88ea:	4650      	mov	r0, sl
    88ec:	f000 fec0 	bl	9670 <__clzsi2>
    88f0:	1e03      	subs	r3, r0, #0
    88f2:	2b27      	cmp	r3, #39	; 0x27
    88f4:	dd00      	ble.n	88f8 <__aeabi_dmul+0x118>
    88f6:	e176      	b.n	8be6 <__aeabi_dmul+0x406>
    88f8:	2128      	movs	r1, #40	; 0x28
    88fa:	1a0d      	subs	r5, r1, r0
    88fc:	1c21      	adds	r1, r4, #0
    88fe:	3b08      	subs	r3, #8
    8900:	4652      	mov	r2, sl
    8902:	40e9      	lsrs	r1, r5
    8904:	409a      	lsls	r2, r3
    8906:	1c0d      	adds	r5, r1, #0
    8908:	4315      	orrs	r5, r2
    890a:	1c22      	adds	r2, r4, #0
    890c:	409a      	lsls	r2, r3
    890e:	46aa      	mov	sl, r5
    8910:	4690      	mov	r8, r2
    8912:	4b2b      	ldr	r3, [pc, #172]	; (89c0 <__aeabi_dmul+0x1e0>)
    8914:	2400      	movs	r4, #0
    8916:	1a1b      	subs	r3, r3, r0
    8918:	9302      	str	r3, [sp, #8]
    891a:	2500      	movs	r5, #0
    891c:	e788      	b.n	8830 <__aeabi_dmul+0x50>
    891e:	465b      	mov	r3, fp
    8920:	431e      	orrs	r6, r3
    8922:	2303      	movs	r3, #3
    8924:	2e00      	cmp	r6, #0
    8926:	d19c      	bne.n	8862 <__aeabi_dmul+0x82>
    8928:	46b3      	mov	fp, r6
    892a:	2200      	movs	r2, #0
    892c:	2302      	movs	r3, #2
    892e:	e798      	b.n	8862 <__aeabi_dmul+0x82>
    8930:	465b      	mov	r3, fp
    8932:	4333      	orrs	r3, r6
    8934:	d021      	beq.n	897a <__aeabi_dmul+0x19a>
    8936:	4658      	mov	r0, fp
    8938:	2800      	cmp	r0, #0
    893a:	d100      	bne.n	893e <__aeabi_dmul+0x15e>
    893c:	e14e      	b.n	8bdc <__aeabi_dmul+0x3fc>
    893e:	f000 fe97 	bl	9670 <__clzsi2>
    8942:	2827      	cmp	r0, #39	; 0x27
    8944:	dd00      	ble.n	8948 <__aeabi_dmul+0x168>
    8946:	e142      	b.n	8bce <__aeabi_dmul+0x3ee>
    8948:	2128      	movs	r1, #40	; 0x28
    894a:	1a0f      	subs	r7, r1, r0
    894c:	1c02      	adds	r2, r0, #0
    894e:	1c31      	adds	r1, r6, #0
    8950:	3a08      	subs	r2, #8
    8952:	465b      	mov	r3, fp
    8954:	40f9      	lsrs	r1, r7
    8956:	4093      	lsls	r3, r2
    8958:	1c0f      	adds	r7, r1, #0
    895a:	431f      	orrs	r7, r3
    895c:	1c33      	adds	r3, r6, #0
    895e:	4093      	lsls	r3, r2
    8960:	46bb      	mov	fp, r7
    8962:	1c1a      	adds	r2, r3, #0
    8964:	4b16      	ldr	r3, [pc, #88]	; (89c0 <__aeabi_dmul+0x1e0>)
    8966:	1a18      	subs	r0, r3, r0
    8968:	2300      	movs	r3, #0
    896a:	e77a      	b.n	8862 <__aeabi_dmul+0x82>
    896c:	2301      	movs	r3, #1
    896e:	400b      	ands	r3, r1
    8970:	2400      	movs	r4, #0
    8972:	4699      	mov	r9, r3
    8974:	46a0      	mov	r8, r4
    8976:	4b0e      	ldr	r3, [pc, #56]	; (89b0 <__aeabi_dmul+0x1d0>)
    8978:	e797      	b.n	88aa <__aeabi_dmul+0xca>
    897a:	2700      	movs	r7, #0
    897c:	46bb      	mov	fp, r7
    897e:	2200      	movs	r2, #0
    8980:	2301      	movs	r3, #1
    8982:	e76e      	b.n	8862 <__aeabi_dmul+0x82>
    8984:	2100      	movs	r1, #0
    8986:	2404      	movs	r4, #4
    8988:	468a      	mov	sl, r1
    898a:	4688      	mov	r8, r1
    898c:	2501      	movs	r5, #1
    898e:	e74f      	b.n	8830 <__aeabi_dmul+0x50>
    8990:	240c      	movs	r4, #12
    8992:	2503      	movs	r5, #3
    8994:	e74c      	b.n	8830 <__aeabi_dmul+0x50>
    8996:	2500      	movs	r5, #0
    8998:	2480      	movs	r4, #128	; 0x80
    899a:	46a9      	mov	r9, r5
    899c:	0324      	lsls	r4, r4, #12
    899e:	46a8      	mov	r8, r5
    89a0:	4b03      	ldr	r3, [pc, #12]	; (89b0 <__aeabi_dmul+0x1d0>)
    89a2:	e782      	b.n	88aa <__aeabi_dmul+0xca>
    89a4:	46da      	mov	sl, fp
    89a6:	4690      	mov	r8, r2
    89a8:	9903      	ldr	r1, [sp, #12]
    89aa:	1c1d      	adds	r5, r3, #0
    89ac:	e76f      	b.n	888e <__aeabi_dmul+0xae>
    89ae:	46c0      	nop			; (mov r8, r8)
    89b0:	000007ff 	.word	0x000007ff
    89b4:	fffffc01 	.word	0xfffffc01
    89b8:	00009df4 	.word	0x00009df4
    89bc:	800fffff 	.word	0x800fffff
    89c0:	fffffc0d 	.word	0xfffffc0d
    89c4:	9f02      	ldr	r7, [sp, #8]
    89c6:	0c16      	lsrs	r6, r2, #16
    89c8:	1838      	adds	r0, r7, r0
    89ca:	9004      	str	r0, [sp, #16]
    89cc:	4640      	mov	r0, r8
    89ce:	0c07      	lsrs	r7, r0, #16
    89d0:	0400      	lsls	r0, r0, #16
    89d2:	0c00      	lsrs	r0, r0, #16
    89d4:	0412      	lsls	r2, r2, #16
    89d6:	0c12      	lsrs	r2, r2, #16
    89d8:	1c03      	adds	r3, r0, #0
    89da:	4353      	muls	r3, r2
    89dc:	1c04      	adds	r4, r0, #0
    89de:	1c3d      	adds	r5, r7, #0
    89e0:	4374      	muls	r4, r6
    89e2:	4355      	muls	r5, r2
    89e4:	4698      	mov	r8, r3
    89e6:	1c3b      	adds	r3, r7, #0
    89e8:	4373      	muls	r3, r6
    89ea:	1964      	adds	r4, r4, r5
    89ec:	46a4      	mov	ip, r4
    89ee:	4644      	mov	r4, r8
    89f0:	9302      	str	r3, [sp, #8]
    89f2:	0c23      	lsrs	r3, r4, #16
    89f4:	4463      	add	r3, ip
    89f6:	429d      	cmp	r5, r3
    89f8:	d904      	bls.n	8a04 <__aeabi_dmul+0x224>
    89fa:	9d02      	ldr	r5, [sp, #8]
    89fc:	2480      	movs	r4, #128	; 0x80
    89fe:	0264      	lsls	r4, r4, #9
    8a00:	192d      	adds	r5, r5, r4
    8a02:	9502      	str	r5, [sp, #8]
    8a04:	0c1d      	lsrs	r5, r3, #16
    8a06:	9503      	str	r5, [sp, #12]
    8a08:	4645      	mov	r5, r8
    8a0a:	042c      	lsls	r4, r5, #16
    8a0c:	041b      	lsls	r3, r3, #16
    8a0e:	0c24      	lsrs	r4, r4, #16
    8a10:	191c      	adds	r4, r3, r4
    8a12:	9405      	str	r4, [sp, #20]
    8a14:	465c      	mov	r4, fp
    8a16:	0c23      	lsrs	r3, r4, #16
    8a18:	1c05      	adds	r5, r0, #0
    8a1a:	4358      	muls	r0, r3
    8a1c:	0424      	lsls	r4, r4, #16
    8a1e:	0c24      	lsrs	r4, r4, #16
    8a20:	4684      	mov	ip, r0
    8a22:	1c38      	adds	r0, r7, #0
    8a24:	4360      	muls	r0, r4
    8a26:	4365      	muls	r5, r4
    8a28:	435f      	muls	r7, r3
    8a2a:	4681      	mov	r9, r0
    8a2c:	44cc      	add	ip, r9
    8a2e:	0c28      	lsrs	r0, r5, #16
    8a30:	4460      	add	r0, ip
    8a32:	46bb      	mov	fp, r7
    8a34:	4581      	cmp	r9, r0
    8a36:	d902      	bls.n	8a3e <__aeabi_dmul+0x25e>
    8a38:	2780      	movs	r7, #128	; 0x80
    8a3a:	027f      	lsls	r7, r7, #9
    8a3c:	44bb      	add	fp, r7
    8a3e:	042d      	lsls	r5, r5, #16
    8a40:	0c07      	lsrs	r7, r0, #16
    8a42:	0c2d      	lsrs	r5, r5, #16
    8a44:	0400      	lsls	r0, r0, #16
    8a46:	1940      	adds	r0, r0, r5
    8a48:	4655      	mov	r5, sl
    8a4a:	46bc      	mov	ip, r7
    8a4c:	042f      	lsls	r7, r5, #16
    8a4e:	44e3      	add	fp, ip
    8a50:	4684      	mov	ip, r0
    8a52:	0c28      	lsrs	r0, r5, #16
    8a54:	0c3d      	lsrs	r5, r7, #16
    8a56:	1c2f      	adds	r7, r5, #0
    8a58:	4357      	muls	r7, r2
    8a5a:	46b8      	mov	r8, r7
    8a5c:	1c2f      	adds	r7, r5, #0
    8a5e:	4377      	muls	r7, r6
    8a60:	4342      	muls	r2, r0
    8a62:	46b9      	mov	r9, r7
    8a64:	4647      	mov	r7, r8
    8a66:	0c3f      	lsrs	r7, r7, #16
    8a68:	4491      	add	r9, r2
    8a6a:	46ba      	mov	sl, r7
    8a6c:	44d1      	add	r9, sl
    8a6e:	4346      	muls	r6, r0
    8a70:	454a      	cmp	r2, r9
    8a72:	d902      	bls.n	8a7a <__aeabi_dmul+0x29a>
    8a74:	2280      	movs	r2, #128	; 0x80
    8a76:	0252      	lsls	r2, r2, #9
    8a78:	18b6      	adds	r6, r6, r2
    8a7a:	464f      	mov	r7, r9
    8a7c:	0c3a      	lsrs	r2, r7, #16
    8a7e:	18b6      	adds	r6, r6, r2
    8a80:	043a      	lsls	r2, r7, #16
    8a82:	4647      	mov	r7, r8
    8a84:	043f      	lsls	r7, r7, #16
    8a86:	0c3f      	lsrs	r7, r7, #16
    8a88:	46b8      	mov	r8, r7
    8a8a:	1c2f      	adds	r7, r5, #0
    8a8c:	4367      	muls	r7, r4
    8a8e:	435d      	muls	r5, r3
    8a90:	4344      	muls	r4, r0
    8a92:	4358      	muls	r0, r3
    8a94:	1965      	adds	r5, r4, r5
    8a96:	9001      	str	r0, [sp, #4]
    8a98:	0c38      	lsrs	r0, r7, #16
    8a9a:	182d      	adds	r5, r5, r0
    8a9c:	4442      	add	r2, r8
    8a9e:	46b8      	mov	r8, r7
    8aa0:	42ac      	cmp	r4, r5
    8aa2:	d904      	bls.n	8aae <__aeabi_dmul+0x2ce>
    8aa4:	9801      	ldr	r0, [sp, #4]
    8aa6:	2380      	movs	r3, #128	; 0x80
    8aa8:	025b      	lsls	r3, r3, #9
    8aaa:	18c0      	adds	r0, r0, r3
    8aac:	9001      	str	r0, [sp, #4]
    8aae:	9c03      	ldr	r4, [sp, #12]
    8ab0:	9f02      	ldr	r7, [sp, #8]
    8ab2:	1c20      	adds	r0, r4, #0
    8ab4:	4460      	add	r0, ip
    8ab6:	19c0      	adds	r0, r0, r7
    8ab8:	4560      	cmp	r0, ip
    8aba:	41a4      	sbcs	r4, r4
    8abc:	4647      	mov	r7, r8
    8abe:	4264      	negs	r4, r4
    8ac0:	46a4      	mov	ip, r4
    8ac2:	042b      	lsls	r3, r5, #16
    8ac4:	043c      	lsls	r4, r7, #16
    8ac6:	4699      	mov	r9, r3
    8ac8:	0c24      	lsrs	r4, r4, #16
    8aca:	444c      	add	r4, r9
    8acc:	46a0      	mov	r8, r4
    8ace:	44d8      	add	r8, fp
    8ad0:	1880      	adds	r0, r0, r2
    8ad2:	46c2      	mov	sl, r8
    8ad4:	44e2      	add	sl, ip
    8ad6:	4290      	cmp	r0, r2
    8ad8:	4192      	sbcs	r2, r2
    8ada:	4657      	mov	r7, sl
    8adc:	4252      	negs	r2, r2
    8ade:	4691      	mov	r9, r2
    8ae0:	19f2      	adds	r2, r6, r7
    8ae2:	45e2      	cmp	sl, ip
    8ae4:	41bf      	sbcs	r7, r7
    8ae6:	427f      	negs	r7, r7
    8ae8:	464b      	mov	r3, r9
    8aea:	46bc      	mov	ip, r7
    8aec:	45d8      	cmp	r8, fp
    8aee:	41bf      	sbcs	r7, r7
    8af0:	18d4      	adds	r4, r2, r3
    8af2:	427f      	negs	r7, r7
    8af4:	4663      	mov	r3, ip
    8af6:	431f      	orrs	r7, r3
    8af8:	0c2d      	lsrs	r5, r5, #16
    8afa:	197f      	adds	r7, r7, r5
    8afc:	42b2      	cmp	r2, r6
    8afe:	4192      	sbcs	r2, r2
    8b00:	454c      	cmp	r4, r9
    8b02:	41ad      	sbcs	r5, r5
    8b04:	4252      	negs	r2, r2
    8b06:	426d      	negs	r5, r5
    8b08:	4315      	orrs	r5, r2
    8b0a:	9e01      	ldr	r6, [sp, #4]
    8b0c:	197d      	adds	r5, r7, r5
    8b0e:	19ab      	adds	r3, r5, r6
    8b10:	0de2      	lsrs	r2, r4, #23
    8b12:	025b      	lsls	r3, r3, #9
    8b14:	9f05      	ldr	r7, [sp, #20]
    8b16:	4313      	orrs	r3, r2
    8b18:	0242      	lsls	r2, r0, #9
    8b1a:	433a      	orrs	r2, r7
    8b1c:	469a      	mov	sl, r3
    8b1e:	1e53      	subs	r3, r2, #1
    8b20:	419a      	sbcs	r2, r3
    8b22:	0dc3      	lsrs	r3, r0, #23
    8b24:	1c10      	adds	r0, r2, #0
    8b26:	4318      	orrs	r0, r3
    8b28:	0264      	lsls	r4, r4, #9
    8b2a:	4320      	orrs	r0, r4
    8b2c:	4680      	mov	r8, r0
    8b2e:	4650      	mov	r0, sl
    8b30:	01c0      	lsls	r0, r0, #7
    8b32:	d50d      	bpl.n	8b50 <__aeabi_dmul+0x370>
    8b34:	4645      	mov	r5, r8
    8b36:	2201      	movs	r2, #1
    8b38:	4656      	mov	r6, sl
    8b3a:	9c04      	ldr	r4, [sp, #16]
    8b3c:	086b      	lsrs	r3, r5, #1
    8b3e:	402a      	ands	r2, r5
    8b40:	431a      	orrs	r2, r3
    8b42:	07f3      	lsls	r3, r6, #31
    8b44:	3401      	adds	r4, #1
    8b46:	431a      	orrs	r2, r3
    8b48:	0876      	lsrs	r6, r6, #1
    8b4a:	9404      	str	r4, [sp, #16]
    8b4c:	4690      	mov	r8, r2
    8b4e:	46b2      	mov	sl, r6
    8b50:	9e04      	ldr	r6, [sp, #16]
    8b52:	4f63      	ldr	r7, [pc, #396]	; (8ce0 <__aeabi_dmul+0x500>)
    8b54:	19f3      	adds	r3, r6, r7
    8b56:	2b00      	cmp	r3, #0
    8b58:	dd61      	ble.n	8c1e <__aeabi_dmul+0x43e>
    8b5a:	4640      	mov	r0, r8
    8b5c:	0740      	lsls	r0, r0, #29
    8b5e:	d00b      	beq.n	8b78 <__aeabi_dmul+0x398>
    8b60:	220f      	movs	r2, #15
    8b62:	4644      	mov	r4, r8
    8b64:	4022      	ands	r2, r4
    8b66:	2a04      	cmp	r2, #4
    8b68:	d006      	beq.n	8b78 <__aeabi_dmul+0x398>
    8b6a:	4642      	mov	r2, r8
    8b6c:	3204      	adds	r2, #4
    8b6e:	4542      	cmp	r2, r8
    8b70:	4180      	sbcs	r0, r0
    8b72:	4240      	negs	r0, r0
    8b74:	4482      	add	sl, r0
    8b76:	4690      	mov	r8, r2
    8b78:	4655      	mov	r5, sl
    8b7a:	01ed      	lsls	r5, r5, #7
    8b7c:	d507      	bpl.n	8b8e <__aeabi_dmul+0x3ae>
    8b7e:	4b59      	ldr	r3, [pc, #356]	; (8ce4 <__aeabi_dmul+0x504>)
    8b80:	4656      	mov	r6, sl
    8b82:	9f04      	ldr	r7, [sp, #16]
    8b84:	2080      	movs	r0, #128	; 0x80
    8b86:	401e      	ands	r6, r3
    8b88:	00c0      	lsls	r0, r0, #3
    8b8a:	46b2      	mov	sl, r6
    8b8c:	183b      	adds	r3, r7, r0
    8b8e:	4a56      	ldr	r2, [pc, #344]	; (8ce8 <__aeabi_dmul+0x508>)
    8b90:	4293      	cmp	r3, r2
    8b92:	dd00      	ble.n	8b96 <__aeabi_dmul+0x3b6>
    8b94:	e6ea      	b.n	896c <__aeabi_dmul+0x18c>
    8b96:	4644      	mov	r4, r8
    8b98:	4655      	mov	r5, sl
    8b9a:	08e2      	lsrs	r2, r4, #3
    8b9c:	0768      	lsls	r0, r5, #29
    8b9e:	4310      	orrs	r0, r2
    8ba0:	2201      	movs	r2, #1
    8ba2:	026c      	lsls	r4, r5, #9
    8ba4:	055b      	lsls	r3, r3, #21
    8ba6:	400a      	ands	r2, r1
    8ba8:	4680      	mov	r8, r0
    8baa:	0b24      	lsrs	r4, r4, #12
    8bac:	0d5b      	lsrs	r3, r3, #21
    8bae:	4691      	mov	r9, r2
    8bb0:	e67b      	b.n	88aa <__aeabi_dmul+0xca>
    8bb2:	46da      	mov	sl, fp
    8bb4:	4690      	mov	r8, r2
    8bb6:	1c1d      	adds	r5, r3, #0
    8bb8:	e669      	b.n	888e <__aeabi_dmul+0xae>
    8bba:	2480      	movs	r4, #128	; 0x80
    8bbc:	0324      	lsls	r4, r4, #12
    8bbe:	4657      	mov	r7, sl
    8bc0:	4227      	tst	r7, r4
    8bc2:	d11c      	bne.n	8bfe <__aeabi_dmul+0x41e>
    8bc4:	433c      	orrs	r4, r7
    8bc6:	0324      	lsls	r4, r4, #12
    8bc8:	0b24      	lsrs	r4, r4, #12
    8bca:	4b48      	ldr	r3, [pc, #288]	; (8cec <__aeabi_dmul+0x50c>)
    8bcc:	e66d      	b.n	88aa <__aeabi_dmul+0xca>
    8bce:	1c03      	adds	r3, r0, #0
    8bd0:	3b28      	subs	r3, #40	; 0x28
    8bd2:	1c31      	adds	r1, r6, #0
    8bd4:	4099      	lsls	r1, r3
    8bd6:	468b      	mov	fp, r1
    8bd8:	2200      	movs	r2, #0
    8bda:	e6c3      	b.n	8964 <__aeabi_dmul+0x184>
    8bdc:	1c30      	adds	r0, r6, #0
    8bde:	f000 fd47 	bl	9670 <__clzsi2>
    8be2:	3020      	adds	r0, #32
    8be4:	e6ad      	b.n	8942 <__aeabi_dmul+0x162>
    8be6:	3b28      	subs	r3, #40	; 0x28
    8be8:	1c21      	adds	r1, r4, #0
    8bea:	4099      	lsls	r1, r3
    8bec:	2200      	movs	r2, #0
    8bee:	468a      	mov	sl, r1
    8bf0:	4690      	mov	r8, r2
    8bf2:	e68e      	b.n	8912 <__aeabi_dmul+0x132>
    8bf4:	1c20      	adds	r0, r4, #0
    8bf6:	f000 fd3b 	bl	9670 <__clzsi2>
    8bfa:	3020      	adds	r0, #32
    8bfc:	e678      	b.n	88f0 <__aeabi_dmul+0x110>
    8bfe:	4658      	mov	r0, fp
    8c00:	4220      	tst	r0, r4
    8c02:	d107      	bne.n	8c14 <__aeabi_dmul+0x434>
    8c04:	4304      	orrs	r4, r0
    8c06:	9903      	ldr	r1, [sp, #12]
    8c08:	0324      	lsls	r4, r4, #12
    8c0a:	0b24      	lsrs	r4, r4, #12
    8c0c:	4689      	mov	r9, r1
    8c0e:	4690      	mov	r8, r2
    8c10:	4b36      	ldr	r3, [pc, #216]	; (8cec <__aeabi_dmul+0x50c>)
    8c12:	e64a      	b.n	88aa <__aeabi_dmul+0xca>
    8c14:	433c      	orrs	r4, r7
    8c16:	0324      	lsls	r4, r4, #12
    8c18:	0b24      	lsrs	r4, r4, #12
    8c1a:	4b34      	ldr	r3, [pc, #208]	; (8cec <__aeabi_dmul+0x50c>)
    8c1c:	e645      	b.n	88aa <__aeabi_dmul+0xca>
    8c1e:	4b34      	ldr	r3, [pc, #208]	; (8cf0 <__aeabi_dmul+0x510>)
    8c20:	9e04      	ldr	r6, [sp, #16]
    8c22:	1b9b      	subs	r3, r3, r6
    8c24:	2b38      	cmp	r3, #56	; 0x38
    8c26:	dd06      	ble.n	8c36 <__aeabi_dmul+0x456>
    8c28:	2301      	movs	r3, #1
    8c2a:	400b      	ands	r3, r1
    8c2c:	2400      	movs	r4, #0
    8c2e:	4699      	mov	r9, r3
    8c30:	46a0      	mov	r8, r4
    8c32:	2300      	movs	r3, #0
    8c34:	e639      	b.n	88aa <__aeabi_dmul+0xca>
    8c36:	2b1f      	cmp	r3, #31
    8c38:	dc25      	bgt.n	8c86 <__aeabi_dmul+0x4a6>
    8c3a:	9c04      	ldr	r4, [sp, #16]
    8c3c:	4d2d      	ldr	r5, [pc, #180]	; (8cf4 <__aeabi_dmul+0x514>)
    8c3e:	4646      	mov	r6, r8
    8c40:	1960      	adds	r0, r4, r5
    8c42:	4652      	mov	r2, sl
    8c44:	4644      	mov	r4, r8
    8c46:	4086      	lsls	r6, r0
    8c48:	40dc      	lsrs	r4, r3
    8c4a:	4082      	lsls	r2, r0
    8c4c:	4657      	mov	r7, sl
    8c4e:	1c30      	adds	r0, r6, #0
    8c50:	4322      	orrs	r2, r4
    8c52:	40df      	lsrs	r7, r3
    8c54:	1e44      	subs	r4, r0, #1
    8c56:	41a0      	sbcs	r0, r4
    8c58:	4302      	orrs	r2, r0
    8c5a:	1c3b      	adds	r3, r7, #0
    8c5c:	0754      	lsls	r4, r2, #29
    8c5e:	d009      	beq.n	8c74 <__aeabi_dmul+0x494>
    8c60:	200f      	movs	r0, #15
    8c62:	4010      	ands	r0, r2
    8c64:	2804      	cmp	r0, #4
    8c66:	d005      	beq.n	8c74 <__aeabi_dmul+0x494>
    8c68:	1d10      	adds	r0, r2, #4
    8c6a:	4290      	cmp	r0, r2
    8c6c:	4192      	sbcs	r2, r2
    8c6e:	4252      	negs	r2, r2
    8c70:	189b      	adds	r3, r3, r2
    8c72:	1c02      	adds	r2, r0, #0
    8c74:	021d      	lsls	r5, r3, #8
    8c76:	d51a      	bpl.n	8cae <__aeabi_dmul+0x4ce>
    8c78:	2301      	movs	r3, #1
    8c7a:	400b      	ands	r3, r1
    8c7c:	2400      	movs	r4, #0
    8c7e:	4699      	mov	r9, r3
    8c80:	46a0      	mov	r8, r4
    8c82:	2301      	movs	r3, #1
    8c84:	e611      	b.n	88aa <__aeabi_dmul+0xca>
    8c86:	481c      	ldr	r0, [pc, #112]	; (8cf8 <__aeabi_dmul+0x518>)
    8c88:	9c04      	ldr	r4, [sp, #16]
    8c8a:	4655      	mov	r5, sl
    8c8c:	1b00      	subs	r0, r0, r4
    8c8e:	40c5      	lsrs	r5, r0
    8c90:	1c28      	adds	r0, r5, #0
    8c92:	2b20      	cmp	r3, #32
    8c94:	d016      	beq.n	8cc4 <__aeabi_dmul+0x4e4>
    8c96:	4e19      	ldr	r6, [pc, #100]	; (8cfc <__aeabi_dmul+0x51c>)
    8c98:	4657      	mov	r7, sl
    8c9a:	19a2      	adds	r2, r4, r6
    8c9c:	4097      	lsls	r7, r2
    8c9e:	1c3a      	adds	r2, r7, #0
    8ca0:	4643      	mov	r3, r8
    8ca2:	431a      	orrs	r2, r3
    8ca4:	1e53      	subs	r3, r2, #1
    8ca6:	419a      	sbcs	r2, r3
    8ca8:	4302      	orrs	r2, r0
    8caa:	2300      	movs	r3, #0
    8cac:	e7d6      	b.n	8c5c <__aeabi_dmul+0x47c>
    8cae:	0758      	lsls	r0, r3, #29
    8cb0:	025b      	lsls	r3, r3, #9
    8cb2:	08d2      	lsrs	r2, r2, #3
    8cb4:	0b1c      	lsrs	r4, r3, #12
    8cb6:	2301      	movs	r3, #1
    8cb8:	400b      	ands	r3, r1
    8cba:	4310      	orrs	r0, r2
    8cbc:	4699      	mov	r9, r3
    8cbe:	4680      	mov	r8, r0
    8cc0:	2300      	movs	r3, #0
    8cc2:	e5f2      	b.n	88aa <__aeabi_dmul+0xca>
    8cc4:	2200      	movs	r2, #0
    8cc6:	e7eb      	b.n	8ca0 <__aeabi_dmul+0x4c0>
    8cc8:	2480      	movs	r4, #128	; 0x80
    8cca:	0324      	lsls	r4, r4, #12
    8ccc:	4650      	mov	r0, sl
    8cce:	2301      	movs	r3, #1
    8cd0:	4304      	orrs	r4, r0
    8cd2:	4019      	ands	r1, r3
    8cd4:	0324      	lsls	r4, r4, #12
    8cd6:	0b24      	lsrs	r4, r4, #12
    8cd8:	4689      	mov	r9, r1
    8cda:	4b04      	ldr	r3, [pc, #16]	; (8cec <__aeabi_dmul+0x50c>)
    8cdc:	e5e5      	b.n	88aa <__aeabi_dmul+0xca>
    8cde:	46c0      	nop			; (mov r8, r8)
    8ce0:	000003ff 	.word	0x000003ff
    8ce4:	feffffff 	.word	0xfeffffff
    8ce8:	000007fe 	.word	0x000007fe
    8cec:	000007ff 	.word	0x000007ff
    8cf0:	fffffc02 	.word	0xfffffc02
    8cf4:	0000041e 	.word	0x0000041e
    8cf8:	fffffbe2 	.word	0xfffffbe2
    8cfc:	0000043e 	.word	0x0000043e

00008d00 <__aeabi_dsub>:
    8d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d02:	465f      	mov	r7, fp
    8d04:	4656      	mov	r6, sl
    8d06:	4644      	mov	r4, r8
    8d08:	464d      	mov	r5, r9
    8d0a:	b4f0      	push	{r4, r5, r6, r7}
    8d0c:	030c      	lsls	r4, r1, #12
    8d0e:	004d      	lsls	r5, r1, #1
    8d10:	0fcf      	lsrs	r7, r1, #31
    8d12:	0a61      	lsrs	r1, r4, #9
    8d14:	0f44      	lsrs	r4, r0, #29
    8d16:	4321      	orrs	r1, r4
    8d18:	00c4      	lsls	r4, r0, #3
    8d1a:	0318      	lsls	r0, r3, #12
    8d1c:	0fde      	lsrs	r6, r3, #31
    8d1e:	4680      	mov	r8, r0
    8d20:	46b4      	mov	ip, r6
    8d22:	4646      	mov	r6, r8
    8d24:	0058      	lsls	r0, r3, #1
    8d26:	0a76      	lsrs	r6, r6, #9
    8d28:	0f53      	lsrs	r3, r2, #29
    8d2a:	4333      	orrs	r3, r6
    8d2c:	00d6      	lsls	r6, r2, #3
    8d2e:	4ad1      	ldr	r2, [pc, #836]	; (9074 <__aeabi_dsub+0x374>)
    8d30:	0d6d      	lsrs	r5, r5, #21
    8d32:	46ba      	mov	sl, r7
    8d34:	0d40      	lsrs	r0, r0, #21
    8d36:	46b3      	mov	fp, r6
    8d38:	4290      	cmp	r0, r2
    8d3a:	d100      	bne.n	8d3e <__aeabi_dsub+0x3e>
    8d3c:	e0f5      	b.n	8f2a <__aeabi_dsub+0x22a>
    8d3e:	4662      	mov	r2, ip
    8d40:	2601      	movs	r6, #1
    8d42:	4072      	eors	r2, r6
    8d44:	4694      	mov	ip, r2
    8d46:	4567      	cmp	r7, ip
    8d48:	d100      	bne.n	8d4c <__aeabi_dsub+0x4c>
    8d4a:	e0ab      	b.n	8ea4 <__aeabi_dsub+0x1a4>
    8d4c:	1a2f      	subs	r7, r5, r0
    8d4e:	2f00      	cmp	r7, #0
    8d50:	dc00      	bgt.n	8d54 <__aeabi_dsub+0x54>
    8d52:	e111      	b.n	8f78 <__aeabi_dsub+0x278>
    8d54:	2800      	cmp	r0, #0
    8d56:	d13e      	bne.n	8dd6 <__aeabi_dsub+0xd6>
    8d58:	4658      	mov	r0, fp
    8d5a:	4318      	orrs	r0, r3
    8d5c:	d000      	beq.n	8d60 <__aeabi_dsub+0x60>
    8d5e:	e0f1      	b.n	8f44 <__aeabi_dsub+0x244>
    8d60:	0760      	lsls	r0, r4, #29
    8d62:	d100      	bne.n	8d66 <__aeabi_dsub+0x66>
    8d64:	e097      	b.n	8e96 <__aeabi_dsub+0x196>
    8d66:	230f      	movs	r3, #15
    8d68:	4023      	ands	r3, r4
    8d6a:	2b04      	cmp	r3, #4
    8d6c:	d100      	bne.n	8d70 <__aeabi_dsub+0x70>
    8d6e:	e122      	b.n	8fb6 <__aeabi_dsub+0x2b6>
    8d70:	1d22      	adds	r2, r4, #4
    8d72:	42a2      	cmp	r2, r4
    8d74:	41a4      	sbcs	r4, r4
    8d76:	4264      	negs	r4, r4
    8d78:	2380      	movs	r3, #128	; 0x80
    8d7a:	1909      	adds	r1, r1, r4
    8d7c:	041b      	lsls	r3, r3, #16
    8d7e:	2701      	movs	r7, #1
    8d80:	4650      	mov	r0, sl
    8d82:	400b      	ands	r3, r1
    8d84:	4007      	ands	r7, r0
    8d86:	1c14      	adds	r4, r2, #0
    8d88:	2b00      	cmp	r3, #0
    8d8a:	d100      	bne.n	8d8e <__aeabi_dsub+0x8e>
    8d8c:	e079      	b.n	8e82 <__aeabi_dsub+0x182>
    8d8e:	4bb9      	ldr	r3, [pc, #740]	; (9074 <__aeabi_dsub+0x374>)
    8d90:	3501      	adds	r5, #1
    8d92:	429d      	cmp	r5, r3
    8d94:	d100      	bne.n	8d98 <__aeabi_dsub+0x98>
    8d96:	e10b      	b.n	8fb0 <__aeabi_dsub+0x2b0>
    8d98:	4bb7      	ldr	r3, [pc, #732]	; (9078 <__aeabi_dsub+0x378>)
    8d9a:	08e4      	lsrs	r4, r4, #3
    8d9c:	4019      	ands	r1, r3
    8d9e:	0748      	lsls	r0, r1, #29
    8da0:	0249      	lsls	r1, r1, #9
    8da2:	4304      	orrs	r4, r0
    8da4:	0b0b      	lsrs	r3, r1, #12
    8da6:	2000      	movs	r0, #0
    8da8:	2100      	movs	r1, #0
    8daa:	031b      	lsls	r3, r3, #12
    8dac:	0b1a      	lsrs	r2, r3, #12
    8dae:	0d0b      	lsrs	r3, r1, #20
    8db0:	056d      	lsls	r5, r5, #21
    8db2:	051b      	lsls	r3, r3, #20
    8db4:	4313      	orrs	r3, r2
    8db6:	086a      	lsrs	r2, r5, #1
    8db8:	4db0      	ldr	r5, [pc, #704]	; (907c <__aeabi_dsub+0x37c>)
    8dba:	07ff      	lsls	r7, r7, #31
    8dbc:	401d      	ands	r5, r3
    8dbe:	4315      	orrs	r5, r2
    8dc0:	006d      	lsls	r5, r5, #1
    8dc2:	086d      	lsrs	r5, r5, #1
    8dc4:	1c29      	adds	r1, r5, #0
    8dc6:	4339      	orrs	r1, r7
    8dc8:	1c20      	adds	r0, r4, #0
    8dca:	bc3c      	pop	{r2, r3, r4, r5}
    8dcc:	4690      	mov	r8, r2
    8dce:	4699      	mov	r9, r3
    8dd0:	46a2      	mov	sl, r4
    8dd2:	46ab      	mov	fp, r5
    8dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8dd6:	48a7      	ldr	r0, [pc, #668]	; (9074 <__aeabi_dsub+0x374>)
    8dd8:	4285      	cmp	r5, r0
    8dda:	d0c1      	beq.n	8d60 <__aeabi_dsub+0x60>
    8ddc:	2080      	movs	r0, #128	; 0x80
    8dde:	0400      	lsls	r0, r0, #16
    8de0:	4303      	orrs	r3, r0
    8de2:	2f38      	cmp	r7, #56	; 0x38
    8de4:	dd00      	ble.n	8de8 <__aeabi_dsub+0xe8>
    8de6:	e0fd      	b.n	8fe4 <__aeabi_dsub+0x2e4>
    8de8:	2f1f      	cmp	r7, #31
    8dea:	dd00      	ble.n	8dee <__aeabi_dsub+0xee>
    8dec:	e131      	b.n	9052 <__aeabi_dsub+0x352>
    8dee:	2020      	movs	r0, #32
    8df0:	1bc0      	subs	r0, r0, r7
    8df2:	1c1a      	adds	r2, r3, #0
    8df4:	465e      	mov	r6, fp
    8df6:	4082      	lsls	r2, r0
    8df8:	40fe      	lsrs	r6, r7
    8dfa:	4332      	orrs	r2, r6
    8dfc:	4694      	mov	ip, r2
    8dfe:	465a      	mov	r2, fp
    8e00:	4082      	lsls	r2, r0
    8e02:	1c10      	adds	r0, r2, #0
    8e04:	1e42      	subs	r2, r0, #1
    8e06:	4190      	sbcs	r0, r2
    8e08:	40fb      	lsrs	r3, r7
    8e0a:	4662      	mov	r2, ip
    8e0c:	4302      	orrs	r2, r0
    8e0e:	1c1f      	adds	r7, r3, #0
    8e10:	1aa2      	subs	r2, r4, r2
    8e12:	4294      	cmp	r4, r2
    8e14:	41a4      	sbcs	r4, r4
    8e16:	4264      	negs	r4, r4
    8e18:	1bc9      	subs	r1, r1, r7
    8e1a:	1b09      	subs	r1, r1, r4
    8e1c:	1c14      	adds	r4, r2, #0
    8e1e:	020a      	lsls	r2, r1, #8
    8e20:	d59e      	bpl.n	8d60 <__aeabi_dsub+0x60>
    8e22:	0249      	lsls	r1, r1, #9
    8e24:	0a4f      	lsrs	r7, r1, #9
    8e26:	2f00      	cmp	r7, #0
    8e28:	d100      	bne.n	8e2c <__aeabi_dsub+0x12c>
    8e2a:	e0d6      	b.n	8fda <__aeabi_dsub+0x2da>
    8e2c:	1c38      	adds	r0, r7, #0
    8e2e:	f000 fc1f 	bl	9670 <__clzsi2>
    8e32:	1c02      	adds	r2, r0, #0
    8e34:	3a08      	subs	r2, #8
    8e36:	2a1f      	cmp	r2, #31
    8e38:	dd00      	ble.n	8e3c <__aeabi_dsub+0x13c>
    8e3a:	e0c3      	b.n	8fc4 <__aeabi_dsub+0x2c4>
    8e3c:	2128      	movs	r1, #40	; 0x28
    8e3e:	1c23      	adds	r3, r4, #0
    8e40:	1a09      	subs	r1, r1, r0
    8e42:	4097      	lsls	r7, r2
    8e44:	40cb      	lsrs	r3, r1
    8e46:	431f      	orrs	r7, r3
    8e48:	4094      	lsls	r4, r2
    8e4a:	4295      	cmp	r5, r2
    8e4c:	dd00      	ble.n	8e50 <__aeabi_dsub+0x150>
    8e4e:	e0c0      	b.n	8fd2 <__aeabi_dsub+0x2d2>
    8e50:	1b55      	subs	r5, r2, r5
    8e52:	1c69      	adds	r1, r5, #1
    8e54:	291f      	cmp	r1, #31
    8e56:	dd00      	ble.n	8e5a <__aeabi_dsub+0x15a>
    8e58:	e0ea      	b.n	9030 <__aeabi_dsub+0x330>
    8e5a:	221f      	movs	r2, #31
    8e5c:	1b55      	subs	r5, r2, r5
    8e5e:	1c3b      	adds	r3, r7, #0
    8e60:	1c22      	adds	r2, r4, #0
    8e62:	40ab      	lsls	r3, r5
    8e64:	40ca      	lsrs	r2, r1
    8e66:	40ac      	lsls	r4, r5
    8e68:	1e65      	subs	r5, r4, #1
    8e6a:	41ac      	sbcs	r4, r5
    8e6c:	4313      	orrs	r3, r2
    8e6e:	40cf      	lsrs	r7, r1
    8e70:	431c      	orrs	r4, r3
    8e72:	1c39      	adds	r1, r7, #0
    8e74:	2500      	movs	r5, #0
    8e76:	e773      	b.n	8d60 <__aeabi_dsub+0x60>
    8e78:	2180      	movs	r1, #128	; 0x80
    8e7a:	4d7e      	ldr	r5, [pc, #504]	; (9074 <__aeabi_dsub+0x374>)
    8e7c:	2700      	movs	r7, #0
    8e7e:	03c9      	lsls	r1, r1, #15
    8e80:	2400      	movs	r4, #0
    8e82:	4b7c      	ldr	r3, [pc, #496]	; (9074 <__aeabi_dsub+0x374>)
    8e84:	0748      	lsls	r0, r1, #29
    8e86:	08e4      	lsrs	r4, r4, #3
    8e88:	4304      	orrs	r4, r0
    8e8a:	08c9      	lsrs	r1, r1, #3
    8e8c:	429d      	cmp	r5, r3
    8e8e:	d050      	beq.n	8f32 <__aeabi_dsub+0x232>
    8e90:	0309      	lsls	r1, r1, #12
    8e92:	0b0b      	lsrs	r3, r1, #12
    8e94:	e787      	b.n	8da6 <__aeabi_dsub+0xa6>
    8e96:	2380      	movs	r3, #128	; 0x80
    8e98:	041b      	lsls	r3, r3, #16
    8e9a:	2701      	movs	r7, #1
    8e9c:	4652      	mov	r2, sl
    8e9e:	400b      	ands	r3, r1
    8ea0:	4017      	ands	r7, r2
    8ea2:	e771      	b.n	8d88 <__aeabi_dsub+0x88>
    8ea4:	1a2a      	subs	r2, r5, r0
    8ea6:	4694      	mov	ip, r2
    8ea8:	2a00      	cmp	r2, #0
    8eaa:	dc00      	bgt.n	8eae <__aeabi_dsub+0x1ae>
    8eac:	e0a1      	b.n	8ff2 <__aeabi_dsub+0x2f2>
    8eae:	2800      	cmp	r0, #0
    8eb0:	d054      	beq.n	8f5c <__aeabi_dsub+0x25c>
    8eb2:	4870      	ldr	r0, [pc, #448]	; (9074 <__aeabi_dsub+0x374>)
    8eb4:	4285      	cmp	r5, r0
    8eb6:	d100      	bne.n	8eba <__aeabi_dsub+0x1ba>
    8eb8:	e752      	b.n	8d60 <__aeabi_dsub+0x60>
    8eba:	2080      	movs	r0, #128	; 0x80
    8ebc:	0400      	lsls	r0, r0, #16
    8ebe:	4303      	orrs	r3, r0
    8ec0:	4660      	mov	r0, ip
    8ec2:	2838      	cmp	r0, #56	; 0x38
    8ec4:	dd00      	ble.n	8ec8 <__aeabi_dsub+0x1c8>
    8ec6:	e10e      	b.n	90e6 <__aeabi_dsub+0x3e6>
    8ec8:	281f      	cmp	r0, #31
    8eca:	dd00      	ble.n	8ece <__aeabi_dsub+0x1ce>
    8ecc:	e157      	b.n	917e <__aeabi_dsub+0x47e>
    8ece:	4662      	mov	r2, ip
    8ed0:	2020      	movs	r0, #32
    8ed2:	1a80      	subs	r0, r0, r2
    8ed4:	1c1e      	adds	r6, r3, #0
    8ed6:	4086      	lsls	r6, r0
    8ed8:	46b1      	mov	r9, r6
    8eda:	465e      	mov	r6, fp
    8edc:	40d6      	lsrs	r6, r2
    8ede:	464a      	mov	r2, r9
    8ee0:	4332      	orrs	r2, r6
    8ee2:	465e      	mov	r6, fp
    8ee4:	4086      	lsls	r6, r0
    8ee6:	4690      	mov	r8, r2
    8ee8:	1c30      	adds	r0, r6, #0
    8eea:	1e42      	subs	r2, r0, #1
    8eec:	4190      	sbcs	r0, r2
    8eee:	4642      	mov	r2, r8
    8ef0:	4302      	orrs	r2, r0
    8ef2:	4660      	mov	r0, ip
    8ef4:	40c3      	lsrs	r3, r0
    8ef6:	1912      	adds	r2, r2, r4
    8ef8:	42a2      	cmp	r2, r4
    8efa:	41a4      	sbcs	r4, r4
    8efc:	4264      	negs	r4, r4
    8efe:	1859      	adds	r1, r3, r1
    8f00:	1909      	adds	r1, r1, r4
    8f02:	1c14      	adds	r4, r2, #0
    8f04:	0208      	lsls	r0, r1, #8
    8f06:	d400      	bmi.n	8f0a <__aeabi_dsub+0x20a>
    8f08:	e72a      	b.n	8d60 <__aeabi_dsub+0x60>
    8f0a:	4b5a      	ldr	r3, [pc, #360]	; (9074 <__aeabi_dsub+0x374>)
    8f0c:	3501      	adds	r5, #1
    8f0e:	429d      	cmp	r5, r3
    8f10:	d100      	bne.n	8f14 <__aeabi_dsub+0x214>
    8f12:	e131      	b.n	9178 <__aeabi_dsub+0x478>
    8f14:	4b58      	ldr	r3, [pc, #352]	; (9078 <__aeabi_dsub+0x378>)
    8f16:	0860      	lsrs	r0, r4, #1
    8f18:	4019      	ands	r1, r3
    8f1a:	2301      	movs	r3, #1
    8f1c:	4023      	ands	r3, r4
    8f1e:	1c1c      	adds	r4, r3, #0
    8f20:	4304      	orrs	r4, r0
    8f22:	07cb      	lsls	r3, r1, #31
    8f24:	431c      	orrs	r4, r3
    8f26:	0849      	lsrs	r1, r1, #1
    8f28:	e71a      	b.n	8d60 <__aeabi_dsub+0x60>
    8f2a:	431e      	orrs	r6, r3
    8f2c:	d000      	beq.n	8f30 <__aeabi_dsub+0x230>
    8f2e:	e70a      	b.n	8d46 <__aeabi_dsub+0x46>
    8f30:	e705      	b.n	8d3e <__aeabi_dsub+0x3e>
    8f32:	1c23      	adds	r3, r4, #0
    8f34:	430b      	orrs	r3, r1
    8f36:	d03b      	beq.n	8fb0 <__aeabi_dsub+0x2b0>
    8f38:	2380      	movs	r3, #128	; 0x80
    8f3a:	031b      	lsls	r3, r3, #12
    8f3c:	430b      	orrs	r3, r1
    8f3e:	031b      	lsls	r3, r3, #12
    8f40:	0b1b      	lsrs	r3, r3, #12
    8f42:	e730      	b.n	8da6 <__aeabi_dsub+0xa6>
    8f44:	3f01      	subs	r7, #1
    8f46:	2f00      	cmp	r7, #0
    8f48:	d16d      	bne.n	9026 <__aeabi_dsub+0x326>
    8f4a:	465e      	mov	r6, fp
    8f4c:	1ba2      	subs	r2, r4, r6
    8f4e:	4294      	cmp	r4, r2
    8f50:	41a4      	sbcs	r4, r4
    8f52:	4264      	negs	r4, r4
    8f54:	1ac9      	subs	r1, r1, r3
    8f56:	1b09      	subs	r1, r1, r4
    8f58:	1c14      	adds	r4, r2, #0
    8f5a:	e760      	b.n	8e1e <__aeabi_dsub+0x11e>
    8f5c:	4658      	mov	r0, fp
    8f5e:	4318      	orrs	r0, r3
    8f60:	d100      	bne.n	8f64 <__aeabi_dsub+0x264>
    8f62:	e6fd      	b.n	8d60 <__aeabi_dsub+0x60>
    8f64:	2601      	movs	r6, #1
    8f66:	4276      	negs	r6, r6
    8f68:	44b4      	add	ip, r6
    8f6a:	4660      	mov	r0, ip
    8f6c:	2800      	cmp	r0, #0
    8f6e:	d000      	beq.n	8f72 <__aeabi_dsub+0x272>
    8f70:	e0d0      	b.n	9114 <__aeabi_dsub+0x414>
    8f72:	465e      	mov	r6, fp
    8f74:	1932      	adds	r2, r6, r4
    8f76:	e7bf      	b.n	8ef8 <__aeabi_dsub+0x1f8>
    8f78:	2f00      	cmp	r7, #0
    8f7a:	d000      	beq.n	8f7e <__aeabi_dsub+0x27e>
    8f7c:	e080      	b.n	9080 <__aeabi_dsub+0x380>
    8f7e:	1c68      	adds	r0, r5, #1
    8f80:	0540      	lsls	r0, r0, #21
    8f82:	0d40      	lsrs	r0, r0, #21
    8f84:	2801      	cmp	r0, #1
    8f86:	dc00      	bgt.n	8f8a <__aeabi_dsub+0x28a>
    8f88:	e0e8      	b.n	915c <__aeabi_dsub+0x45c>
    8f8a:	465a      	mov	r2, fp
    8f8c:	1aa2      	subs	r2, r4, r2
    8f8e:	4294      	cmp	r4, r2
    8f90:	41bf      	sbcs	r7, r7
    8f92:	1ac8      	subs	r0, r1, r3
    8f94:	427f      	negs	r7, r7
    8f96:	1bc7      	subs	r7, r0, r7
    8f98:	023e      	lsls	r6, r7, #8
    8f9a:	d400      	bmi.n	8f9e <__aeabi_dsub+0x29e>
    8f9c:	e098      	b.n	90d0 <__aeabi_dsub+0x3d0>
    8f9e:	4658      	mov	r0, fp
    8fa0:	1b04      	subs	r4, r0, r4
    8fa2:	45a3      	cmp	fp, r4
    8fa4:	4192      	sbcs	r2, r2
    8fa6:	1a59      	subs	r1, r3, r1
    8fa8:	4252      	negs	r2, r2
    8faa:	1a8f      	subs	r7, r1, r2
    8fac:	46e2      	mov	sl, ip
    8fae:	e73a      	b.n	8e26 <__aeabi_dsub+0x126>
    8fb0:	2300      	movs	r3, #0
    8fb2:	2400      	movs	r4, #0
    8fb4:	e6f7      	b.n	8da6 <__aeabi_dsub+0xa6>
    8fb6:	2380      	movs	r3, #128	; 0x80
    8fb8:	041b      	lsls	r3, r3, #16
    8fba:	2701      	movs	r7, #1
    8fbc:	4656      	mov	r6, sl
    8fbe:	400b      	ands	r3, r1
    8fc0:	4037      	ands	r7, r6
    8fc2:	e6e1      	b.n	8d88 <__aeabi_dsub+0x88>
    8fc4:	1c27      	adds	r7, r4, #0
    8fc6:	3828      	subs	r0, #40	; 0x28
    8fc8:	4087      	lsls	r7, r0
    8fca:	2400      	movs	r4, #0
    8fcc:	4295      	cmp	r5, r2
    8fce:	dc00      	bgt.n	8fd2 <__aeabi_dsub+0x2d2>
    8fd0:	e73e      	b.n	8e50 <__aeabi_dsub+0x150>
    8fd2:	4929      	ldr	r1, [pc, #164]	; (9078 <__aeabi_dsub+0x378>)
    8fd4:	1aad      	subs	r5, r5, r2
    8fd6:	4039      	ands	r1, r7
    8fd8:	e6c2      	b.n	8d60 <__aeabi_dsub+0x60>
    8fda:	1c20      	adds	r0, r4, #0
    8fdc:	f000 fb48 	bl	9670 <__clzsi2>
    8fe0:	3020      	adds	r0, #32
    8fe2:	e726      	b.n	8e32 <__aeabi_dsub+0x132>
    8fe4:	465a      	mov	r2, fp
    8fe6:	431a      	orrs	r2, r3
    8fe8:	1e53      	subs	r3, r2, #1
    8fea:	419a      	sbcs	r2, r3
    8fec:	b2d2      	uxtb	r2, r2
    8fee:	2700      	movs	r7, #0
    8ff0:	e70e      	b.n	8e10 <__aeabi_dsub+0x110>
    8ff2:	2a00      	cmp	r2, #0
    8ff4:	d000      	beq.n	8ff8 <__aeabi_dsub+0x2f8>
    8ff6:	e0de      	b.n	91b6 <__aeabi_dsub+0x4b6>
    8ff8:	1c68      	adds	r0, r5, #1
    8ffa:	0546      	lsls	r6, r0, #21
    8ffc:	0d76      	lsrs	r6, r6, #21
    8ffe:	2e01      	cmp	r6, #1
    9000:	dc00      	bgt.n	9004 <__aeabi_dsub+0x304>
    9002:	e090      	b.n	9126 <__aeabi_dsub+0x426>
    9004:	4d1b      	ldr	r5, [pc, #108]	; (9074 <__aeabi_dsub+0x374>)
    9006:	42a8      	cmp	r0, r5
    9008:	d100      	bne.n	900c <__aeabi_dsub+0x30c>
    900a:	e0f5      	b.n	91f8 <__aeabi_dsub+0x4f8>
    900c:	465e      	mov	r6, fp
    900e:	1932      	adds	r2, r6, r4
    9010:	42a2      	cmp	r2, r4
    9012:	41a4      	sbcs	r4, r4
    9014:	4264      	negs	r4, r4
    9016:	1859      	adds	r1, r3, r1
    9018:	1909      	adds	r1, r1, r4
    901a:	07cc      	lsls	r4, r1, #31
    901c:	0852      	lsrs	r2, r2, #1
    901e:	4314      	orrs	r4, r2
    9020:	0849      	lsrs	r1, r1, #1
    9022:	1c05      	adds	r5, r0, #0
    9024:	e69c      	b.n	8d60 <__aeabi_dsub+0x60>
    9026:	4813      	ldr	r0, [pc, #76]	; (9074 <__aeabi_dsub+0x374>)
    9028:	4285      	cmp	r5, r0
    902a:	d000      	beq.n	902e <__aeabi_dsub+0x32e>
    902c:	e6d9      	b.n	8de2 <__aeabi_dsub+0xe2>
    902e:	e697      	b.n	8d60 <__aeabi_dsub+0x60>
    9030:	1c2b      	adds	r3, r5, #0
    9032:	3b1f      	subs	r3, #31
    9034:	1c3e      	adds	r6, r7, #0
    9036:	40de      	lsrs	r6, r3
    9038:	1c33      	adds	r3, r6, #0
    903a:	2920      	cmp	r1, #32
    903c:	d06f      	beq.n	911e <__aeabi_dsub+0x41e>
    903e:	223f      	movs	r2, #63	; 0x3f
    9040:	1b55      	subs	r5, r2, r5
    9042:	40af      	lsls	r7, r5
    9044:	433c      	orrs	r4, r7
    9046:	1e60      	subs	r0, r4, #1
    9048:	4184      	sbcs	r4, r0
    904a:	431c      	orrs	r4, r3
    904c:	2100      	movs	r1, #0
    904e:	2500      	movs	r5, #0
    9050:	e686      	b.n	8d60 <__aeabi_dsub+0x60>
    9052:	1c38      	adds	r0, r7, #0
    9054:	3820      	subs	r0, #32
    9056:	1c1e      	adds	r6, r3, #0
    9058:	40c6      	lsrs	r6, r0
    905a:	1c30      	adds	r0, r6, #0
    905c:	2f20      	cmp	r7, #32
    905e:	d060      	beq.n	9122 <__aeabi_dsub+0x422>
    9060:	2240      	movs	r2, #64	; 0x40
    9062:	1bd7      	subs	r7, r2, r7
    9064:	40bb      	lsls	r3, r7
    9066:	465a      	mov	r2, fp
    9068:	431a      	orrs	r2, r3
    906a:	1e53      	subs	r3, r2, #1
    906c:	419a      	sbcs	r2, r3
    906e:	4302      	orrs	r2, r0
    9070:	2700      	movs	r7, #0
    9072:	e6cd      	b.n	8e10 <__aeabi_dsub+0x110>
    9074:	000007ff 	.word	0x000007ff
    9078:	ff7fffff 	.word	0xff7fffff
    907c:	800fffff 	.word	0x800fffff
    9080:	2d00      	cmp	r5, #0
    9082:	d037      	beq.n	90f4 <__aeabi_dsub+0x3f4>
    9084:	4db6      	ldr	r5, [pc, #728]	; (9360 <__aeabi_dsub+0x660>)
    9086:	42a8      	cmp	r0, r5
    9088:	d100      	bne.n	908c <__aeabi_dsub+0x38c>
    908a:	e08f      	b.n	91ac <__aeabi_dsub+0x4ac>
    908c:	2580      	movs	r5, #128	; 0x80
    908e:	042d      	lsls	r5, r5, #16
    9090:	427f      	negs	r7, r7
    9092:	4329      	orrs	r1, r5
    9094:	2f38      	cmp	r7, #56	; 0x38
    9096:	dd00      	ble.n	909a <__aeabi_dsub+0x39a>
    9098:	e0a8      	b.n	91ec <__aeabi_dsub+0x4ec>
    909a:	2f1f      	cmp	r7, #31
    909c:	dd00      	ble.n	90a0 <__aeabi_dsub+0x3a0>
    909e:	e124      	b.n	92ea <__aeabi_dsub+0x5ea>
    90a0:	2520      	movs	r5, #32
    90a2:	1bed      	subs	r5, r5, r7
    90a4:	1c0e      	adds	r6, r1, #0
    90a6:	40ae      	lsls	r6, r5
    90a8:	46b0      	mov	r8, r6
    90aa:	1c26      	adds	r6, r4, #0
    90ac:	40fe      	lsrs	r6, r7
    90ae:	4642      	mov	r2, r8
    90b0:	40ac      	lsls	r4, r5
    90b2:	4316      	orrs	r6, r2
    90b4:	1e65      	subs	r5, r4, #1
    90b6:	41ac      	sbcs	r4, r5
    90b8:	4334      	orrs	r4, r6
    90ba:	40f9      	lsrs	r1, r7
    90bc:	465a      	mov	r2, fp
    90be:	1b14      	subs	r4, r2, r4
    90c0:	45a3      	cmp	fp, r4
    90c2:	4192      	sbcs	r2, r2
    90c4:	1a5b      	subs	r3, r3, r1
    90c6:	4252      	negs	r2, r2
    90c8:	1a99      	subs	r1, r3, r2
    90ca:	1c05      	adds	r5, r0, #0
    90cc:	46e2      	mov	sl, ip
    90ce:	e6a6      	b.n	8e1e <__aeabi_dsub+0x11e>
    90d0:	1c13      	adds	r3, r2, #0
    90d2:	433b      	orrs	r3, r7
    90d4:	1c14      	adds	r4, r2, #0
    90d6:	2b00      	cmp	r3, #0
    90d8:	d000      	beq.n	90dc <__aeabi_dsub+0x3dc>
    90da:	e6a4      	b.n	8e26 <__aeabi_dsub+0x126>
    90dc:	2700      	movs	r7, #0
    90de:	2100      	movs	r1, #0
    90e0:	2500      	movs	r5, #0
    90e2:	2400      	movs	r4, #0
    90e4:	e6cd      	b.n	8e82 <__aeabi_dsub+0x182>
    90e6:	465a      	mov	r2, fp
    90e8:	431a      	orrs	r2, r3
    90ea:	1e53      	subs	r3, r2, #1
    90ec:	419a      	sbcs	r2, r3
    90ee:	b2d2      	uxtb	r2, r2
    90f0:	2300      	movs	r3, #0
    90f2:	e700      	b.n	8ef6 <__aeabi_dsub+0x1f6>
    90f4:	1c0d      	adds	r5, r1, #0
    90f6:	4325      	orrs	r5, r4
    90f8:	d058      	beq.n	91ac <__aeabi_dsub+0x4ac>
    90fa:	43ff      	mvns	r7, r7
    90fc:	2f00      	cmp	r7, #0
    90fe:	d151      	bne.n	91a4 <__aeabi_dsub+0x4a4>
    9100:	465a      	mov	r2, fp
    9102:	1b14      	subs	r4, r2, r4
    9104:	45a3      	cmp	fp, r4
    9106:	4192      	sbcs	r2, r2
    9108:	1a59      	subs	r1, r3, r1
    910a:	4252      	negs	r2, r2
    910c:	1a89      	subs	r1, r1, r2
    910e:	1c05      	adds	r5, r0, #0
    9110:	46e2      	mov	sl, ip
    9112:	e684      	b.n	8e1e <__aeabi_dsub+0x11e>
    9114:	4892      	ldr	r0, [pc, #584]	; (9360 <__aeabi_dsub+0x660>)
    9116:	4285      	cmp	r5, r0
    9118:	d000      	beq.n	911c <__aeabi_dsub+0x41c>
    911a:	e6d1      	b.n	8ec0 <__aeabi_dsub+0x1c0>
    911c:	e620      	b.n	8d60 <__aeabi_dsub+0x60>
    911e:	2700      	movs	r7, #0
    9120:	e790      	b.n	9044 <__aeabi_dsub+0x344>
    9122:	2300      	movs	r3, #0
    9124:	e79f      	b.n	9066 <__aeabi_dsub+0x366>
    9126:	1c08      	adds	r0, r1, #0
    9128:	4320      	orrs	r0, r4
    912a:	2d00      	cmp	r5, #0
    912c:	d000      	beq.n	9130 <__aeabi_dsub+0x430>
    912e:	e0c2      	b.n	92b6 <__aeabi_dsub+0x5b6>
    9130:	2800      	cmp	r0, #0
    9132:	d100      	bne.n	9136 <__aeabi_dsub+0x436>
    9134:	e0ef      	b.n	9316 <__aeabi_dsub+0x616>
    9136:	4658      	mov	r0, fp
    9138:	4318      	orrs	r0, r3
    913a:	d100      	bne.n	913e <__aeabi_dsub+0x43e>
    913c:	e610      	b.n	8d60 <__aeabi_dsub+0x60>
    913e:	4658      	mov	r0, fp
    9140:	1902      	adds	r2, r0, r4
    9142:	42a2      	cmp	r2, r4
    9144:	41a4      	sbcs	r4, r4
    9146:	4264      	negs	r4, r4
    9148:	1859      	adds	r1, r3, r1
    914a:	1909      	adds	r1, r1, r4
    914c:	1c14      	adds	r4, r2, #0
    914e:	020a      	lsls	r2, r1, #8
    9150:	d400      	bmi.n	9154 <__aeabi_dsub+0x454>
    9152:	e605      	b.n	8d60 <__aeabi_dsub+0x60>
    9154:	4b83      	ldr	r3, [pc, #524]	; (9364 <__aeabi_dsub+0x664>)
    9156:	2501      	movs	r5, #1
    9158:	4019      	ands	r1, r3
    915a:	e601      	b.n	8d60 <__aeabi_dsub+0x60>
    915c:	1c08      	adds	r0, r1, #0
    915e:	4320      	orrs	r0, r4
    9160:	2d00      	cmp	r5, #0
    9162:	d138      	bne.n	91d6 <__aeabi_dsub+0x4d6>
    9164:	2800      	cmp	r0, #0
    9166:	d16f      	bne.n	9248 <__aeabi_dsub+0x548>
    9168:	4659      	mov	r1, fp
    916a:	4319      	orrs	r1, r3
    916c:	d003      	beq.n	9176 <__aeabi_dsub+0x476>
    916e:	1c19      	adds	r1, r3, #0
    9170:	465c      	mov	r4, fp
    9172:	46e2      	mov	sl, ip
    9174:	e5f4      	b.n	8d60 <__aeabi_dsub+0x60>
    9176:	2700      	movs	r7, #0
    9178:	2100      	movs	r1, #0
    917a:	2400      	movs	r4, #0
    917c:	e681      	b.n	8e82 <__aeabi_dsub+0x182>
    917e:	4660      	mov	r0, ip
    9180:	3820      	subs	r0, #32
    9182:	1c1a      	adds	r2, r3, #0
    9184:	40c2      	lsrs	r2, r0
    9186:	4666      	mov	r6, ip
    9188:	1c10      	adds	r0, r2, #0
    918a:	2e20      	cmp	r6, #32
    918c:	d100      	bne.n	9190 <__aeabi_dsub+0x490>
    918e:	e0aa      	b.n	92e6 <__aeabi_dsub+0x5e6>
    9190:	2240      	movs	r2, #64	; 0x40
    9192:	1b92      	subs	r2, r2, r6
    9194:	4093      	lsls	r3, r2
    9196:	465a      	mov	r2, fp
    9198:	431a      	orrs	r2, r3
    919a:	1e53      	subs	r3, r2, #1
    919c:	419a      	sbcs	r2, r3
    919e:	4302      	orrs	r2, r0
    91a0:	2300      	movs	r3, #0
    91a2:	e6a8      	b.n	8ef6 <__aeabi_dsub+0x1f6>
    91a4:	4d6e      	ldr	r5, [pc, #440]	; (9360 <__aeabi_dsub+0x660>)
    91a6:	42a8      	cmp	r0, r5
    91a8:	d000      	beq.n	91ac <__aeabi_dsub+0x4ac>
    91aa:	e773      	b.n	9094 <__aeabi_dsub+0x394>
    91ac:	1c19      	adds	r1, r3, #0
    91ae:	465c      	mov	r4, fp
    91b0:	1c05      	adds	r5, r0, #0
    91b2:	46e2      	mov	sl, ip
    91b4:	e5d4      	b.n	8d60 <__aeabi_dsub+0x60>
    91b6:	2d00      	cmp	r5, #0
    91b8:	d122      	bne.n	9200 <__aeabi_dsub+0x500>
    91ba:	1c0d      	adds	r5, r1, #0
    91bc:	4325      	orrs	r5, r4
    91be:	d076      	beq.n	92ae <__aeabi_dsub+0x5ae>
    91c0:	43d5      	mvns	r5, r2
    91c2:	2d00      	cmp	r5, #0
    91c4:	d170      	bne.n	92a8 <__aeabi_dsub+0x5a8>
    91c6:	445c      	add	r4, fp
    91c8:	455c      	cmp	r4, fp
    91ca:	4192      	sbcs	r2, r2
    91cc:	1859      	adds	r1, r3, r1
    91ce:	4252      	negs	r2, r2
    91d0:	1889      	adds	r1, r1, r2
    91d2:	1c05      	adds	r5, r0, #0
    91d4:	e696      	b.n	8f04 <__aeabi_dsub+0x204>
    91d6:	2800      	cmp	r0, #0
    91d8:	d14c      	bne.n	9274 <__aeabi_dsub+0x574>
    91da:	4659      	mov	r1, fp
    91dc:	4319      	orrs	r1, r3
    91de:	d100      	bne.n	91e2 <__aeabi_dsub+0x4e2>
    91e0:	e64a      	b.n	8e78 <__aeabi_dsub+0x178>
    91e2:	1c19      	adds	r1, r3, #0
    91e4:	465c      	mov	r4, fp
    91e6:	46e2      	mov	sl, ip
    91e8:	4d5d      	ldr	r5, [pc, #372]	; (9360 <__aeabi_dsub+0x660>)
    91ea:	e5b9      	b.n	8d60 <__aeabi_dsub+0x60>
    91ec:	430c      	orrs	r4, r1
    91ee:	1e61      	subs	r1, r4, #1
    91f0:	418c      	sbcs	r4, r1
    91f2:	b2e4      	uxtb	r4, r4
    91f4:	2100      	movs	r1, #0
    91f6:	e761      	b.n	90bc <__aeabi_dsub+0x3bc>
    91f8:	1c05      	adds	r5, r0, #0
    91fa:	2100      	movs	r1, #0
    91fc:	2400      	movs	r4, #0
    91fe:	e640      	b.n	8e82 <__aeabi_dsub+0x182>
    9200:	4d57      	ldr	r5, [pc, #348]	; (9360 <__aeabi_dsub+0x660>)
    9202:	42a8      	cmp	r0, r5
    9204:	d053      	beq.n	92ae <__aeabi_dsub+0x5ae>
    9206:	4255      	negs	r5, r2
    9208:	2280      	movs	r2, #128	; 0x80
    920a:	0416      	lsls	r6, r2, #16
    920c:	4331      	orrs	r1, r6
    920e:	2d38      	cmp	r5, #56	; 0x38
    9210:	dc7b      	bgt.n	930a <__aeabi_dsub+0x60a>
    9212:	2d1f      	cmp	r5, #31
    9214:	dd00      	ble.n	9218 <__aeabi_dsub+0x518>
    9216:	e08c      	b.n	9332 <__aeabi_dsub+0x632>
    9218:	2220      	movs	r2, #32
    921a:	1b56      	subs	r6, r2, r5
    921c:	1c0a      	adds	r2, r1, #0
    921e:	46b4      	mov	ip, r6
    9220:	40b2      	lsls	r2, r6
    9222:	1c26      	adds	r6, r4, #0
    9224:	40ee      	lsrs	r6, r5
    9226:	4332      	orrs	r2, r6
    9228:	4690      	mov	r8, r2
    922a:	4662      	mov	r2, ip
    922c:	4094      	lsls	r4, r2
    922e:	1e66      	subs	r6, r4, #1
    9230:	41b4      	sbcs	r4, r6
    9232:	4642      	mov	r2, r8
    9234:	4314      	orrs	r4, r2
    9236:	40e9      	lsrs	r1, r5
    9238:	445c      	add	r4, fp
    923a:	455c      	cmp	r4, fp
    923c:	4192      	sbcs	r2, r2
    923e:	18cb      	adds	r3, r1, r3
    9240:	4252      	negs	r2, r2
    9242:	1899      	adds	r1, r3, r2
    9244:	1c05      	adds	r5, r0, #0
    9246:	e65d      	b.n	8f04 <__aeabi_dsub+0x204>
    9248:	4658      	mov	r0, fp
    924a:	4318      	orrs	r0, r3
    924c:	d100      	bne.n	9250 <__aeabi_dsub+0x550>
    924e:	e587      	b.n	8d60 <__aeabi_dsub+0x60>
    9250:	465e      	mov	r6, fp
    9252:	1ba7      	subs	r7, r4, r6
    9254:	42bc      	cmp	r4, r7
    9256:	4192      	sbcs	r2, r2
    9258:	1ac8      	subs	r0, r1, r3
    925a:	4252      	negs	r2, r2
    925c:	1a80      	subs	r0, r0, r2
    925e:	0206      	lsls	r6, r0, #8
    9260:	d560      	bpl.n	9324 <__aeabi_dsub+0x624>
    9262:	4658      	mov	r0, fp
    9264:	1b04      	subs	r4, r0, r4
    9266:	45a3      	cmp	fp, r4
    9268:	4192      	sbcs	r2, r2
    926a:	1a59      	subs	r1, r3, r1
    926c:	4252      	negs	r2, r2
    926e:	1a89      	subs	r1, r1, r2
    9270:	46e2      	mov	sl, ip
    9272:	e575      	b.n	8d60 <__aeabi_dsub+0x60>
    9274:	4658      	mov	r0, fp
    9276:	4318      	orrs	r0, r3
    9278:	d033      	beq.n	92e2 <__aeabi_dsub+0x5e2>
    927a:	0748      	lsls	r0, r1, #29
    927c:	08e4      	lsrs	r4, r4, #3
    927e:	4304      	orrs	r4, r0
    9280:	2080      	movs	r0, #128	; 0x80
    9282:	08c9      	lsrs	r1, r1, #3
    9284:	0300      	lsls	r0, r0, #12
    9286:	4201      	tst	r1, r0
    9288:	d008      	beq.n	929c <__aeabi_dsub+0x59c>
    928a:	08dd      	lsrs	r5, r3, #3
    928c:	4205      	tst	r5, r0
    928e:	d105      	bne.n	929c <__aeabi_dsub+0x59c>
    9290:	4659      	mov	r1, fp
    9292:	08ca      	lsrs	r2, r1, #3
    9294:	075c      	lsls	r4, r3, #29
    9296:	4314      	orrs	r4, r2
    9298:	1c29      	adds	r1, r5, #0
    929a:	46e2      	mov	sl, ip
    929c:	0f63      	lsrs	r3, r4, #29
    929e:	00c9      	lsls	r1, r1, #3
    92a0:	4319      	orrs	r1, r3
    92a2:	00e4      	lsls	r4, r4, #3
    92a4:	4d2e      	ldr	r5, [pc, #184]	; (9360 <__aeabi_dsub+0x660>)
    92a6:	e55b      	b.n	8d60 <__aeabi_dsub+0x60>
    92a8:	4a2d      	ldr	r2, [pc, #180]	; (9360 <__aeabi_dsub+0x660>)
    92aa:	4290      	cmp	r0, r2
    92ac:	d1af      	bne.n	920e <__aeabi_dsub+0x50e>
    92ae:	1c19      	adds	r1, r3, #0
    92b0:	465c      	mov	r4, fp
    92b2:	1c05      	adds	r5, r0, #0
    92b4:	e554      	b.n	8d60 <__aeabi_dsub+0x60>
    92b6:	2800      	cmp	r0, #0
    92b8:	d030      	beq.n	931c <__aeabi_dsub+0x61c>
    92ba:	4658      	mov	r0, fp
    92bc:	4318      	orrs	r0, r3
    92be:	d010      	beq.n	92e2 <__aeabi_dsub+0x5e2>
    92c0:	2580      	movs	r5, #128	; 0x80
    92c2:	0748      	lsls	r0, r1, #29
    92c4:	08e4      	lsrs	r4, r4, #3
    92c6:	08c9      	lsrs	r1, r1, #3
    92c8:	032d      	lsls	r5, r5, #12
    92ca:	4304      	orrs	r4, r0
    92cc:	4229      	tst	r1, r5
    92ce:	d0e5      	beq.n	929c <__aeabi_dsub+0x59c>
    92d0:	08d8      	lsrs	r0, r3, #3
    92d2:	4228      	tst	r0, r5
    92d4:	d1e2      	bne.n	929c <__aeabi_dsub+0x59c>
    92d6:	465d      	mov	r5, fp
    92d8:	08ea      	lsrs	r2, r5, #3
    92da:	075c      	lsls	r4, r3, #29
    92dc:	4314      	orrs	r4, r2
    92de:	1c01      	adds	r1, r0, #0
    92e0:	e7dc      	b.n	929c <__aeabi_dsub+0x59c>
    92e2:	4d1f      	ldr	r5, [pc, #124]	; (9360 <__aeabi_dsub+0x660>)
    92e4:	e53c      	b.n	8d60 <__aeabi_dsub+0x60>
    92e6:	2300      	movs	r3, #0
    92e8:	e755      	b.n	9196 <__aeabi_dsub+0x496>
    92ea:	1c3d      	adds	r5, r7, #0
    92ec:	3d20      	subs	r5, #32
    92ee:	1c0e      	adds	r6, r1, #0
    92f0:	40ee      	lsrs	r6, r5
    92f2:	1c35      	adds	r5, r6, #0
    92f4:	2f20      	cmp	r7, #32
    92f6:	d02e      	beq.n	9356 <__aeabi_dsub+0x656>
    92f8:	2640      	movs	r6, #64	; 0x40
    92fa:	1bf7      	subs	r7, r6, r7
    92fc:	40b9      	lsls	r1, r7
    92fe:	430c      	orrs	r4, r1
    9300:	1e61      	subs	r1, r4, #1
    9302:	418c      	sbcs	r4, r1
    9304:	432c      	orrs	r4, r5
    9306:	2100      	movs	r1, #0
    9308:	e6d8      	b.n	90bc <__aeabi_dsub+0x3bc>
    930a:	430c      	orrs	r4, r1
    930c:	1e61      	subs	r1, r4, #1
    930e:	418c      	sbcs	r4, r1
    9310:	b2e4      	uxtb	r4, r4
    9312:	2100      	movs	r1, #0
    9314:	e790      	b.n	9238 <__aeabi_dsub+0x538>
    9316:	1c19      	adds	r1, r3, #0
    9318:	465c      	mov	r4, fp
    931a:	e521      	b.n	8d60 <__aeabi_dsub+0x60>
    931c:	1c19      	adds	r1, r3, #0
    931e:	465c      	mov	r4, fp
    9320:	4d0f      	ldr	r5, [pc, #60]	; (9360 <__aeabi_dsub+0x660>)
    9322:	e51d      	b.n	8d60 <__aeabi_dsub+0x60>
    9324:	1c03      	adds	r3, r0, #0
    9326:	433b      	orrs	r3, r7
    9328:	d100      	bne.n	932c <__aeabi_dsub+0x62c>
    932a:	e724      	b.n	9176 <__aeabi_dsub+0x476>
    932c:	1c01      	adds	r1, r0, #0
    932e:	1c3c      	adds	r4, r7, #0
    9330:	e516      	b.n	8d60 <__aeabi_dsub+0x60>
    9332:	2620      	movs	r6, #32
    9334:	4276      	negs	r6, r6
    9336:	1976      	adds	r6, r6, r5
    9338:	1c0a      	adds	r2, r1, #0
    933a:	40f2      	lsrs	r2, r6
    933c:	4690      	mov	r8, r2
    933e:	2d20      	cmp	r5, #32
    9340:	d00b      	beq.n	935a <__aeabi_dsub+0x65a>
    9342:	2640      	movs	r6, #64	; 0x40
    9344:	1b75      	subs	r5, r6, r5
    9346:	40a9      	lsls	r1, r5
    9348:	430c      	orrs	r4, r1
    934a:	1e61      	subs	r1, r4, #1
    934c:	418c      	sbcs	r4, r1
    934e:	4645      	mov	r5, r8
    9350:	432c      	orrs	r4, r5
    9352:	2100      	movs	r1, #0
    9354:	e770      	b.n	9238 <__aeabi_dsub+0x538>
    9356:	2100      	movs	r1, #0
    9358:	e7d1      	b.n	92fe <__aeabi_dsub+0x5fe>
    935a:	2100      	movs	r1, #0
    935c:	e7f4      	b.n	9348 <__aeabi_dsub+0x648>
    935e:	46c0      	nop			; (mov r8, r8)
    9360:	000007ff 	.word	0x000007ff
    9364:	ff7fffff 	.word	0xff7fffff

00009368 <__aeabi_d2iz>:
    9368:	b570      	push	{r4, r5, r6, lr}
    936a:	1c0b      	adds	r3, r1, #0
    936c:	4c12      	ldr	r4, [pc, #72]	; (93b8 <__aeabi_d2iz+0x50>)
    936e:	0309      	lsls	r1, r1, #12
    9370:	0b0e      	lsrs	r6, r1, #12
    9372:	0059      	lsls	r1, r3, #1
    9374:	1c02      	adds	r2, r0, #0
    9376:	0d49      	lsrs	r1, r1, #21
    9378:	0fdd      	lsrs	r5, r3, #31
    937a:	2000      	movs	r0, #0
    937c:	42a1      	cmp	r1, r4
    937e:	dd11      	ble.n	93a4 <__aeabi_d2iz+0x3c>
    9380:	480e      	ldr	r0, [pc, #56]	; (93bc <__aeabi_d2iz+0x54>)
    9382:	4281      	cmp	r1, r0
    9384:	dc0f      	bgt.n	93a6 <__aeabi_d2iz+0x3e>
    9386:	2080      	movs	r0, #128	; 0x80
    9388:	0340      	lsls	r0, r0, #13
    938a:	4306      	orrs	r6, r0
    938c:	480c      	ldr	r0, [pc, #48]	; (93c0 <__aeabi_d2iz+0x58>)
    938e:	1a40      	subs	r0, r0, r1
    9390:	281f      	cmp	r0, #31
    9392:	dd0b      	ble.n	93ac <__aeabi_d2iz+0x44>
    9394:	4a0b      	ldr	r2, [pc, #44]	; (93c4 <__aeabi_d2iz+0x5c>)
    9396:	1a52      	subs	r2, r2, r1
    9398:	40d6      	lsrs	r6, r2
    939a:	1c32      	adds	r2, r6, #0
    939c:	4250      	negs	r0, r2
    939e:	2d00      	cmp	r5, #0
    93a0:	d100      	bne.n	93a4 <__aeabi_d2iz+0x3c>
    93a2:	1c10      	adds	r0, r2, #0
    93a4:	bd70      	pop	{r4, r5, r6, pc}
    93a6:	4b08      	ldr	r3, [pc, #32]	; (93c8 <__aeabi_d2iz+0x60>)
    93a8:	18e8      	adds	r0, r5, r3
    93aa:	e7fb      	b.n	93a4 <__aeabi_d2iz+0x3c>
    93ac:	4b07      	ldr	r3, [pc, #28]	; (93cc <__aeabi_d2iz+0x64>)
    93ae:	40c2      	lsrs	r2, r0
    93b0:	18c9      	adds	r1, r1, r3
    93b2:	408e      	lsls	r6, r1
    93b4:	4332      	orrs	r2, r6
    93b6:	e7f1      	b.n	939c <__aeabi_d2iz+0x34>
    93b8:	000003fe 	.word	0x000003fe
    93bc:	0000041d 	.word	0x0000041d
    93c0:	00000433 	.word	0x00000433
    93c4:	00000413 	.word	0x00000413
    93c8:	7fffffff 	.word	0x7fffffff
    93cc:	fffffbed 	.word	0xfffffbed

000093d0 <__aeabi_i2d>:
    93d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    93d2:	1e04      	subs	r4, r0, #0
    93d4:	d031      	beq.n	943a <__aeabi_i2d+0x6a>
    93d6:	0fc7      	lsrs	r7, r0, #31
    93d8:	d000      	beq.n	93dc <__aeabi_i2d+0xc>
    93da:	4244      	negs	r4, r0
    93dc:	1c20      	adds	r0, r4, #0
    93de:	f000 f947 	bl	9670 <__clzsi2>
    93e2:	4d18      	ldr	r5, [pc, #96]	; (9444 <__aeabi_i2d+0x74>)
    93e4:	1a2d      	subs	r5, r5, r0
    93e6:	280a      	cmp	r0, #10
    93e8:	dd19      	ble.n	941e <__aeabi_i2d+0x4e>
    93ea:	380b      	subs	r0, #11
    93ec:	4084      	lsls	r4, r0
    93ee:	0324      	lsls	r4, r4, #12
    93f0:	056d      	lsls	r5, r5, #21
    93f2:	0b24      	lsrs	r4, r4, #12
    93f4:	0d6d      	lsrs	r5, r5, #21
    93f6:	1c3a      	adds	r2, r7, #0
    93f8:	2600      	movs	r6, #0
    93fa:	2000      	movs	r0, #0
    93fc:	2100      	movs	r1, #0
    93fe:	0d0b      	lsrs	r3, r1, #20
    9400:	0324      	lsls	r4, r4, #12
    9402:	0b24      	lsrs	r4, r4, #12
    9404:	051b      	lsls	r3, r3, #20
    9406:	4323      	orrs	r3, r4
    9408:	4c0f      	ldr	r4, [pc, #60]	; (9448 <__aeabi_i2d+0x78>)
    940a:	052d      	lsls	r5, r5, #20
    940c:	401c      	ands	r4, r3
    940e:	432c      	orrs	r4, r5
    9410:	0064      	lsls	r4, r4, #1
    9412:	0864      	lsrs	r4, r4, #1
    9414:	07d3      	lsls	r3, r2, #31
    9416:	1c21      	adds	r1, r4, #0
    9418:	1c30      	adds	r0, r6, #0
    941a:	4319      	orrs	r1, r3
    941c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    941e:	1c06      	adds	r6, r0, #0
    9420:	3615      	adds	r6, #21
    9422:	1c23      	adds	r3, r4, #0
    9424:	40b3      	lsls	r3, r6
    9426:	1c1e      	adds	r6, r3, #0
    9428:	230b      	movs	r3, #11
    942a:	1a18      	subs	r0, r3, r0
    942c:	40c4      	lsrs	r4, r0
    942e:	0324      	lsls	r4, r4, #12
    9430:	056d      	lsls	r5, r5, #21
    9432:	0b24      	lsrs	r4, r4, #12
    9434:	0d6d      	lsrs	r5, r5, #21
    9436:	1c3a      	adds	r2, r7, #0
    9438:	e7df      	b.n	93fa <__aeabi_i2d+0x2a>
    943a:	2200      	movs	r2, #0
    943c:	2500      	movs	r5, #0
    943e:	2400      	movs	r4, #0
    9440:	2600      	movs	r6, #0
    9442:	e7da      	b.n	93fa <__aeabi_i2d+0x2a>
    9444:	0000041e 	.word	0x0000041e
    9448:	800fffff 	.word	0x800fffff

0000944c <__aeabi_ui2d>:
    944c:	b510      	push	{r4, lr}
    944e:	1e04      	subs	r4, r0, #0
    9450:	d028      	beq.n	94a4 <__aeabi_ui2d+0x58>
    9452:	f000 f90d 	bl	9670 <__clzsi2>
    9456:	4a15      	ldr	r2, [pc, #84]	; (94ac <__aeabi_ui2d+0x60>)
    9458:	1a12      	subs	r2, r2, r0
    945a:	280a      	cmp	r0, #10
    945c:	dd15      	ble.n	948a <__aeabi_ui2d+0x3e>
    945e:	380b      	subs	r0, #11
    9460:	4084      	lsls	r4, r0
    9462:	0324      	lsls	r4, r4, #12
    9464:	0552      	lsls	r2, r2, #21
    9466:	0b24      	lsrs	r4, r4, #12
    9468:	0d52      	lsrs	r2, r2, #21
    946a:	2300      	movs	r3, #0
    946c:	2000      	movs	r0, #0
    946e:	2100      	movs	r1, #0
    9470:	0324      	lsls	r4, r4, #12
    9472:	1c18      	adds	r0, r3, #0
    9474:	0d0b      	lsrs	r3, r1, #20
    9476:	0b24      	lsrs	r4, r4, #12
    9478:	051b      	lsls	r3, r3, #20
    947a:	4323      	orrs	r3, r4
    947c:	4c0c      	ldr	r4, [pc, #48]	; (94b0 <__aeabi_ui2d+0x64>)
    947e:	0512      	lsls	r2, r2, #20
    9480:	401c      	ands	r4, r3
    9482:	4314      	orrs	r4, r2
    9484:	0064      	lsls	r4, r4, #1
    9486:	0861      	lsrs	r1, r4, #1
    9488:	bd10      	pop	{r4, pc}
    948a:	1c03      	adds	r3, r0, #0
    948c:	3315      	adds	r3, #21
    948e:	1c21      	adds	r1, r4, #0
    9490:	4099      	lsls	r1, r3
    9492:	1c0b      	adds	r3, r1, #0
    9494:	210b      	movs	r1, #11
    9496:	1a08      	subs	r0, r1, r0
    9498:	40c4      	lsrs	r4, r0
    949a:	0324      	lsls	r4, r4, #12
    949c:	0552      	lsls	r2, r2, #21
    949e:	0b24      	lsrs	r4, r4, #12
    94a0:	0d52      	lsrs	r2, r2, #21
    94a2:	e7e3      	b.n	946c <__aeabi_ui2d+0x20>
    94a4:	2200      	movs	r2, #0
    94a6:	2400      	movs	r4, #0
    94a8:	2300      	movs	r3, #0
    94aa:	e7df      	b.n	946c <__aeabi_ui2d+0x20>
    94ac:	0000041e 	.word	0x0000041e
    94b0:	800fffff 	.word	0x800fffff

000094b4 <__aeabi_f2d>:
    94b4:	0043      	lsls	r3, r0, #1
    94b6:	0e1b      	lsrs	r3, r3, #24
    94b8:	1c5a      	adds	r2, r3, #1
    94ba:	0241      	lsls	r1, r0, #9
    94bc:	b2d2      	uxtb	r2, r2
    94be:	b570      	push	{r4, r5, r6, lr}
    94c0:	0a4c      	lsrs	r4, r1, #9
    94c2:	0fc5      	lsrs	r5, r0, #31
    94c4:	2a01      	cmp	r2, #1
    94c6:	dd17      	ble.n	94f8 <__aeabi_f2d+0x44>
    94c8:	22e0      	movs	r2, #224	; 0xe0
    94ca:	0092      	lsls	r2, r2, #2
    94cc:	0764      	lsls	r4, r4, #29
    94ce:	0b09      	lsrs	r1, r1, #12
    94d0:	1898      	adds	r0, r3, r2
    94d2:	2200      	movs	r2, #0
    94d4:	2300      	movs	r3, #0
    94d6:	0d1e      	lsrs	r6, r3, #20
    94d8:	1c22      	adds	r2, r4, #0
    94da:	0534      	lsls	r4, r6, #20
    94dc:	430c      	orrs	r4, r1
    94de:	491b      	ldr	r1, [pc, #108]	; (954c <__aeabi_f2d+0x98>)
    94e0:	0540      	lsls	r0, r0, #21
    94e2:	0840      	lsrs	r0, r0, #1
    94e4:	4021      	ands	r1, r4
    94e6:	4301      	orrs	r1, r0
    94e8:	0049      	lsls	r1, r1, #1
    94ea:	0849      	lsrs	r1, r1, #1
    94ec:	07ed      	lsls	r5, r5, #31
    94ee:	1c0b      	adds	r3, r1, #0
    94f0:	432b      	orrs	r3, r5
    94f2:	1c10      	adds	r0, r2, #0
    94f4:	1c19      	adds	r1, r3, #0
    94f6:	bd70      	pop	{r4, r5, r6, pc}
    94f8:	2b00      	cmp	r3, #0
    94fa:	d115      	bne.n	9528 <__aeabi_f2d+0x74>
    94fc:	2c00      	cmp	r4, #0
    94fe:	d01c      	beq.n	953a <__aeabi_f2d+0x86>
    9500:	1c20      	adds	r0, r4, #0
    9502:	f000 f8b5 	bl	9670 <__clzsi2>
    9506:	280a      	cmp	r0, #10
    9508:	dc1a      	bgt.n	9540 <__aeabi_f2d+0x8c>
    950a:	210b      	movs	r1, #11
    950c:	1a09      	subs	r1, r1, r0
    950e:	1c23      	adds	r3, r4, #0
    9510:	40cb      	lsrs	r3, r1
    9512:	1c19      	adds	r1, r3, #0
    9514:	1c03      	adds	r3, r0, #0
    9516:	3315      	adds	r3, #21
    9518:	409c      	lsls	r4, r3
    951a:	4b0d      	ldr	r3, [pc, #52]	; (9550 <__aeabi_f2d+0x9c>)
    951c:	0309      	lsls	r1, r1, #12
    951e:	1a18      	subs	r0, r3, r0
    9520:	0540      	lsls	r0, r0, #21
    9522:	0b09      	lsrs	r1, r1, #12
    9524:	0d40      	lsrs	r0, r0, #21
    9526:	e7d4      	b.n	94d2 <__aeabi_f2d+0x1e>
    9528:	2c00      	cmp	r4, #0
    952a:	d003      	beq.n	9534 <__aeabi_f2d+0x80>
    952c:	0764      	lsls	r4, r4, #29
    952e:	0b09      	lsrs	r1, r1, #12
    9530:	4808      	ldr	r0, [pc, #32]	; (9554 <__aeabi_f2d+0xa0>)
    9532:	e7ce      	b.n	94d2 <__aeabi_f2d+0x1e>
    9534:	4807      	ldr	r0, [pc, #28]	; (9554 <__aeabi_f2d+0xa0>)
    9536:	2100      	movs	r1, #0
    9538:	e7cb      	b.n	94d2 <__aeabi_f2d+0x1e>
    953a:	2000      	movs	r0, #0
    953c:	2100      	movs	r1, #0
    953e:	e7c8      	b.n	94d2 <__aeabi_f2d+0x1e>
    9540:	1c01      	adds	r1, r0, #0
    9542:	390b      	subs	r1, #11
    9544:	408c      	lsls	r4, r1
    9546:	1c21      	adds	r1, r4, #0
    9548:	2400      	movs	r4, #0
    954a:	e7e6      	b.n	951a <__aeabi_f2d+0x66>
    954c:	800fffff 	.word	0x800fffff
    9550:	00000389 	.word	0x00000389
    9554:	000007ff 	.word	0x000007ff

00009558 <__aeabi_d2f>:
    9558:	b5f0      	push	{r4, r5, r6, r7, lr}
    955a:	004b      	lsls	r3, r1, #1
    955c:	030d      	lsls	r5, r1, #12
    955e:	0f42      	lsrs	r2, r0, #29
    9560:	0d5b      	lsrs	r3, r3, #21
    9562:	0a6d      	lsrs	r5, r5, #9
    9564:	4315      	orrs	r5, r2
    9566:	1c5a      	adds	r2, r3, #1
    9568:	0552      	lsls	r2, r2, #21
    956a:	0fcc      	lsrs	r4, r1, #31
    956c:	00c6      	lsls	r6, r0, #3
    956e:	0d52      	lsrs	r2, r2, #21
    9570:	2a01      	cmp	r2, #1
    9572:	dd27      	ble.n	95c4 <__aeabi_d2f+0x6c>
    9574:	4f39      	ldr	r7, [pc, #228]	; (965c <__aeabi_d2f+0x104>)
    9576:	19da      	adds	r2, r3, r7
    9578:	2afe      	cmp	r2, #254	; 0xfe
    957a:	dc1a      	bgt.n	95b2 <__aeabi_d2f+0x5a>
    957c:	2a00      	cmp	r2, #0
    957e:	dd35      	ble.n	95ec <__aeabi_d2f+0x94>
    9580:	0180      	lsls	r0, r0, #6
    9582:	00ed      	lsls	r5, r5, #3
    9584:	1e43      	subs	r3, r0, #1
    9586:	4198      	sbcs	r0, r3
    9588:	4328      	orrs	r0, r5
    958a:	0f76      	lsrs	r6, r6, #29
    958c:	4330      	orrs	r0, r6
    958e:	0743      	lsls	r3, r0, #29
    9590:	d004      	beq.n	959c <__aeabi_d2f+0x44>
    9592:	230f      	movs	r3, #15
    9594:	4003      	ands	r3, r0
    9596:	2b04      	cmp	r3, #4
    9598:	d000      	beq.n	959c <__aeabi_d2f+0x44>
    959a:	3004      	adds	r0, #4
    959c:	2180      	movs	r1, #128	; 0x80
    959e:	04c9      	lsls	r1, r1, #19
    95a0:	4001      	ands	r1, r0
    95a2:	d027      	beq.n	95f4 <__aeabi_d2f+0x9c>
    95a4:	3201      	adds	r2, #1
    95a6:	2aff      	cmp	r2, #255	; 0xff
    95a8:	d01d      	beq.n	95e6 <__aeabi_d2f+0x8e>
    95aa:	0183      	lsls	r3, r0, #6
    95ac:	0a5b      	lsrs	r3, r3, #9
    95ae:	b2d1      	uxtb	r1, r2
    95b0:	e001      	b.n	95b6 <__aeabi_d2f+0x5e>
    95b2:	21ff      	movs	r1, #255	; 0xff
    95b4:	2300      	movs	r3, #0
    95b6:	0258      	lsls	r0, r3, #9
    95b8:	05c9      	lsls	r1, r1, #23
    95ba:	0a40      	lsrs	r0, r0, #9
    95bc:	07e4      	lsls	r4, r4, #31
    95be:	4308      	orrs	r0, r1
    95c0:	4320      	orrs	r0, r4
    95c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95c4:	2b00      	cmp	r3, #0
    95c6:	d106      	bne.n	95d6 <__aeabi_d2f+0x7e>
    95c8:	4335      	orrs	r5, r6
    95ca:	d111      	bne.n	95f0 <__aeabi_d2f+0x98>
    95cc:	2100      	movs	r1, #0
    95ce:	2000      	movs	r0, #0
    95d0:	0243      	lsls	r3, r0, #9
    95d2:	0a5b      	lsrs	r3, r3, #9
    95d4:	e7ef      	b.n	95b6 <__aeabi_d2f+0x5e>
    95d6:	432e      	orrs	r6, r5
    95d8:	d0eb      	beq.n	95b2 <__aeabi_d2f+0x5a>
    95da:	2080      	movs	r0, #128	; 0x80
    95dc:	00ed      	lsls	r5, r5, #3
    95de:	0480      	lsls	r0, r0, #18
    95e0:	4328      	orrs	r0, r5
    95e2:	22ff      	movs	r2, #255	; 0xff
    95e4:	e7d3      	b.n	958e <__aeabi_d2f+0x36>
    95e6:	21ff      	movs	r1, #255	; 0xff
    95e8:	2300      	movs	r3, #0
    95ea:	e7e4      	b.n	95b6 <__aeabi_d2f+0x5e>
    95ec:	3217      	adds	r2, #23
    95ee:	da0d      	bge.n	960c <__aeabi_d2f+0xb4>
    95f0:	2005      	movs	r0, #5
    95f2:	2200      	movs	r2, #0
    95f4:	08c0      	lsrs	r0, r0, #3
    95f6:	b2d1      	uxtb	r1, r2
    95f8:	2aff      	cmp	r2, #255	; 0xff
    95fa:	d1e9      	bne.n	95d0 <__aeabi_d2f+0x78>
    95fc:	2800      	cmp	r0, #0
    95fe:	d0d9      	beq.n	95b4 <__aeabi_d2f+0x5c>
    9600:	2380      	movs	r3, #128	; 0x80
    9602:	03db      	lsls	r3, r3, #15
    9604:	4303      	orrs	r3, r0
    9606:	025b      	lsls	r3, r3, #9
    9608:	0a5b      	lsrs	r3, r3, #9
    960a:	e7d4      	b.n	95b6 <__aeabi_d2f+0x5e>
    960c:	2280      	movs	r2, #128	; 0x80
    960e:	4914      	ldr	r1, [pc, #80]	; (9660 <__aeabi_d2f+0x108>)
    9610:	0412      	lsls	r2, r2, #16
    9612:	4315      	orrs	r5, r2
    9614:	1ac9      	subs	r1, r1, r3
    9616:	291f      	cmp	r1, #31
    9618:	dc0d      	bgt.n	9636 <__aeabi_d2f+0xde>
    961a:	4a12      	ldr	r2, [pc, #72]	; (9664 <__aeabi_d2f+0x10c>)
    961c:	1c37      	adds	r7, r6, #0
    961e:	189b      	adds	r3, r3, r2
    9620:	1c28      	adds	r0, r5, #0
    9622:	409f      	lsls	r7, r3
    9624:	4098      	lsls	r0, r3
    9626:	1c3b      	adds	r3, r7, #0
    9628:	1e5a      	subs	r2, r3, #1
    962a:	4193      	sbcs	r3, r2
    962c:	4318      	orrs	r0, r3
    962e:	40ce      	lsrs	r6, r1
    9630:	4330      	orrs	r0, r6
    9632:	2200      	movs	r2, #0
    9634:	e7ab      	b.n	958e <__aeabi_d2f+0x36>
    9636:	4f0c      	ldr	r7, [pc, #48]	; (9668 <__aeabi_d2f+0x110>)
    9638:	1c2a      	adds	r2, r5, #0
    963a:	1aff      	subs	r7, r7, r3
    963c:	40fa      	lsrs	r2, r7
    963e:	1c17      	adds	r7, r2, #0
    9640:	2920      	cmp	r1, #32
    9642:	d009      	beq.n	9658 <__aeabi_d2f+0x100>
    9644:	4a09      	ldr	r2, [pc, #36]	; (966c <__aeabi_d2f+0x114>)
    9646:	1898      	adds	r0, r3, r2
    9648:	4085      	lsls	r5, r0
    964a:	1c28      	adds	r0, r5, #0
    964c:	4330      	orrs	r0, r6
    964e:	1e46      	subs	r6, r0, #1
    9650:	41b0      	sbcs	r0, r6
    9652:	4338      	orrs	r0, r7
    9654:	2200      	movs	r2, #0
    9656:	e79a      	b.n	958e <__aeabi_d2f+0x36>
    9658:	2000      	movs	r0, #0
    965a:	e7f7      	b.n	964c <__aeabi_d2f+0xf4>
    965c:	fffffc80 	.word	0xfffffc80
    9660:	0000039e 	.word	0x0000039e
    9664:	fffffc82 	.word	0xfffffc82
    9668:	0000037e 	.word	0x0000037e
    966c:	fffffca2 	.word	0xfffffca2

00009670 <__clzsi2>:
    9670:	211c      	movs	r1, #28
    9672:	2301      	movs	r3, #1
    9674:	041b      	lsls	r3, r3, #16
    9676:	4298      	cmp	r0, r3
    9678:	d301      	bcc.n	967e <__clzsi2+0xe>
    967a:	0c00      	lsrs	r0, r0, #16
    967c:	3910      	subs	r1, #16
    967e:	0a1b      	lsrs	r3, r3, #8
    9680:	4298      	cmp	r0, r3
    9682:	d301      	bcc.n	9688 <__clzsi2+0x18>
    9684:	0a00      	lsrs	r0, r0, #8
    9686:	3908      	subs	r1, #8
    9688:	091b      	lsrs	r3, r3, #4
    968a:	4298      	cmp	r0, r3
    968c:	d301      	bcc.n	9692 <__clzsi2+0x22>
    968e:	0900      	lsrs	r0, r0, #4
    9690:	3904      	subs	r1, #4
    9692:	a202      	add	r2, pc, #8	; (adr r2, 969c <__clzsi2+0x2c>)
    9694:	5c10      	ldrb	r0, [r2, r0]
    9696:	1840      	adds	r0, r0, r1
    9698:	4770      	bx	lr
    969a:	46c0      	nop			; (mov r8, r8)
    969c:	02020304 	.word	0x02020304
    96a0:	01010101 	.word	0x01010101
	...

000096ac <inputs.13849>:
    96ac:	06050400 0000002c 22732522 0000003a     ....,..."%s":...
    96bc:	00006425 69766544 00006563 72746e45     %d..Device..Entr
    96cc:	00736569 0000005b 0000007b 00000074     ies.[...{...t...
    96dc:	66352e25 00000000 0000616c 00006e6c     %.5f....la..ln..
    96ec:	66312e25 00000000 00000073 00000069     %.1f....s...i...
    96fc:	00000067 0000007d 0000005d 482b5441     g...}...]...AT+H
    970c:	44505454 3d415441 332c6425 30303030     TTPDATA=%d,30000
    971c:	00000000 4e574f44 44414f4c 00000000     ....DOWNLOAD....
    972c:	00004b4f 00000cd0 00000c38 00000c44     OK......8...D...
    973c:	00000c4e 00000c6a 00000c74 00000c90     N...j...t.......
    974c:	00000c9a 00000caa 00000cba 00000cd0     ................
    975c:	00000cc6 5454482b 54434150 004e4f49     ....+HTTPACTION.
    976c:	0a0d7325 00000000 532b5441 52425041     %s......AT+SAPBR
    977c:	312c333d 4f43222c 5059544e 222c2245     =3,1,"CONTYPE","
    978c:	53525047 00000022 532b5441 52425041     GPRS"...AT+SAPBR
    979c:	312c333d 5041222c 222c224e 696c6e6f     =3,1,"APN","onli
    97ac:	742e656e 61696c65 2265732e 00000000     ne.telia.se"....
    97bc:	482b5441 49505454 0054494e 482b5441     AT+HTTPINIT.AT+H
    97cc:	50505454 3d415241 44494322 00312c22     TTPPARA="CID",1.
    97dc:	482b5441 50505454 3d415241 22415522     AT+HTTPPARA="UA"
    97ec:	4f46222c 0022414e 482b5441 50505454     ,"FONA".AT+HTTPP
    97fc:	3d415241 4c525522 68222c22 3a707474     ARA="URL","http:
    980c:	72742f2f 6f637069 7475706d 612e7265     //tripcomputer.a
    981c:	6572757a 73626577 73657469 74656e2e     zurewebsites.net
    982c:	6970612f 7461642f 676f6c61 00000022     /api/datalog"...
    983c:	482b5441 50505454 3d415241 4d495422     AT+HTTPPARA="TIM
    984c:	54554f45 30332c22 00000000 532b5441     EOUT",30....AT+S
    985c:	52425041 312c303d 00000000 532b5441     APBR=0,1....AT+S
    986c:	52425041 312c313d 00000000 305a5441     APBR=1,1....ATZ0
    987c:	00000000 30455441 00000000 432b5441     ....ATE0....AT+C
    988c:	50535047 313d5257 00000000 432b5441     GPSPWR=1....AT+C
    989c:	50535047 303d5257 00000000 432b5441     GPSPWR=0....AT+C
    98ac:	49535047 333d464e 00000032 5047432b     GPSINF=32...+CGP
    98bc:	464e4953 00000000 432b5441 53535047     SINF....AT+CGPSS
    98cc:	55544154 00003f53 61636f4c 6e6f6974     TATUS?..Location
    98dc:	00443320 482b5441 41505454 4f495443      3D.AT+HTTPACTIO
    98ec:	00303d4e 482b5441 41505454 4f495443     N=0.AT+HTTPACTIO
    98fc:	00313d4e 00005441                       N=1.AT..

00009904 <tc_interrupt_vectors.13799>:
    9904:	00141312 00001906 00001b50 00001b50     ........P...P...
    9914:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    9924:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    9934:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    9944:	00001b50 000018ee 00001b50 00001b50     P.......P...P...
    9954:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    9964:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    9974:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    9984:	00001b50 000018fe 00001b50 00001b50     P.......P...P...
    9994:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    99a4:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    99b4:	00001b50 00001b50 00001b50 00001b50     P...P...P...P...
    99c4:	00001b50 000018f6 000018d6 0000190e     P...............
    99d4:	000018e6 000018de 00000002 00000003     ................
    99e4:	0000ffff 0000ffff 00000004 00000005     ................
    99f4:	00000006 00000007 0000ffff 0000ffff     ................
    9a04:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    9a14:	0000ffff 0000ffff 00000008 00000009     ................
    9a24:	0000000a 0000000b 42000800 42000c00     ...........B...B
    9a34:	42001000 42001400 0c0b0a09 00002744     ...B...B....D'..
    9a44:	000027a0 000027a0 0000273e 0000273e     .'...'..>'..>'..
    9a54:	0000275a 0000274a 00002760 0000278e     Z'..J'..`'...'..
    9a64:	000028a8 00002914 00002914 00002888     .(...)...)...(..
    9a74:	0000289a 000028b6 0000288c 000028c4     .(...(...(...(..
    9a84:	00002904 42002c00 42003000 42003400     .)...,.B.0.B.4.B
    9a94:	001c1c1b 10000800 00002000 00000043     ......... ..C...

00009aa4 <_global_impure_ptr>:
    9aa4:	20000010                                ... 

00009aa8 <tinytens>:
    9aa8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    9ab8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    9ac8:	64ac6f43 11680628                       Co.d(.h.

00009ad0 <fpi.5246>:
    9ad0:	00000035 fffffbce 000003cb 00000001     5...............
    9ae0:	00000000                                ....

00009ae4 <fpinan.5282>:
    9ae4:	00000034 fffffbce 000003cb 00000001     4...............
    9af4:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    9b04:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    9b14:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    9b24:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    9b34:	62613938 66656463 20200000                       89abcdef.

00009b3d <_ctype_>:
    9b3d:	20202000 20202020 28282020 20282828     .         ((((( 
    9b4d:	20202020 20202020 20202020 20202020                     
    9b5d:	10108820 10101010 10101010 10101010      ...............
    9b6d:	04040410 04040404 10040404 10101010     ................
    9b7d:	41411010 41414141 01010101 01010101     ..AAAAAA........
    9b8d:	01010101 01010101 01010101 10101010     ................
    9b9d:	42421010 42424242 02020202 02020202     ..BBBBBB........
    9bad:	02020202 02020202 02020202 10101010     ................
    9bbd:	00000020 00000000 00000000 00000000      ...............
	...
    9c3d:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

00009c4c <__sf_fake_stdin>:
	...

00009c6c <__sf_fake_stdout>:
	...

00009c8c <__sf_fake_stderr>:
	...
    9cac:	49534f50 002e0058 00000000              POSIX.......

00009cb8 <__mprec_tens>:
    9cb8:	00000000 3ff00000 00000000 40240000     .......?......$@
    9cc8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    9cd8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    9ce8:	00000000 412e8480 00000000 416312d0     .......A......cA
    9cf8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    9d08:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    9d18:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    9d28:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    9d38:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    9d48:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    9d58:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    9d68:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    9d78:	79d99db4 44ea7843                       ...yCx.D

00009d80 <__mprec_bigtens>:
    9d80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    9d90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    9da0:	7f73bf3c 75154fdd                       <.s..O.u

00009da8 <p05.5281>:
    9da8:	00000005 00000019 0000007d 000080f4     ........}.......
    9db8:	00008090 000080d8 00007fbe 000080d8     ................
    9dc8:	000080cc 000080d8 00007fbe 00008090     ................
    9dd8:	00008090 000080cc 00007fbe 00007fb4     ................
    9de8:	00007fb4 00007fb4 00008318 000089c4     ................
    9df8:	00008bb2 00008bb2 000089a4 0000888e     ................
    9e08:	0000888e 00008996 000089a4 0000888e     ................
    9e18:	00008996 0000888e 000089a4 0000888c     ................
    9e28:	0000888c 0000888c 00008bba              ............

00009e34 <_init>:
    9e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e36:	46c0      	nop			; (mov r8, r8)
    9e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e3a:	bc08      	pop	{r3}
    9e3c:	469e      	mov	lr, r3
    9e3e:	4770      	bx	lr

00009e40 <__init_array_start>:
    9e40:	000000d9 	.word	0x000000d9

00009e44 <_fini>:
    9e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e46:	46c0      	nop			; (mov r8, r8)
    9e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e4a:	bc08      	pop	{r3}
    9e4c:	469e      	mov	lr, r3
    9e4e:	4770      	bx	lr

00009e50 <__fini_array_start>:
    9e50:	000000b1 	.word	0x000000b1
