## Test_plan for ALU using System Verilog  
[ALU_Test_Plan](https://docs.google.com/spreadsheets/d/1yVr7fpS4X8IGHNEOM6C4_AOIjJztUd29/edit?usp=sharing&ouid=117896493067262027907&rtpof=true&sd=true)
