{
  "module_name": "pdma0_core_regs.h",
  "hash_id": "50701f3b04ea79dbfa467489338b01a8c46b362dbc16aa53c77a3837e1e40218",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/pdma0_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PDMA0_CORE_REGS_H_\n#define ASIC_REG_PDMA0_CORE_REGS_H_\n\n \n\n#define mmPDMA0_CORE_CFG_0 0x4C8B000\n\n#define mmPDMA0_CORE_CFG_1 0x4C8B004\n\n#define mmPDMA0_CORE_PROT 0x4C8B008\n\n#define mmPDMA0_CORE_CKG 0x4C8B00C\n\n#define mmPDMA0_CORE_RD_GLBL 0x4C8B07C\n\n#define mmPDMA0_CORE_RD_HBW_MAX_OUTSTAND 0x4C8B080\n\n#define mmPDMA0_CORE_RD_HBW_MAX_SIZE 0x4C8B084\n\n#define mmPDMA0_CORE_RD_HBW_ARCACHE 0x4C8B088\n\n#define mmPDMA0_CORE_RD_HBW_INFLIGHTS 0x4C8B090\n\n#define mmPDMA0_CORE_RD_HBW_RATE_LIM_CFG 0x4C8B094\n\n#define mmPDMA0_CORE_RD_LBW_MAX_OUTSTAND 0x4C8B0C0\n\n#define mmPDMA0_CORE_RD_LBW_MAX_SIZE 0x4C8B0C4\n\n#define mmPDMA0_CORE_RD_LBW_ARCACHE 0x4C8B0C8\n\n#define mmPDMA0_CORE_RD_LBW_INFLIGHTS 0x4C8B0D0\n\n#define mmPDMA0_CORE_RD_LBW_RATE_LIM_CFG 0x4C8B0D4\n\n#define mmPDMA0_CORE_WR_HBW_MAX_OUTSTAND 0x4C8B100\n\n#define mmPDMA0_CORE_WR_HBW_MAX_AWID 0x4C8B104\n\n#define mmPDMA0_CORE_WR_HBW_AWCACHE 0x4C8B108\n\n#define mmPDMA0_CORE_WR_HBW_INFLIGHTS 0x4C8B10C\n\n#define mmPDMA0_CORE_WR_HBW_RATE_LIM_CFG 0x4C8B110\n\n#define mmPDMA0_CORE_WR_LBW_MAX_OUTSTAND 0x4C8B140\n\n#define mmPDMA0_CORE_WR_LBW_MAX_AWID 0x4C8B144\n\n#define mmPDMA0_CORE_WR_LBW_AWCACHE 0x4C8B148\n\n#define mmPDMA0_CORE_WR_LBW_INFLIGHTS 0x4C8B14C\n\n#define mmPDMA0_CORE_WR_LBW_RATE_LIM_CFG 0x4C8B150\n\n#define mmPDMA0_CORE_WR_COMP_MAX_OUTSTAND 0x4C8B180\n\n#define mmPDMA0_CORE_WR_COMP_AWUSER 0x4C8B184\n\n#define mmPDMA0_CORE_ERR_CFG 0x4C8B300\n\n#define mmPDMA0_CORE_ERR_CAUSE 0x4C8B304\n\n#define mmPDMA0_CORE_ERRMSG_ADDR_LO 0x4C8B308\n\n#define mmPDMA0_CORE_ERRMSG_ADDR_HI 0x4C8B30C\n\n#define mmPDMA0_CORE_ERRMSG_WDATA 0x4C8B310\n\n#define mmPDMA0_CORE_STS0 0x4C8B380\n\n#define mmPDMA0_CORE_STS1 0x4C8B384\n\n#define mmPDMA0_CORE_STS_RD_CTX_SEL 0x4C8B400\n\n#define mmPDMA0_CORE_STS_RD_CTX_SIZE 0x4C8B404\n\n#define mmPDMA0_CORE_STS_RD_CTX_BASE_LO 0x4C8B408\n\n#define mmPDMA0_CORE_STS_RD_CTX_BASE_HI 0x4C8B40C\n\n#define mmPDMA0_CORE_STS_RD_CTX_ID 0x4C8B410\n\n#define mmPDMA0_CORE_STS_RD_HB_AXI_ADDR_LO 0x4C8B414\n\n#define mmPDMA0_CORE_STS_RD_HB_AXI_ADDR_HI 0x4C8B418\n\n#define mmPDMA0_CORE_STS_RD_LB_AXI_ADDR 0x4C8B41C\n\n#define mmPDMA0_CORE_STS_WR_CTX_SEL 0x4C8B420\n\n#define mmPDMA0_CORE_STS_WR_CTX_SIZE 0x4C8B424\n\n#define mmPDMA0_CORE_STS_WR_CTX_BASE_LO 0x4C8B428\n\n#define mmPDMA0_CORE_STS_WR_CTX_BASE_HI 0x4C8B42C\n\n#define mmPDMA0_CORE_STS_WR_CTX_ID 0x4C8B430\n\n#define mmPDMA0_CORE_STS_WR_HB_AXI_ADDR_LO 0x4C8B434\n\n#define mmPDMA0_CORE_STS_WR_HB_AXI_ADDR_HI 0x4C8B438\n\n#define mmPDMA0_CORE_STS_WR_LB_AXI_ADDR 0x4C8B43C\n\n#define mmPDMA0_CORE_PWRLP_CFG 0x4C8B700\n\n#define mmPDMA0_CORE_PWRLP_STS 0x4C8B704\n\n#define mmPDMA0_CORE_DBG_DESC_CNT 0x4C8B710\n\n#define mmPDMA0_CORE_DBG_STS 0x4C8B714\n\n#define mmPDMA0_CORE_DBG_BUF_STS 0x4C8B718\n\n#define mmPDMA0_CORE_DBG_RD_DESC_ID 0x4C8B720\n\n#define mmPDMA0_CORE_DBG_WR_DESC_ID 0x4C8B724\n\n#define mmPDMA0_CORE_APB_DMA_LBW_BASE 0x4C8B728\n\n#define mmPDMA0_CORE_APB_MSTR_IF_LBW_BASE 0x4C8B72C\n\n#define mmPDMA0_CORE_E2E_CRED_ASYNC_CFG 0x4C8B730\n\n#define mmPDMA0_CORE_DBG_APB_ENABLER 0x4C8BE1C\n\n#define mmPDMA0_CORE_L2H_CMPR_LO 0x4C8BE20\n\n#define mmPDMA0_CORE_L2H_CMPR_HI 0x4C8BE24\n\n#define mmPDMA0_CORE_L2H_MASK_LO 0x4C8BE28\n\n#define mmPDMA0_CORE_L2H_MASK_HI 0x4C8BE2C\n\n#define mmPDMA0_CORE_IDLE_IND_MASK 0x4C8BE30\n\n#define mmPDMA0_CORE_APB_ENABLER 0x4C8BE34\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}