Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v" (library work)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v" (library work)
@I::"E:\LWD_NMR\Code\test_clk\test\smartgen\pll_clk\pll_clk.v" (library work)
@I::"E:\LWD_NMR\Code\test_clk\test\component\work\top\top.v" (library work)
Verilog syntax check successful!
File E:\LWD_NMR\Code\test_clk\test\component\work\top\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":21:7:21:13|Synthesizing module div_fre in library work.

@N: CG364 :"D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v":2447:7:2447:9|Synthesizing module PLL in library work.

@N: CG364 :"D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v":1163:7:1163:9|Synthesizing module GND in library work.

@N: CG364 :"D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v":1864:7:1864:9|Synthesizing module VCC in library work.

@N: CG364 :"E:\LWD_NMR\Code\test_clk\test\smartgen\pll_clk\pll_clk.v":5:7:5:13|Synthesizing module pll_clk in library work.

@N: CG364 :"E:\LWD_NMR\Code\test_clk\test\component\work\top\top.v":9:7:9:9|Synthesizing module top in library work.

@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[9] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[10] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[11] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[12] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[13] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[14] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[15] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[16] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[17] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[18] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[19] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[20] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[21] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[22] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[23] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[24] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[25] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[26] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[27] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[28] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[29] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[30] is always 0.
@N: CL189 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Register bit count[31] is always 0.
@W: CL279 :"E:\LWD_NMR\Code\test_clk\test\hdl\div_fre.v":28:0:28:5|Pruning register bits 31 to 9 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 22 17:08:18 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 22 17:08:18 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 22 17:08:18 2021

###########################################################]
