{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672367628701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672367628716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 10:33:46 2022 " "Processing started: Fri Dec 30 10:33:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672367628716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367628716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367628716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672367629904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672367629904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367643992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367643992 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FinalProjectPart2.v(191) " "Verilog HDL Expression warning at FinalProjectPart2.v(191): truncated literal to match 2 bits" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672367643992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectpart2.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectpart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectPart2 " "Found entity 1: FinalProjectPart2" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367643992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367643992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputnumber " "Found entity 1: inputnumber" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367644008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367644008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dot_matrix " "Found entity 1: clk_div_dot_matrix" {  } { { "clk_div_dot_matrix.v" "" { Text "C:/Verilog/FinalProject/clk_div_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367644024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file absevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABSevenDisplay " "Found entity 1: ABSevenDisplay" {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367644039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file numbersevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumberSevenDisplay " "Found entity 1: NumberSevenDisplay" {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672367644039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(33) " "Verilog HDL Instantiation warning at FinalProject.v(33): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672367644039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(36) " "Verilog HDL Instantiation warning at FinalProject.v(36): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672367644039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672367644325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputnumber inputnumber:inNum " "Elaborating entity \"inputnumber\" for hierarchy \"inputnumber:inNum\"" {  } { { "FinalProject.v" "inNum" { Text "C:/Verilog/FinalProject/FinalProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367644394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputnumber.v(24) " "Verilog HDL assignment warning at inputnumber.v(24): truncated value with size 32 to match size of target (5)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputnumber.v(20) " "Verilog HDL assignment warning at inputnumber.v(20): truncated value with size 32 to match size of target (5)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputnumber.v(34) " "Verilog HDL assignment warning at inputnumber.v(34): truncated value with size 32 to match size of target (5)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "checknum inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"checknum\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushed inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"pushed\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"test\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nonerror inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"nonerror\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nonerror inputnumber.v(60) " "Inferred latch for \"nonerror\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushed inputnumber.v(60) " "Inferred latch for \"pushed\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] inputnumber.v(60) " "Inferred latch for \"num\[0\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] inputnumber.v(60) " "Inferred latch for \"num\[1\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] inputnumber.v(60) " "Inferred latch for \"num\[2\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] inputnumber.v(60) " "Inferred latch for \"num\[3\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[4\] inputnumber.v(60) " "Inferred latch for \"num\[4\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644409 "|FinalProject|inputnumber:inNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProjectPart2 FinalProjectPart2:FP2 " "Elaborating entity \"FinalProjectPart2\" for hierarchy \"FinalProjectPart2:FP2\"" {  } { { "FinalProject.v" "FP2" { Text "C:/Verilog/FinalProject/FinalProject.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FinalProjectPart2.v(34) " "Verilog HDL assignment warning at FinalProjectPart2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer FinalProjectPart2.v(28) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(28): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lockAns FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"lockAns\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(69) " "Verilog HDL Case Statement information at FinalProjectPart2.v(69): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(94) " "Verilog HDL Case Statement information at FinalProjectPart2.v(94): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(129) " "Verilog HDL Case Statement information at FinalProjectPart2.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672367644425 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[0\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[0\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[1\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[1\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[2\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[2\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[3\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[3\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lockAns FinalProjectPart2.v(37) " "Inferred latch for \"lockAns\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[0\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[1\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[2\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[3\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[4\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[5\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[6\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[7\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[8\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[9\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[10\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[11\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[12\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[13\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[14\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[15\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367644441 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_dot_matrix clk_div_dot_matrix:div_clk " "Elaborating entity \"clk_div_dot_matrix\" for hierarchy \"clk_div_dot_matrix:div_clk\"" {  } { { "FinalProject.v" "div_clk" { Text "C:/Verilog/FinalProject/FinalProject.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367644472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:dot\"" {  } { { "FinalProject.v" "dot" { Text "C:/Verilog/FinalProject/FinalProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367644478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixDisplay.v(52) " "Verilog HDL assignment warning at DotMatrixDisplay.v(52): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672367644494 "|FinalProject|DotMatrixDisplay:dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSevenDisplay ABSevenDisplay:comb_3 " "Elaborating entity \"ABSevenDisplay\" for hierarchy \"ABSevenDisplay:comb_3\"" {  } { { "FinalProject.v" "comb_3" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367644510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberSevenDisplay NumberSevenDisplay:comb_4 " "Elaborating entity \"NumberSevenDisplay\" for hierarchy \"NumberSevenDisplay:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367644525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672367645497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seven0\[6\] VCC " "Pin \"Seven0\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[0\] VCC " "Pin \"Seven1\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[1\] VCC " "Pin \"Seven1\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[2\] VCC " "Pin \"Seven1\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[3\] VCC " "Pin \"Seven1\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[4\] VCC " "Pin \"Seven1\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[5\] VCC " "Pin \"Seven1\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[6\] VCC " "Pin \"Seven1\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[0\] VCC " "Pin \"Seven2\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[1\] VCC " "Pin \"Seven2\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[2\] VCC " "Pin \"Seven2\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[3\] VCC " "Pin \"Seven2\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[4\] VCC " "Pin \"Seven2\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[5\] VCC " "Pin \"Seven2\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[6\] VCC " "Pin \"Seven2\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[0\] VCC " "Pin \"Seven3\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[1\] VCC " "Pin \"Seven3\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[2\] VCC " "Pin \"Seven3\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[3\] VCC " "Pin \"Seven3\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[4\] VCC " "Pin \"Seven3\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[5\] VCC " "Pin \"Seven3\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[6\] VCC " "Pin \"Seven3\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672367645543 "|FinalProject|Seven3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672367645543 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672367645774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672367646197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672367646630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672367646630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672367646861 "|FinalProject|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672367646861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672367646861 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672367646861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672367646861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672367646861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672367646899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 10:34:06 2022 " "Processing ended: Fri Dec 30 10:34:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672367646899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672367646899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672367646899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672367646899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672367651457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672367651473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 10:34:08 2022 " "Processing started: Fri Dec 30 10:34:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672367651473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672367651473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672367651473 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672367653378 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1672367653378 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1672367653378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672367653632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672367653632 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672367653647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672367653732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672367653732 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672367654316 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672367654442 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672367655575 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1672367655898 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672367662158 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 32 global CLKCTRL_G10 " "clock~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672367662528 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672367662528 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672367662528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672367662591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672367662591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672367662591 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672367662606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672367662606 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672367662606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672367664333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672367664333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672367664333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672367664348 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672367664348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672367664379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672367664379 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672367664379 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672367664680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672367668037 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1672367668469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672367678352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672367685117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672367688493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672367688493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672367690068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y11 X54_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22" {  } { { "loc" "" { Generic "C:/Verilog/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22"} { { 12 { 0 ""} 44 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672367693414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672367693414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1672367694840 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672367694840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672367694856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1672367700471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672367700502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672367701435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672367701435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672367703377 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672367709586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Verilog/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672367710182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7594 " "Peak virtual memory: 7594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672367711517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 10:35:11 2022 " "Processing ended: Fri Dec 30 10:35:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672367711517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672367711517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672367711517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672367711517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672367715433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672367715449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 10:35:13 2022 " "Processing started: Fri Dec 30 10:35:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672367715449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672367715449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672367715449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1672367716953 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672367724142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672367725561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 10:35:25 2022 " "Processing ended: Fri Dec 30 10:35:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672367725561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672367725561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672367725561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672367725561 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672367726479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672367728762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672367728766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 10:35:27 2022 " "Processing started: Fri Dec 30 10:35:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672367728766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672367728766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672367728766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672367728941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672367730337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672367730337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367730398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367730398 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672367731019 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367731019 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672367731019 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name checkButt checkButt " "create_clock -period 1.000 -name checkButt checkButt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672367731019 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_dot_matrix:div_clk\|clk_div_dot_matrix clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " "create_clock -period 1.000 -name clk_div_dot_matrix:div_clk\|clk_div_dot_matrix clk_div_dot_matrix:div_clk\|clk_div_dot_matrix" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672367731019 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672367731019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672367731019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672367731027 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672367731029 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672367731058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672367731090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672367731090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.381 " "Worst-case setup slack is -6.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.381            -125.537 clock  " "   -6.381            -125.537 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822             -27.936 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -1.822             -27.936 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367731098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clock  " "    0.441               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.759               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367731140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367731140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367731150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -25.557 clock  " "   -0.538             -25.557 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.877 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.538             -14.877 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.780 checkButt  " "   -0.538              -0.780 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367731150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367731150 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672367731181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672367731241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672367733538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672367733707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672367733754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672367733754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.513 " "Worst-case setup slack is -6.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.513            -123.277 clock  " "   -6.513            -123.277 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814             -28.132 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -1.814             -28.132 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367733754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 clock  " "    0.410               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.750               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367733769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367733769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367733769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.120 clock  " "   -0.538             -26.120 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.873 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.538             -14.873 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.769 checkButt  " "   -0.538              -0.769 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367733785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367733785 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672367733801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672367734439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672367735620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672367735705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672367735705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672367735705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.375 " "Worst-case setup slack is -3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.375             -46.855 clock  " "   -3.375             -46.855 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -9.505 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.657              -9.505 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367735705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clock  " "    0.200               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.252               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367735720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367735720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367735727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.390 " "Worst-case minimum pulse width slack is -0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -3.259 clock  " "   -0.390              -3.259 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200              -0.200 checkButt  " "   -0.200              -0.200 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.124               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367735727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367735727 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672367735742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672367736007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672367736007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672367736007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.020 " "Worst-case setup slack is -3.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -39.980 clock  " "   -3.020             -39.980 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554              -7.701 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.554              -7.701 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367736022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clock  " "    0.189               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.238               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367736027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367736027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672367736043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.374 " "Worst-case minimum pulse width slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -3.337 clock  " "   -0.374              -3.337 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -0.238 checkButt  " "   -0.238              -0.238 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.132               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672367736043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672367736043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672367739199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672367739199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672367739299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 10:35:39 2022 " "Processing ended: Fri Dec 30 10:35:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672367739299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672367739299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672367739299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672367739299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1672367743161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672367743161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 10:35:40 2022 " "Processing started: Fri Dec 30 10:35:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672367743161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672367743161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672367743161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1672367745450 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1672367745535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.vo C:/Verilog/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject.vo in folder \"C:/Verilog/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1672367745804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672367745898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 10:35:45 2022 " "Processing ended: Fri Dec 30 10:35:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672367745898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672367745898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672367745898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672367745898 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672367746668 ""}
