INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/reports/kernel
	Log files: /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/logs/kernel
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel.xo.compile_summary, at Mon Oct 25 14:20:03 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Oct 25 14:20:03 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/reports/kernel/v++_compile_kernel_guidance.html', at Mon Oct 25 14:20:04 2021
INFO: [v++ 60-895]   Target platform: /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'wide_krnl'
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created kernel.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 25s
