// Seed: 975111391
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output wand id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6,
    output wor id_7,
    output wor id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15
);
  wire id_17;
  assign id_8 = id_4;
  wire id_18;
  module_0(
      id_18, id_17
  );
endmodule
