verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_synchronizer_flop.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/blk_mem_16_16_256.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_tpram.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_decoder.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_fifo_control.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbr_fifo_control.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_trdy_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_stop_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_devs_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_clk_en.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pci_tpram.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pci_decoder.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_fifo_control.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pcir_fifo_control.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_mas_ch_state_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_mas_ad_load_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_mas_ad_en_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_irdy_out_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_frame_load_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_frame_en_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_frame_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_cbe_en_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_async_reset_flop.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_slave.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_master.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_addr_mux.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_wbr_fifos.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_sm.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_interface.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_sync_module.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_serr_en_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_serr_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_perr_en_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_perr_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_pcir_fifos.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_par_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_out_reg.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_master32_sm_if.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_master32_sm.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_io_mux_ad_load_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_io_mux_ad_en_crit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_delayed_write_reg.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_delayed_sync.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_slave_unit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target_unit.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_rst_int.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_parity_check.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_io_mux.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_in_reg.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_cur_out_reg.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_conf_space.v"
verilog work "remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/ila_wb.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/fifo_32_32.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/DMA_merge_fifo_core.v"
verilog work "remote_sources/_/src/DMA/pulse_gen.v"
verilog work "remote_sources/_/src/DMA/PCI_GUEST.v"
verilog work "remote_sources/_/src/DMA/fifo_interface.v"
verilog work "remote_sources/_/src/DMA/dma_wb_slave.v"
verilog work "remote_sources/_/src/DMA/dma_wb_engine.v"
verilog work "remote_sources/_/src/DMA/DMA_merge_fifo.v"
verilog work "remote_sources/_/src/DMA/debug.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/DMA_FPGA_ila_bus.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/DMA_FPGA_icon.v"
verilog work "remote_sources/_/src/cores/DMA_FPGA_cores/clk_gen.v"
verilog work "remote_sources/_/src/DMA/monitor_pulse_start_end.v"
verilog work "remote_sources/_/src/DMA/down_fifo_interface_debug.v"
verilog work "remote_sources/_/src/DMA/DMA_LED_driver.v"
verilog work "DMA_INTERFACE.vf"
verilog work "remote_sources/_/src/DMA/DMA_FPGA_IOBUF.v"
verilog work "remote_sources/_/src/DMA/DMA_FPGA_icon_wrapper.v"
verilog work "DMA_FIFOs.vf"
verilog work "remote_sources/_/src/DMA/clk_gen_top.v"
verilog work "remote_sources/_/src/DMA/bus_slave_debug.v"
verilog work "remote_sources/_/src/BUS/bus_slave.v"
verilog work "DMA_FPGA.vf"
