# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/85a3" --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_clk_wiz_0_0/parser_clk_wiz_0_0_clk_wiz.v" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_clk_wiz_0_0/parser_clk_wiz_0_0.v" \
"../../../../Parser.ip_user_files/bd/parser/sim/parser.v" \

sv xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/85a3" --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Parser.ip_user_files/bd/parser/ipshared/6c72/sensor_parser.sv" \
"../../../../Parser.ip_user_files/bd/parser/ipshared/6c72/array_parser.sv" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_array_parser_1_0/sim/parser_array_parser_1_0.sv" \
"../../../../Parser.ip_user_files/bd/parser/ipshared/0a4e/min.sv" \
"../../../../Parser.ip_user_files/bd/parser/ipshared/0a4e/object_localization.sv" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_object_localizer_0_0/sim/parser_object_localizer_0_0.sv" \

verilog xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/85a3" --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_ila_0_1/sim/parser_ila_0_1.v" \

sv xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/85a3" --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_axi_vip_0_1/sim/parser_axi_vip_0_1_pkg.sv" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_axi_vip_0_1/sim/parser_axi_vip_0_1.sv" \

verilog xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/85a3" --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Parser.ip_user_files/bd/parser/ip/parser_auto_pc_0/sim/parser_auto_pc_0.v" \
"../../../../Parser.srcs/sources_1/bd/parser/hdl/parser_wrapper.v" \

sv xil_defaultlib  --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/85a3" --include "../../../../Parser.srcs/sources_1/bd/parser/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../Parser.srcs/sources_1/tb/localize_axi_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
