Loading plugins phase: Elapsed time ==> 0s.343ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -d CY8C4245AXI-483 -s C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0111: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cydwr (Chip Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.609ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IR_LCD.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -dcpsoc3 IR_LCD.v -verilog
======================================================================

======================================================================
Compiling:  IR_LCD.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -dcpsoc3 IR_LCD.v -verilog
======================================================================

======================================================================
Compiling:  IR_LCD.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -dcpsoc3 -verilog IR_LCD.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 18 14:46:38 2016


======================================================================
Compiling:  IR_LCD.v
Program  :   vpp
Options  :    -yv2 -q10 IR_LCD.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 18 14:46:38 2016

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IR_LCD.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  IR_LCD.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -dcpsoc3 -verilog IR_LCD.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 18 14:46:39 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\codegentemp\IR_LCD.ctl'.
Linking 'C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\codegentemp\IR_LCD.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  IR_LCD.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -dcpsoc3 -verilog IR_LCD.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 18 14:46:40 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\codegentemp\IR_LCD.ctl'.
Linking 'C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\codegentemp\IR_LCD.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Timer:PWMUDB:km_run\
	\PWM_Timer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Timer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Timer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Timer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Timer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Timer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Timer:PWMUDB:capt_rising\
	\PWM_Timer:PWMUDB:capt_falling\
	\PWM_Timer:PWMUDB:trig_rise\
	\PWM_Timer:PWMUDB:trig_fall\
	\PWM_Timer:PWMUDB:sc_kill\
	\PWM_Timer:PWMUDB:min_kill\
	\PWM_Timer:PWMUDB:db_tc\
	\PWM_Timer:PWMUDB:dith_sel\
	\PWM_Timer:PWMUDB:compare2\
	Net_321
	Net_329
	Net_322
	Net_323
	\PWM_Timer:PWMUDB:MODULE_1:b_31\
	\PWM_Timer:PWMUDB:MODULE_1:b_30\
	\PWM_Timer:PWMUDB:MODULE_1:b_29\
	\PWM_Timer:PWMUDB:MODULE_1:b_28\
	\PWM_Timer:PWMUDB:MODULE_1:b_27\
	\PWM_Timer:PWMUDB:MODULE_1:b_26\
	\PWM_Timer:PWMUDB:MODULE_1:b_25\
	\PWM_Timer:PWMUDB:MODULE_1:b_24\
	\PWM_Timer:PWMUDB:MODULE_1:b_23\
	\PWM_Timer:PWMUDB:MODULE_1:b_22\
	\PWM_Timer:PWMUDB:MODULE_1:b_21\
	\PWM_Timer:PWMUDB:MODULE_1:b_20\
	\PWM_Timer:PWMUDB:MODULE_1:b_19\
	\PWM_Timer:PWMUDB:MODULE_1:b_18\
	\PWM_Timer:PWMUDB:MODULE_1:b_17\
	\PWM_Timer:PWMUDB:MODULE_1:b_16\
	\PWM_Timer:PWMUDB:MODULE_1:b_15\
	\PWM_Timer:PWMUDB:MODULE_1:b_14\
	\PWM_Timer:PWMUDB:MODULE_1:b_13\
	\PWM_Timer:PWMUDB:MODULE_1:b_12\
	\PWM_Timer:PWMUDB:MODULE_1:b_11\
	\PWM_Timer:PWMUDB:MODULE_1:b_10\
	\PWM_Timer:PWMUDB:MODULE_1:b_9\
	\PWM_Timer:PWMUDB:MODULE_1:b_8\
	\PWM_Timer:PWMUDB:MODULE_1:b_7\
	\PWM_Timer:PWMUDB:MODULE_1:b_6\
	\PWM_Timer:PWMUDB:MODULE_1:b_5\
	\PWM_Timer:PWMUDB:MODULE_1:b_4\
	\PWM_Timer:PWMUDB:MODULE_1:b_3\
	\PWM_Timer:PWMUDB:MODULE_1:b_2\
	\PWM_Timer:PWMUDB:MODULE_1:b_1\
	\PWM_Timer:PWMUDB:MODULE_1:b_0\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_Timer:Net_139\
	\PWM_Timer:Net_138\
	\PWM_Timer:Net_183\
	\PWM_Timer:Net_181\

    Synthesized names
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 133 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing tmpOE__Back_Light_On_P_net_0 to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing tmpOE__Back_Light_On_N_net_0 to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_6\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing tmpOE__IR_REC_net_0 to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:Net_180\ to zero
Aliasing \PWM_Timer:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Timer:Net_178\ to zero
Aliasing \PWM_Timer:PWMUDB:trig_out\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:Net_186\ to zero
Aliasing \PWM_Timer:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Timer:Net_179\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:km_tc\ to zero
Aliasing \PWM_Timer:PWMUDB:min_kill_reg\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:final_kill\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:PWMUDB:dith_count_1\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:dith_count_0\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:status_6\ to zero
Aliasing \PWM_Timer:PWMUDB:status_4\ to zero
Aliasing \PWM_Timer:PWMUDB:cmp2\ to zero
Aliasing \PWM_Timer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:final_kill_reg\\R\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Timer:PWMUDB:cs_addr_0\ to \PWM_Timer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Timer:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Timer:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:PWMUDB:prevCompare1\\D\ to \PWM_Timer:PWMUDB:pwm_temp\
Aliasing \PWM_Timer:PWMUDB:tc_i_reg\\D\ to \PWM_Timer:PWMUDB:status_2\
Removing Lhs of wire one[7] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Back_Light_On_P_net_0[10] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Back_Light_On_N_net_0[17] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_6\[24] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[25] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[26] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[27] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[28] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[29] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[30] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[48] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire tmpOE__IR_REC_net_0[55] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:Net_68\[65] = Net_259[441]
Removing Lhs of wire \PWM_Timer:PWMUDB:ctrl_enable\[76] = \PWM_Timer:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_Timer:Net_180\[84] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:hwCapture\[87] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:hwEnable\[88] = \PWM_Timer:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_Timer:Net_178\[90] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:trig_out\[93] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:runmode_enable\\R\[95] = zero[2]
Removing Lhs of wire \PWM_Timer:Net_186\[96] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:runmode_enable\\S\[97] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:final_enable\[98] = \PWM_Timer:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM_Timer:Net_179\[101] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:ltch_kill_reg\\R\[103] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:ltch_kill_reg\\S\[104] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:km_tc\[105] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:min_kill_reg\\R\[106] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:min_kill_reg\\S\[107] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:final_kill\[110] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_1\[113] = \PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_1\[400]
Removing Lhs of wire \PWM_Timer:PWMUDB:add_vi_vv_MODGEN_1_0\[115] = \PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_0\[401]
Removing Lhs of wire \PWM_Timer:PWMUDB:dith_count_1\\R\[116] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:dith_count_1\\S\[117] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:dith_count_0\\R\[118] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:dith_count_0\\S\[119] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:status_6\[122] = zero[2]
Removing Rhs of wire \PWM_Timer:PWMUDB:status_5\[123] = \PWM_Timer:PWMUDB:final_kill_reg\[137]
Removing Lhs of wire \PWM_Timer:PWMUDB:status_4\[124] = zero[2]
Removing Rhs of wire \PWM_Timer:PWMUDB:status_3\[125] = \PWM_Timer:PWMUDB:fifo_full\[144]
Removing Rhs of wire \PWM_Timer:PWMUDB:status_1\[127] = \PWM_Timer:PWMUDB:cmp2_status_reg\[136]
Removing Rhs of wire \PWM_Timer:PWMUDB:status_0\[128] = \PWM_Timer:PWMUDB:cmp1_status_reg\[135]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp2_status\[133] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp2\[134] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp1_status_reg\\R\[138] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp1_status_reg\\S\[139] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp2_status_reg\\R\[140] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp2_status_reg\\S\[141] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:final_kill_reg\\R\[142] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:final_kill_reg\\S\[143] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:cs_addr_2\[145] = \PWM_Timer:PWMUDB:tc_i\[100]
Removing Lhs of wire \PWM_Timer:PWMUDB:cs_addr_1\[146] = \PWM_Timer:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM_Timer:PWMUDB:cs_addr_0\[147] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:compare1\[228] = \PWM_Timer:PWMUDB:cmp1_less\[199]
Removing Lhs of wire \PWM_Timer:PWMUDB:pwm1_i\[233] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:pwm2_i\[235] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:pwm_temp\[241] = \PWM_Timer:PWMUDB:cmp1\[131]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_23\[282] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_22\[283] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_21\[284] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_20\[285] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_19\[286] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_18\[287] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_17\[288] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_16\[289] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_15\[290] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_14\[291] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_13\[292] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_12\[293] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_11\[294] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_10\[295] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_9\[296] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_8\[297] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_7\[298] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_6\[299] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_5\[300] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_4\[301] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_3\[302] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_2\[303] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_1\[304] = \PWM_Timer:PWMUDB:MODIN1_1\[305]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODIN1_1\[305] = \PWM_Timer:PWMUDB:dith_count_1\[112]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:a_0\[306] = \PWM_Timer:PWMUDB:MODIN1_0\[307]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODIN1_0\[307] = \PWM_Timer:PWMUDB:dith_count_0\[114]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[439] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[440] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:prevCapture\\D\[450] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:trig_last\\D\[451] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:prevCompare1\\D\[457] = \PWM_Timer:PWMUDB:cmp1\[131]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp1_status_reg\\D\[458] = \PWM_Timer:PWMUDB:cmp1_status\[132]
Removing Lhs of wire \PWM_Timer:PWMUDB:cmp2_status_reg\\D\[459] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:pwm_i_reg\\D\[461] = \PWM_Timer:PWMUDB:pwm_i\[231]
Removing Lhs of wire \PWM_Timer:PWMUDB:pwm1_i_reg\\D\[462] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:pwm2_i_reg\\D\[463] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:tc_i_reg\\D\[464] = \PWM_Timer:PWMUDB:status_2\[126]

------------------------------------------------------
Aliased 0 equations, 94 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Power_Up_LCD_Pin_1_net_0' (cost = 0):
tmpOE__Power_Up_LCD_Pin_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:cmp1\' (cost = 0):
\PWM_Timer:PWMUDB:cmp1\ <= (\PWM_Timer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Timer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Timer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Timer:PWMUDB:dith_count_1\ and \PWM_Timer:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Timer:PWMUDB:dith_count_0\ and \PWM_Timer:PWMUDB:dith_count_1\)
	OR (not \PWM_Timer:PWMUDB:dith_count_1\ and \PWM_Timer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Timer:PWMUDB:final_capture\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Timer:PWMUDB:min_kill_reg\\D\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Power_Up_LCD_Pin_1_net_0
Aliasing \PWM_Timer:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Timer:PWMUDB:final_capture\[149] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[410] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[420] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[430] = zero[2]
Removing Lhs of wire \PWM_Timer:PWMUDB:min_kill_reg\\D\[449] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:runmode_enable\\D\[452] = \PWM_Timer:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_Timer:PWMUDB:ltch_kill_reg\\D\[454] = tmpOE__Power_Up_LCD_Pin_1_net_0[1]
Removing Lhs of wire \PWM_Timer:PWMUDB:final_kill_reg\\D\[460] = zero[2]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj" -dcpsoc3 IR_LCD.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.875ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Friday, 18 November 2016 14:46:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\IR LCD\IR_LCD\IR_LCD.cydsn\IR_LCD.cyprj -d CY8C4245AXI-483 IR_LCD.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Timer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Timer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Timer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Timer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Timer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Timer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Timer:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_259_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Timer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Back_Light_On_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Back_Light_On_N(0)__PA ,
            pad => Back_Light_On_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Back_Light_On_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Back_Light_On_P(0)__PA ,
            pad => Back_Light_On_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_REC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_REC(0)__PA ,
            pad => IR_REC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Power_Up_LCD_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Power_Up_LCD_Pin_1(0)__PA ,
            pad => Power_Up_LCD_Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_Timer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_259_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Timer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Timer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Timer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_259_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Timer:PWMUDB:control_7\
        );
        Output = \PWM_Timer:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Timer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_259_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Timer:PWMUDB:prevCompare1\ * \PWM_Timer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Timer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Timer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Timer:PWMUDB:runmode_enable\ * \PWM_Timer:PWMUDB:tc_i\
        );
        Output = \PWM_Timer:PWMUDB:status_2\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Timer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_259_digital ,
            cs_addr_2 => \PWM_Timer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Timer:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Timer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Timer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Timer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_259_digital ,
            cs_addr_2 => \PWM_Timer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Timer:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Timer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Timer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Timer:PWMUDB:status_3\ ,
            chain_in => \PWM_Timer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Timer:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Timer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_259_digital ,
            status_3 => \PWM_Timer:PWMUDB:status_3\ ,
            status_2 => \PWM_Timer:PWMUDB:status_2\ ,
            status_0 => \PWM_Timer:PWMUDB:status_0\ ,
            interrupt => Net_47 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Timer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_259_digital ,
            control_7 => \PWM_Timer:PWMUDB:control_7\ ,
            control_6 => \PWM_Timer:PWMUDB:control_6\ ,
            control_5 => \PWM_Timer:PWMUDB:control_5\ ,
            control_4 => \PWM_Timer:PWMUDB:control_4\ ,
            control_3 => \PWM_Timer:PWMUDB:control_3\ ,
            control_2 => \PWM_Timer:PWMUDB:control_2\ ,
            control_1 => \PWM_Timer:PWMUDB:control_1\ ,
            control_0 => \PWM_Timer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IR_Int
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PWM_Int
        PORT MAP (
            interrupt => Net_47 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :   14 :   22 :   36 :  38.89%
UDB Macrocells                :    4 :   28 :   32 :  12.50%
UDB Unique Pterms             :    4 :   60 :   64 :   6.25%
UDB Total Pterms              :    4 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    1 :    3 :    4 :  25.00%
            StatusI Registers :    1 
UDB Control Cells             :    1 :    3 :    4 :  25.00%
            Control Registers :    1 
Interrupts                    :    2 :   30 :   32 :   6.25%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.687ms
Tech mapping phase: Elapsed time ==> 0s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1130925s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0102233 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.50
                   Pterms :            2.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 23, final cost is 23 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       2.50 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Timer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_259_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Timer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Timer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Timer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_259_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Timer:PWMUDB:prevCompare1\ * \PWM_Timer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Timer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Timer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Timer:PWMUDB:runmode_enable\ * \PWM_Timer:PWMUDB:tc_i\
        );
        Output = \PWM_Timer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Timer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_259_digital ,
        cs_addr_2 => \PWM_Timer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Timer:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Timer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Timer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Timer:PWMUDB:status_3\ ,
        chain_in => \PWM_Timer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Timer:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Timer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_259_digital ,
        status_3 => \PWM_Timer:PWMUDB:status_3\ ,
        status_2 => \PWM_Timer:PWMUDB:status_2\ ,
        status_0 => \PWM_Timer:PWMUDB:status_0\ ,
        interrupt => Net_47 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Timer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_259_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Timer:PWMUDB:control_7\
        );
        Output = \PWM_Timer:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Timer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_259_digital ,
        cs_addr_2 => \PWM_Timer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Timer:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Timer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Timer:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Timer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_259_digital ,
        control_7 => \PWM_Timer:PWMUDB:control_7\ ,
        control_6 => \PWM_Timer:PWMUDB:control_6\ ,
        control_5 => \PWM_Timer:PWMUDB:control_5\ ,
        control_4 => \PWM_Timer:PWMUDB:control_4\ ,
        control_3 => \PWM_Timer:PWMUDB:control_3\ ,
        control_2 => \PWM_Timer:PWMUDB:control_2\ ,
        control_1 => \PWM_Timer:PWMUDB:control_1\ ,
        control_0 => \PWM_Timer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =PWM_Int
        PORT MAP (
            interrupt => Net_47 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =IR_Int
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 generates interrupt for logical port:
    logicalport: Name =IR_REC
        PORT MAP (
            in_clock_en => tmpOE__Power_Up_LCD_Pin_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Power_Up_LCD_Pin_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_122 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "3bf1b529-7593-480a-b80d-924c2ca95683"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = IR_REC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_REC(0)__PA ,
        pad => IR_REC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Power_Up_LCD_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Power_Up_LCD_Pin_1(0)__PA ,
        pad => Power_Up_LCD_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Back_Light_On_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Back_Light_On_P(0)__PA ,
        pad => Back_Light_On_P(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Back_Light_On_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Back_Light_On_N(0)__PA ,
        pad => Back_Light_On_N(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: empty
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_259_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+------------
   1 |   3 |     * |   FALLING |      RES_PULL_UP |             IR_REC(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                LED(0) | 
-----+-----+-------+-----------+------------------+-----------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Power_Up_LCD_Pin_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   7 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+------------
   3 |   5 |     * |      NONE |         CMOS_OUT |    Back_Light_On_P(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    Back_Light_On_N(0) | 
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in IR_LCD_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.937ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.015ms
API generation phase: Elapsed time ==> 0s.640ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
