# //  Questa Sim
# //  Version 2021.2_2 linux Jun 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Project file /filespace/a/atorgerson/ECE551/FinalProjectHoffmanFiles/FinalProject.mpf was not found.
# Unable to open project.
# Loading project mp1
# Load canceled
# Load canceled
# Load canceled
# Load canceled
vlib test
vmap test test
# QuestaSim vmap 2021.2_2 Lib Mapping Utility 2021.06 Jun 19 2021
# vmap test test 
# Modifying /filespace/a/atorgerson/ece554/mp1/ece554_miniproject/mp1.mpf
vmap -del test
# QuestaSim vmap 2021.2_2 Lib Mapping Utility 2021.06 Jun 19 2021
# vmap -del test 
# Removing reference to logical library test
# Modifying /filespace/a/atorgerson/ece554/mp1/ece554_miniproject/mp1.mpf
ls
# hw
# intel_pac_rtl_ccip.pptx
# mp1.cr.mti
# mp1.mpf
# README.md
# run.do
# sw
# test
# transcript
# work
cd hw
# reading /cae/apps/data/mentor-2021/questasim/linux/../modelsim.ini
ls
# afu.json
# afu.sv
# ccip_interface_reg.sv
# ccip_std_afu.sv
# fifo.sv
# fifo_tb.sv
# filelist.txt
# run.do
do run.do
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 17:49:25 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 17:49:25 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 17:49:25 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 17:49:25 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg: (vish-3296) Unknown option '-w'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Error in macro ./run.do line 4
# Error loading design
#     while executing
# "error "Error loading design""
#     (procedure "vsim" line 158)
#     invoked from within
# "vsim fifo_tb -w "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 17:50:00 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 17:50:00 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 17:50:00 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 17:50:00 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fifo_tb 
# Start time: 17:50:01 on Sep 09,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error! Reset was not conducted properly. Expected: 0, Got:                     z
# Error, incorrect value recorded. Expected:                     1, Got:                     z
# Error, incorrect value recorded. Expected:                    -8, Got:                     z
# Error, incorrect value recorded. Expected:                     3, Got:                     z
# Error, incorrect value recorded. Expected:                 16457, Got:                     z
# Error, incorrect value recorded. Expected:              89320567, Got:                     z
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     z
# Error, incorrect value recorded. Expected:               -123567, Got:                     z
# Error, incorrect value recorded. Expected:                    55, Got:                     z
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     z
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:22:55 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# ** Error: fifo.sv(23): (vlog-2730) Undefined variable: 'data'.
# ** Error: (vlog-13069) fifo.sv(29): near "==": syntax error, unexpected ==.
# End time: 18:22:55 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /cae/apps/data/mentor-2021/questasim/linux/vlog failed.
# Error in macro ./run.do line 2
# /cae/apps/data/mentor-2021/questasim/linux/vlog failed.
#     while executing
# "vlog fifo.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:23:14 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# ** Error: (vlog-13069) fifo.sv(29): near "==": syntax error, unexpected ==.
# End time: 18:23:14 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /cae/apps/data/mentor-2021/questasim/linux/vlog failed.
# Error in macro ./run.do line 2
# /cae/apps/data/mentor-2021/questasim/linux/vlog failed.
#     while executing
# "vlog fifo.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:23:39 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:23:39 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:23:39 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:23:39 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:23:50 on Sep 09,2021, Elapsed time: 0:33:49
# Errors: 2, Warnings: 6
# vsim fifo_tb 
# Start time: 18:23:50 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                    -8
# Error! Reset was not conducted properly. Expected: 0, Got:                     3
# Error! Reset was not conducted properly. Expected: 0, Got:                 16457
# Error! Reset was not conducted properly. Expected: 0, Got:              89320567
# Error! Reset was not conducted properly. Expected: 0, Got:        58947128924718
# Error, incorrect value recorded. Expected:                     1, Got:               -123567
# Error, incorrect value recorded. Expected:                    -8, Got:                    55
# Error, incorrect value recorded. Expected:                     3, Got:                   800
# Error, incorrect value recorded. Expected:                 16457, Got:                   800
# Error, incorrect value recorded. Expected:              89320567, Got:                   800
# Error, incorrect value recorded. Expected:        58947128924718, Got:                   800
# Error, incorrect value recorded. Expected:               -123567, Got:                   800
# Error, incorrect value recorded. Expected:                    55, Got:                   800
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                   800
# Errors:          15
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:28:17 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:28:18 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:28:18 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:28:18 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:28:26 on Sep 09,2021, Elapsed time: 0:04:36
# Errors: 0, Warnings: 0
# vsim fifo_tb 
# Start time: 18:28:26 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                    -8
# Error! Reset was not conducted properly. Expected: 0, Got:                     3
# Error! Reset was not conducted properly. Expected: 0, Got:                 16457
# Error! Reset was not conducted properly. Expected: 0, Got:              89320567
# Error! Reset was not conducted properly. Expected: 0, Got:        58947128924718
# Error, incorrect value recorded. Expected:                     1, Got:               -123567
# Error, incorrect value recorded. Expected:                    -8, Got:                    55
# Error, incorrect value recorded. Expected:                     3, Got:                   800
# Error, incorrect value recorded. Expected:                 16457, Got:                   800
# Error, incorrect value recorded. Expected:              89320567, Got:                   800
# Error, incorrect value recorded. Expected:        58947128924718, Got:                   800
# Error, incorrect value recorded. Expected:               -123567, Got:                   800
# Error, incorrect value recorded. Expected:                    55, Got:                   800
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     0
# Errors:          15
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:30:31 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:30:31 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:30:31 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:30:31 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:30:37 on Sep 09,2021, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim fifo_tb 
# Start time: 18:30:37 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                    -8
# Error! Reset was not conducted properly. Expected: 0, Got:                     3
# Error! Reset was not conducted properly. Expected: 0, Got:                 16457
# Error! Reset was not conducted properly. Expected: 0, Got:              89320567
# Error! Reset was not conducted properly. Expected: 0, Got:        58947128924718
# Error, incorrect value recorded. Expected:                     1, Got:               -123567
# Error, incorrect value recorded. Expected:                    -8, Got:                    55
# Error, incorrect value recorded. Expected:                     3, Got:                   800
# Error, incorrect value recorded. Expected:                 16457, Got:                   800
# Error, incorrect value recorded. Expected:              89320567, Got:                   800
# Error, incorrect value recorded. Expected:        58947128924718, Got:                   800
# Error, incorrect value recorded. Expected:               -123567, Got:                   800
# Error, incorrect value recorded. Expected:                    55, Got:                   800
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     0
# Errors:          15
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:31:49 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# ** Error (suppressible): fifo.sv(25): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[2:0]'.
# ** Error: fifo.sv(28): (vlog-2110) Illegal reference to memory "index".
# ** Error: fifo.sv(29): (vlog-2110) Illegal reference to memory "index".
# ** Error: fifo.sv(29): (vlog-2990) Illegal operation on unpacked type.
# ** Error: fifo.sv(36): (vlog-2110) Illegal reference to memory "index".
# End time: 18:31:49 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /cae/apps/data/mentor-2021/questasim/linux/vlog failed.
# Error in macro ./run.do line 2
# /cae/apps/data/mentor-2021/questasim/linux/vlog failed.
#     while executing
# "vlog fifo.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:32:29 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:32:29 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:32:29 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:32:29 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:32:36 on Sep 09,2021, Elapsed time: 0:01:59
# Errors: 1, Warnings: 0
# vsim fifo_tb 
# Start time: 18:32:36 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     0
# Errors:           1
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:35:43 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:35:44 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:35:44 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:35:44 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:35:50 on Sep 09,2021, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
# vsim fifo_tb 
# Start time: 18:35:50 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error! Reset was not conducted properly. Expected: 0, Got:                     1
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
# Error, incorrect value recorded. Expected:                     3, Got:                     1
# Error, incorrect value recorded. Expected:                 16457, Got:                     1
# Error, incorrect value recorded. Expected:              89320567, Got:                     1
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     1
# Error, incorrect value recorded. Expected:               -123567, Got:                     1
# Error, incorrect value recorded. Expected:                    55, Got:                     1
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     0
# Errors:          16
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:36:20 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:36:20 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:36:20 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:36:20 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:36:27 on Sep 09,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim fifo_tb 
# Start time: 18:36:27 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Errors:           0
# YAHOO!!! All tests passed.
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:38:15 on Sep 09,2021
# vlog -reportprogress 300 fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:38:15 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
# Start time: 18:38:15 on Sep 09,2021
# vlog -reportprogress 300 fifo_tb.sv 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:38:16 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:38:23 on Sep 09,2021, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim fifo_tb 
# Start time: 18:38:23 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Errors:           0
# YAHOO!!! All tests passed.
# ** Note: $stop    : fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at fifo_tb.sv line 93
