Fitter report for Arcade-DoToTank
Mon Jul 11 17:34:39 2022
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jul 11 17:34:39 2022       ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                   ; Arcade-DoToTank                             ;
; Top-level Entity Name           ; sys_top                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 7,457 / 41,910 ( 18 % )                     ;
; Total registers                 ; 9758                                        ;
; Total pins                      ; 145 / 314 ( 46 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 497,282 / 5,662,720 ( 9 % )                 ;
; Total RAM Blocks                ; 71 / 553 ( 13 % )                           ;
; Total DSP Blocks                ; 34 / 112 ( 30 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.9%      ;
;     Processor 3            ;  10.0%      ;
;     Processor 4            ;   9.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action           ; Operation                                         ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                       ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Add1~18                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Add23~18                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Equal33~1                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|Add5~38                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|buf_rptr~11                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add17~22                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add47~2                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add160~49                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add161~41                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Add163~26                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~4                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~6                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~7                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~8                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN84_BDD85                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN86_BDD87                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~9                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan27~9_RESYN124_BDD125                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~0                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~4                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~5                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~6                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~7                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~8                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN88_BDD89                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~8_RESYN90_BDD91                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~9                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~9_RESYN126_BDD127                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan28~9_RESYN128_BDD129                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan31~1                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan31~10                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|LessThan43~2                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vacc~6                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|lev_dec_v~0                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|lev_dec_v~0_RESYN132_BDD133                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_dev~4                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN120_BDD121                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_dev~4_RESYN122_BDD123                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_off~5                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_off~5_RESYN150_BDD151                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_primv[0]~3_RESYN144_BDD145                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_primv[1]~7_RESYN148_BDD149                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; cnt[0]~6                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; cnt[0]~8                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ddr_svc:ddr_svc|state~2                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|A5_2_d                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|cpudata_in[7]~3                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|cpudata_in[7]~24                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|ls74:icA5|q2~5                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add2~21                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal3~0                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal4~0                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal5~2                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan1~1                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add3~18                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[0]~8                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; hdmi_config:hdmi_config|Mux22~0                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; hdmi_config:hdmi_config|Mux24~25                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM83                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~5                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM81                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM79                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM77                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM75                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM73                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM71                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM69                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM67                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM65                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM63                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM61                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM59                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM57                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM55                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM53                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM51                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM49                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM47                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM45                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM43                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM41                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG36_RTM038                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM37                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM039                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM039                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add17~10                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add19~69                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add20~6                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add22~26                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add24~38                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~0                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~1                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~2_RESYN98_BDD99                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~2_RESYN100_BDD101                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~3                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~4                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~4_RESYN142_BDD143                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~5                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~6                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal9~8                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN136_BDD137                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN94_BDD95                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN96_BDD97                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Equal12~6                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|ShiftRight0~0                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|always3~4                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|always3~6                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|always3~6_RESYN112_BDD113                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|always3~6_RESYN114_BDD115                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~4                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_de~8                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN138_BDD139                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_de~8_RESYN140_BDD141                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~2                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~18                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~23                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~24                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~25_RESYN116_BDD117                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]~0                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]~0_RESYN104_BDD105                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]~0_RESYN106_BDD107                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]~1                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]~1_RESYN108_BDD109                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]~1_RESYN110_BDD111                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixsz~0                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|pixsz~0_RESYN118_BDD119                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|v_cnt[4]~4                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|v_cnt[4]~4_RESYN146_BDD147                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|v_cnt~5                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|Add17~10                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|Add19~81                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|Add20~18                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|Add22~2                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|Add24~30                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|Equal12~4                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_comb_bita0~COUT                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~0                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|h_osd_start~3                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~2                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|osd_vcnt~14                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|v_cnt~5                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~45                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~14                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~117                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~125                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~138                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~140                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~141                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~187                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~188                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~286                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~324                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~325                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~326                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~327                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~331                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~14                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~268                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[7]~107                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~14                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~2                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~4                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~21                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~23                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~74                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~6                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~11                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~6                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~2                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~14                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~2                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~0                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~29                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~8                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~2                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add5~2_RESYN130_BDD131                                                                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add10~21_RESYN134_BDD135                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36_RTM035                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM034                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM034                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM3                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM5                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[5]                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM23                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM25                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM31                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM33                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[7]                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM19                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM21                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM29                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[9]                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM7                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM9                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM17                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM27                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[11]                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM11                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM13                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[13]                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]_OTERM15                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                                                                                                                                                ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                                                                                                                                               ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                                                                                                                                                       ; AX               ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[0]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a0                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[1]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a1                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[2]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a2                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[3]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a3                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[4]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a4                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[5]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a5                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[6]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a6                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma[7]                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ram_block1a7                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; FB_FMT[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; FB_FMT[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; LFB_BASE[7]                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; LFB_BASE[22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; LFB_BASE[23]                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; LFB_BASE[30]                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; acx_att[1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; acx_att[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; alsa:alsa|acc[17]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|acc[19]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|acc[20]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|acc[22]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|buf_len[8]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; alsa:alsa|buf_len[10]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|buf_wptr[9]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|buf_wptr[13]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; alsa:alsa|data2[6]                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[7]                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[9]                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|data2[27]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[29]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[34]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[35]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[37]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[39]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[41]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[49]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[53]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[56]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[56]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[58]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[59]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|spicnt[6]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|avl_read_sr                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_read_sr~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|avl_write_sr                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_write_sr~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_acpt[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_adrsi[15]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_adrsi[22]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_de_delay[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|i_de_pre                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_pre~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_divcpt[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divcpt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_divstart                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divstart~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hacc[5]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hacc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hacc[9]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hacc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hacc[12]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hacc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hbcpt[1]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hbcpt[2]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hburst[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hburst[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hburst[4]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hburst[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_hcpt[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hcpt[2]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_hmax[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hmax[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hpix1.b[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.b[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hpix1.g[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.g[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hpix1.g[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.g[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hsize[9]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hsize[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_lrad[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_lwad[2]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_pushend                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pushend~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_shift[17]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[18]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[19]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[22]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[23]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[25]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[27]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[28]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[32]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[33]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[34]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[35]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[35]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[37]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[37]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[38]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[39]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[41]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[41]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[44]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[45]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[46]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[47]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[48]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[48]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[49]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[50]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[50]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[51]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[57]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[58]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[61]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[61]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[62]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[62]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[63]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[63]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[67]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[67]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[69]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[69]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[70]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[70]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[71]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[71]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[73]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[73]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[76]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[77]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[77]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[79]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[79]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[80]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[80]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[85]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[85]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[89]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[89]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[91]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[91]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[92]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[92]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[95]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[95]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[98]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[98]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[99]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[99]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_shift[100]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[100]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[101]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[101]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[102]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[102]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[104]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[104]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[105]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[105]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[107]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[107]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[114]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[114]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[117]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[117]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[118]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[118]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_shift[119]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[119]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_wad[2]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_wdelay[1]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|i_wreq_mem                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wreq_mem~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_write                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_write~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_dcpt[11]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_dcptv[1][2]                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ascal:ascal|o_divcpt[1]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_divcpt[3]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_divrun                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divrun~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_dshi[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dshi[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hbcpt[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_state.sWAITREAD                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sWAITREAD~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|ch~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[0]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[4]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[4]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[6]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; cfg_custom_p1[3]                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; cfg_custom_p1[5]                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; cfg_custom_p2[0]                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; cfg_custom_p2[1]                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; cfg_custom_p2[5]                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; cfg_custom_p2[8]                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; cfg_custom_p2[10]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cfg_custom_p2[11]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cfg_custom_p2[16]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cfg_custom_p2[19]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cfg_custom_p2[24]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cfg_custom_p2[26]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cfg_custom_p2[30]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; cnt[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; cnt[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; csync:csync_hdmi|h_cnt[15]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; deb_user[2]                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_user[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; div[10]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; div[23]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; div[27]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; div[31]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|ab[12]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|ab[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|ABH[6]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|ABH[6]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|ABH[7]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|ABH[7]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|C                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|C~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|D                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|D~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|DIHOLD[3]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|DIHOLD[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|Z                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|Z~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.ABSX2                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.ABSX2~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.BRA2                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.BRA2~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.JSR2                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.JSR2~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.PUSH1                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.PUSH1~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.RTS2                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.RTS2~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|ls161:icE6|data[3]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|ls161:icE6|data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; emu:emu|Tankb_fpga:tankb|ram2114_DP:icE1_J1|ram_rtl_0_bypass[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|Tankb_fpga:tankb|ram2114_DP:icE1_J1|ram_rtl_0_bypass[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_B[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_B[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_DE                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_DE~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_R[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_R[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|old_hde                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|old_hde~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[4]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[5]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[4]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[5]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[9]                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[9]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[15]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[18]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[31]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[31]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~reg1                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~reg1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~reg1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~reg1                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~reg1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; hss[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hss[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; hss[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hss[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; line_cnt[8]                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; mcp23009:mcp23009|idx[2]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; mcp23009:mcp23009|rw                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|rw~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; mcp23009:mcp23009|state.00                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|state.00~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; mcp23009:mcp23009|timeout[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|timeout[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM75                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~17_OTERM75DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM57                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~53_OTERM57DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; osd:hdmi_osd|bcnt[1]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|bcnt[3]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|cmd[5]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|cmd[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[2]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[7]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|h_cnt[10]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[11]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[15]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[18]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[19]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|h_cnt[21]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[3]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[5]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[7]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|pixcnt[16]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[18]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|bcnt[5]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; osd:vga_osd|h_cnt[9]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|h_cnt[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|hs_out                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|hs_out~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infoh[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|infow[5]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infow[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|infox[2]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infox[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|infox[6]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infox[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; osd:vga_osd|infox[11]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infox[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; osd:vga_osd|pixcnt[14]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|pixcnt[16]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; osd:vga_osd|rot[0]                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|rot[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|vs1                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:HDMI_scanlines|vs1~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:VGA_scanlines|scanline[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]~DUPLICATE                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|counter_reg_bit[2]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_a9i:auto_generated|counter_reg_bit[4]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_a9i:auto_generated|counter_reg_bit[4]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; state[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sync_fix:sync_h|cnt[5]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sync_fix:sync_h|cnt[11]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sync_fix:sync_h|cnt[12]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sync_fix:sync_h|cnt[24]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sync_fix:sync_h|cnt[31]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sync_fix:sync_h|pos[29]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|pos[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[37]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[37]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[4]                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[4]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[15]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[19]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[20]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[20]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[22]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[22]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[10]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[10]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[8]                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[21]                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[22]                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[22]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|init_reset_deasserted                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|init_reset_deasserted~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|lock_stage                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|lock_stage~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[4]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; sysmem_lite:sysmem|timeout[8]                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; sysmem_lite:sysmem|timeout[13]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sysmem_lite:sysmem|timeout[18]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sysmem_lite:sysmem|timeout[24]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; vcnt[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vcnt[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vde                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vde~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|din1[14]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|din1[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_out:vga_out|pr_2[15]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pr_2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_out:vga_out|pr_2[18]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pr_2[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; vga_out:vga_out|y_2[11]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_out|y_2[13]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|din1[13]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|din1[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pb_1g[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; videow[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; videow[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Input Register                   ; sys_top        ;              ; SDRAM_DQ[*]                                ; ON              ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; SDRAM_*                                    ; ON              ; QSF Assignment                 ;
; Fast Output Enable Register           ; sys_top        ;              ; SDRAM_DQ[*]                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22838 ) ; 0.00 % ( 0 / 22838 )       ; 0.00 % ( 0 / 22838 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22838 ) ; 0.00 % ( 0 / 22838 )       ; 0.00 % ( 0 / 22838 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 21875 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 182 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 722 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 59 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/output_files/Arcade-DoToTank.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,457 / 41,910        ; 18 %  ;
; ALMs needed [=A-B+C]                                        ; 7,457                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,799 / 41,910        ; 21 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,760                 ;       ;
;         [b] ALMs used for LUT logic                         ; 4,098                 ;       ;
;         [c] ALMs used for registers                         ; 1,941                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,387 / 41,910        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 44                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,171 / 4,191         ; 28 %  ;
;     -- Logic LABs                                           ; 1,171                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 11,660                ;       ;
;     -- 7 input functions                                    ; 201                   ;       ;
;     -- 6 input functions                                    ; 2,393                 ;       ;
;     -- 5 input functions                                    ; 1,641                 ;       ;
;     -- 4 input functions                                    ; 1,663                 ;       ;
;     -- <=3 input functions                                  ; 5,762                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,149                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 9,729                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,401 / 83,820        ; 11 %  ;
;         -- Secondary logic registers                        ; 328 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,401                 ;       ;
;         -- Routing optimization registers                   ; 328                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 29                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 71 / 553              ; 13 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 497,282 / 5,662,720   ; 9 %   ;
; Total block memory implementation bits                      ; 727,040 / 5,662,720   ; 13 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 34 / 112              ; 30 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 11                    ;       ;
;     -- Global clocks                                        ; 10 / 16               ; 63 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.9% / 6.8% / 7.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.2% / 28.0% / 25.7% ;       ;
; Maximum fan-out                                             ; 2308                  ;       ;
; Highest non-global fan-out                                  ; 500                   ;       ;
; Total fan-out                                               ; 82580                 ;       ;
; Average fan-out                                             ; 3.44                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7198 / 41910 ( 17 % ) ; 58 / 41910 ( < 1 % ) ; 201 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7198                  ; 58                   ; 201                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8439 / 41910 ( 20 % ) ; 75 / 41910 ( < 1 % ) ; 287 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2653                  ; 21                   ; 86                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4012                  ; 29                   ; 58                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1774                  ; 25                   ; 143                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1285 / 41910 ( 3 % )  ; 18 / 41910 ( < 1 % ) ; 87 / 41910 ( < 1 % )           ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 44 / 41910 ( < 1 % )  ; 1 / 41910 ( < 1 % )  ; 1 / 41910 ( < 1 % )            ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 1                    ; 1                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 44                    ; 0                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 1131 / 4191 ( 27 % )  ; 10 / 4191 ( < 1 % )  ; 36 / 4191 ( < 1 % )            ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1131                  ; 10                   ; 36                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 11308                 ; 91                   ; 261                            ; 0                              ;
;     -- 7 input functions                                    ; 200                   ; 0                    ; 1                              ; 0                              ;
;     -- 6 input functions                                    ; 2327                  ; 12                   ; 54                             ; 0                              ;
;     -- 5 input functions                                    ; 1575                  ; 24                   ; 42                             ; 0                              ;
;     -- 4 input functions                                    ; 1614                  ; 18                   ; 31                             ; 0                              ;
;     -- <=3 input functions                                  ; 5592                  ; 37                   ; 133                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1922                  ; 24                   ; 203                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 8853 / 83820 ( 11 % ) ; 91 / 83820 ( < 1 % ) ; 457 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 311 / 83820 ( < 1 % ) ; 6 / 83820 ( < 1 % )  ; 11 / 83820 ( < 1 % )           ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 8853                  ; 91                   ; 457                            ; 0                              ;
;         -- Routing optimization registers                   ; 311                   ; 6                    ; 11                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 140                   ; 0                    ; 0                              ; 5                              ;
; I/O registers                                               ; 27                    ; 0                    ; 0                              ; 2                              ;
; Total block memory bits                                     ; 448130                ; 0                    ; 49152                          ; 0                              ;
; Total block memory implementation bits                      ; 665600                ; 0                    ; 61440                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 65 / 553 ( 11 % )     ; 0 / 553 ( 0 % )      ; 6 / 553 ( 1 % )                ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 34 / 112 ( 30 % )     ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 11 / 116 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 27 / 400 ( 6 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 1 / 400 ( < 1 % )              ;
; Clock select block                                          ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )                 ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                 ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 3 / 6 ( 50 % )                 ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 9784                  ; 140                  ; 761                            ; 283                            ;
;     -- Registered Input Connections                         ; 9363                  ; 105                  ; 504                            ; 0                              ;
;     -- Output Connections                                   ; 551                   ; 242                  ; 34                             ; 10141                          ;
;     -- Registered Output Connections                        ; 256                   ; 242                  ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 82240                 ; 933                  ; 3219                           ; 10585                          ;
;     -- Registered Connections                               ; 43023                 ; 721                  ; 1790                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 62                    ; 0                    ; 238                            ; 10035                          ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 233                            ; 129                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 238                   ; 233                  ; 64                             ; 260                            ;
;     -- hard_block:auto_generated_inst                       ; 10035                 ; 129                  ; 260                            ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 19                    ; 45                   ; 87                             ; 289                            ;
;     -- Output Ports                                         ; 105                   ; 62                   ; 27                             ; 264                            ;
;     -- Bidir Ports                                          ; 32                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 11                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 13                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 14                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 10                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 24                             ; 24                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 15                             ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1220                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 174                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)        ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3] ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)          ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)            ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)            ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)            ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_HDD       ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y74_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y80_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y76_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 600000 to 300000 Hz        ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 720.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 41.666667 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 111.111111 MHz             ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 72                         ;
;     -- N Counter                                                                                                                            ; 5                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 18.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 40                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 16.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 45                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 4.0 MHz                    ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 180                        ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |sys_top                                                                                                                                ; 7456.5 (701.4)       ; 8798.0 (936.7)                   ; 1386.5 (241.6)                                    ; 45.0 (6.3)                       ; 0.0 (0.0)            ; 11660 (1120)        ; 9729 (1188)               ; 29 (29)       ; 497282            ; 71    ; 34         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                                                                                                                                            ; sys_top                           ; work         ;
;    |alsa:alsa|                                                                                                                          ; 261.8 (261.8)        ; 369.0 (369.0)                    ; 107.2 (107.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 399 (399)           ; 548 (548)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                                                                                                                                                  ; alsa                              ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;       |ddio_out_b2j:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                                                                                                                                                        ; ddio_out_b2j                      ; work         ;
;    |ascal:ascal|                                                                                                                        ; 1543.1 (1538.8)      ; 1971.2 (1966.8)                  ; 441.2 (441.1)                                     ; 13.2 (13.2)                      ; 0.0 (0.0)            ; 2286 (2278)         ; 2452 (2445)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                                                                                                                                                ; ascal                             ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                                                                     ; 4.3 (0.0)            ; 4.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;          |shift_taps_tuu:auto_generated|                                                                                                ; 4.3 (2.7)            ; 4.4 (2.7)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                                                                                                                                                      ; shift_taps_tuu                    ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                                                                                                                                          ; altsyncram_lr91                   ; work         ;
;             |cntr_uhf:cntr1|                                                                                                            ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1                                                                                                                                                                                                                                                       ; cntr_uhf                          ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_g9j1                   ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_89q1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_89q1                   ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_32k1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_32k1                   ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_ikn1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_ikn1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_ikn1                   ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_ccn1                   ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_ccn1                   ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_ccn1                   ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_ccn1                   ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_7bo1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_7bo1                   ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_2aj1                   ; work         ;
;    |audio_out:audio_out|                                                                                                                ; 778.5 (65.3)         ; 858.7 (66.2)                     ; 91.2 (0.8)                                        ; 11.0 (0.0)                       ; 0.0 (0.0)            ; 1286 (126)          ; 852 (84)                  ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                                                                                                                                                        ; audio_out                         ; work         ;
;       |DC_blocker:dcb_l|                                                                                                                ; 69.3 (69.3)          ; 69.5 (69.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                                                                                                                                                       ; DC_blocker                        ; work         ;
;       |DC_blocker:dcb_r|                                                                                                                ; 69.3 (69.3)          ; 71.2 (71.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                                                                                                                                                       ; DC_blocker                        ; work         ;
;       |IIR_filter:IIR_filter|                                                                                                           ; 413.0 (34.3)         ; 450.2 (60.7)                     ; 48.2 (29.3)                                       ; 11.0 (3.0)                       ; 0.0 (0.0)            ; 699 (57)            ; 322 (82)                  ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                                                                                                                                                  ; IIR_filter                        ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                                                                     ; 112.9 (112.9)        ; 130.0 (130.0)                    ; 19.5 (19.5)                                       ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                                                                                                                                                         ; iir_filter_tap                    ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                                                                     ; 134.0 (134.0)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                                                                                                                                                         ; iir_filter_tap                    ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                                                                     ; 131.1 (131.1)        ; 129.0 (129.0)                    ; 0.0 (0.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                                                                                                                                                         ; iir_filter_tap                    ; work         ;
;       |aud_mix_top:audmix_l|                                                                                                            ; 44.7 (44.7)          ; 55.5 (55.5)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                                                                                                                                                   ; aud_mix_top                       ; work         ;
;       |aud_mix_top:audmix_r|                                                                                                            ; 44.1 (44.1)          ; 54.0 (54.0)                      ; 9.9 (9.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                                                                                                                                                   ; aud_mix_top                       ; work         ;
;       |i2s:i2s|                                                                                                                         ; 20.8 (20.8)          ; 34.0 (34.0)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                                                                                                                                                ; i2s                               ; work         ;
;       |sigma_delta_dac:sd_l|                                                                                                            ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                                                                                                                                                   ; sigma_delta_dac                   ; work         ;
;       |sigma_delta_dac:sd_r|                                                                                                            ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                                                                                                                                                   ; sigma_delta_dac                   ; work         ;
;       |spdif:toslink|                                                                                                                   ; 32.2 (32.2)          ; 38.7 (38.7)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                                                                                                                                          ; spdif                             ; work         ;
;    |csync:csync_hdmi|                                                                                                                   ; 23.7 (23.7)          ; 32.5 (32.5)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                                                                                                                                           ; csync                             ; work         ;
;    |csync:csync_vga|                                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                                                                                                                                            ; csync                             ; work         ;
;    |ddr_svc:ddr_svc|                                                                                                                    ; 28.2 (28.2)          ; 85.0 (85.0)                      ; 56.8 (56.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                                                                                                                                            ; ddr_svc                           ; work         ;
;    |emu:emu|                                                                                                                            ; 551.6 (1.5)          ; 635.5 (1.5)                      ; 84.2 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 860 (3)             ; 653 (3)                   ; 0 (0)         ; 120832            ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                                                                                                                                                    ; emu                               ; work         ;
;       |Tankb_fpga:tankb|                                                                                                                ; 360.0 (26.3)         ; 383.0 (33.6)                     ; 23.0 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 550 (47)            ; 272 (6)                   ; 0 (0)         ; 114688            ; 13    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb                                                                                                                                                                                                                                                                                                                   ; Tankb_fpga                        ; work         ;
;          |arlet_6502:my_cpu|                                                                                                            ; 304.2 (7.8)          ; 311.5 (9.0)                      ; 7.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 458 (2)             ; 222 (24)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu                                                                                                                                                                                                                                                                                                 ; arlet_6502                        ; work         ;
;             |cpu:arlet_cpu|                                                                                                             ; 296.4 (271.7)        ; 302.5 (279.0)                    ; 6.1 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 456 (421)           ; 198 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu                                                                                                                                                                                                                                                                                   ; cpu                               ; work         ;
;                |ALU:ALU|                                                                                                                ; 23.5 (23.5)          ; 23.5 (23.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|ALU:ALU                                                                                                                                                                                                                                                                           ; ALU                               ; work         ;
;          |clock:cpu_clk1|                                                                                                               ; 0.7 (0.3)            ; 0.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|clock:cpu_clk1                                                                                                                                                                                                                                                                                                    ; clock                             ; work         ;
;             |ls74:LS74|                                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|clock:cpu_clk1|ls74:LS74                                                                                                                                                                                                                                                                                          ; ls74                              ; work         ;
;          |ls107:icA6_1|                                                                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls107:icA6_1                                                                                                                                                                                                                                                                                                      ; ls107                             ; work         ;
;          |ls107:icA6_2|                                                                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls107:icA6_2                                                                                                                                                                                                                                                                                                      ; ls107                             ; work         ;
;          |ls139:icD4_1|                                                                                                                 ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls139:icD4_1                                                                                                                                                                                                                                                                                                      ; ls139                             ; work         ;
;          |ls161:icB6|                                                                                                                   ; 2.3 (2.3)            ; 4.3 (4.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls161:icB6                                                                                                                                                                                                                                                                                                        ; ls161                             ; work         ;
;          |ls161:icC6|                                                                                                                   ; 2.3 (2.3)            ; 3.6 (3.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls161:icC6                                                                                                                                                                                                                                                                                                        ; ls161                             ; work         ;
;          |ls161:icD6|                                                                                                                   ; 3.4 (3.4)            ; 5.0 (5.0)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls161:icD6                                                                                                                                                                                                                                                                                                        ; ls161                             ; work         ;
;          |ls161:icE6|                                                                                                                   ; 1.7 (1.7)            ; 5.0 (5.0)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls161:icE6                                                                                                                                                                                                                                                                                                        ; ls161                             ; work         ;
;          |ls259:icJ4|                                                                                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls259:icJ4                                                                                                                                                                                                                                                                                                        ; ls259                             ; work         ;
;          |ls42:icF4|                                                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls42:icF4                                                                                                                                                                                                                                                                                                         ; ls42                              ; work         ;
;          |ls74:icA5|                                                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls74:icA5                                                                                                                                                                                                                                                                                                         ; ls74                              ; work         ;
;          |ls74:icD5|                                                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls74:icD5                                                                                                                                                                                                                                                                                                         ; ls74                              ; work         ;
;          |ls74:icF5|                                                                                                                    ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ls74:icF5                                                                                                                                                                                                                                                                                                         ; ls74                              ; work         ;
;          |ram2114:icF1_K1|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114:icF1_K1                                                                                                                                                                                                                                                                                                   ; ram2114                           ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114:icF1_K1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_2pf1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114:icF1_K1|altsyncram:ram_rtl_0|altsyncram_2pf1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_2pf1                   ; work         ;
;          |ram2114_DP:icE1_J1|                                                                                                           ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114_DP:icE1_J1                                                                                                                                                                                                                                                                                                ; ram2114_DP                        ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114_DP:icE1_J1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_i5o1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114_DP:icE1_J1|altsyncram:ram_rtl_0|altsyncram_i5o1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_i5o1                   ; work         ;
;          |ram2114_DP:icH1_L1|                                                                                                           ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114_DP:icH1_L1                                                                                                                                                                                                                                                                                                ; ram2114_DP                        ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114_DP:icH1_L1|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_i5o1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|ram2114_DP:icH1_L1|altsyncram:ram_rtl_0|altsyncram_i5o1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_i5o1                   ; work         ;
;          |rom2716_a:icA1|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_a:icA1                                                                                                                                                                                                                                                                                                    ; rom2716_a                         ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_a:icA1|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_std1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_a:icA1|altsyncram:rom_rtl_0|altsyncram_std1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_std1                   ; work         ;
;          |rom2716_b:icB1|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_b:icB1                                                                                                                                                                                                                                                                                                    ; rom2716_b                         ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_b:icB1|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_1ud1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_b:icB1|altsyncram:rom_rtl_0|altsyncram_1ud1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_1ud1                   ; work         ;
;          |rom2716_c:icC1|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_c:icC1                                                                                                                                                                                                                                                                                                    ; rom2716_c                         ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_c:icC1|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_0ud1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_c:icC1|altsyncram:rom_rtl_0|altsyncram_0ud1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_0ud1                   ; work         ;
;          |rom2716_d:icD1|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_d:icD1                                                                                                                                                                                                                                                                                                    ; rom2716_d                         ; work         ;
;             |altsyncram:rom_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_d:icD1|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_4ud1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Tankb_fpga:tankb|rom2716_d:icD1|altsyncram:rom_rtl_0|altsyncram_4ud1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_4ud1                   ; work         ;
;       |arcade_video:arcade_video|                                                                                                       ; 59.6 (0.8)           ; 80.0 (1.3)                       ; 20.4 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (2)              ; 131 (2)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video                                                                                                                                                                                                                                                                                                          ; arcade_video                      ; work         ;
;          |video_mixer:video_mixer|                                                                                                      ; 58.8 (20.1)          ; 78.7 (21.7)                      ; 19.9 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (26)             ; 129 (56)                  ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer                                                                                                                                                                                                                                                                                  ; video_mixer                       ; work         ;
;             |gamma_corr:gamma|                                                                                                          ; 6.2 (6.2)            ; 22.8 (22.8)                      ; 16.7 (16.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 46 (46)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                                                                                                                 ; gamma_corr                        ; work         ;
;                |altsyncram:gamma_curve_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                   |altsyncram_3aj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated                                                                                                                                                                                                     ; altsyncram_3aj1                   ; work         ;
;             |scandoubler:sd|                                                                                                            ; 32.5 (32.5)          ; 34.2 (34.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                                                                                                                   ; scandoubler                       ; work         ;
;       |hps_io:hps_io|                                                                                                                   ; 130.0 (59.5)         ; 170.5 (71.7)                     ; 40.8 (12.5)                                       ; 0.3 (0.2)                        ; 0.0 (0.0)            ; 220 (97)            ; 247 (69)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                                                                                                                                                      ; hps_io                            ; work         ;
;          |confstr_rom:confstr_rom|                                                                                                      ; 13.1 (13.1)          ; 14.2 (14.2)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                                                                                                                                              ; confstr_rom                       ; work         ;
;          |video_calc:video_calc|                                                                                                        ; 57.5 (57.5)          ; 84.7 (84.7)                      ; 27.2 (27.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                                                                                                                                                ; video_calc                        ; work         ;
;       |pll:pll|                                                                                                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                                                                                                                                            ; pll                               ; pll          ;
;          |pll_0002:pll_inst|                                                                                                            ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                          ; pll_0002                          ; pll          ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                  ; altera_pll                        ; work         ;
;    |hdmi_config:hdmi_config|                                                                                                            ; 146.7 (89.9)         ; 152.1 (93.5)                     ; 5.4 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (127)           ; 72 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                                                                                                                                                    ; hdmi_config                       ; work         ;
;       |i2c:i2c_av|                                                                                                                      ; 56.7 (56.7)          ; 58.6 (58.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                                                                                                                                                         ; i2c                               ; work         ;
;    |mcp23009:mcp23009|                                                                                                                  ; 91.0 (28.2)          ; 92.7 (29.2)                      ; 1.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (54)            ; 112 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                                                                                                                                          ; mcp23009                          ; work         ;
;       |i2c:i2c|                                                                                                                         ; 62.8 (62.8)          ; 63.5 (63.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                                                                                                                                                  ; i2c                               ; work         ;
;    |osd:hdmi_osd|                                                                                                                       ; 539.0 (539.0)        ; 565.9 (565.9)                    ; 27.9 (27.9)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 904 (904)           ; 577 (577)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                                                                                                                                               ; osd                               ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_i6k1                   ; work         ;
;    |osd:vga_osd|                                                                                                                        ; 550.9 (540.9)        ; 571.8 (561.3)                    ; 22.4 (21.9)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 934 (914)           ; 575 (561)                 ; 0 (0)         ; 32912             ; 6     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                                                                                                                                                ; osd                               ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                                                                      ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 9 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                                                                                                                                                     ; altshift_taps                     ; work         ;
;          |shift_taps_ftu:auto_generated|                                                                                                ; 6.5 (2.5)            ; 6.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 9 (3)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                                                                                                                                                       ; shift_taps_ftu                    ; work         ;
;             |altsyncram_po91:altsyncram5|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5                                                                                                                                                                                                                                           ; altsyncram_po91                   ; work         ;
;             |cntr_shf:cntr1|                                                                                                            ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1                                                                                                                                                                                                                                                        ; cntr_shf                          ; work         ;
;       |altshift_taps:rdout2_rtl_1|                                                                                                      ; 3.3 (0.0)            ; 4.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1                                                                                                                                                                                                                                                                                                     ; altshift_taps                     ; work         ;
;          |shift_taps_0vu:auto_generated|                                                                                                ; 3.3 (0.8)            ; 4.0 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated                                                                                                                                                                                                                                                                       ; shift_taps_0vu                    ; work         ;
;             |altsyncram_nr91:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                                                                                                                                           ; altsyncram_nr91                   ; work         ;
;             |cntr_ohf:cntr1|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                        ; cntr_ohf                          ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_i6k1                   ; work         ;
;    |pll_audio:pll_audio|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                                                                                                                                                        ; pll_audio                         ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                                                                                                                                          ; pll_audio_0002                    ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                  ; altera_pll                        ; work         ;
;    |pll_cfg:pll_cfg|                                                                                                                    ; 951.3 (0.0)          ; 1054.1 (0.0)                     ; 109.7 (0.0)                                       ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1444 (0)            ; 634 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                                                                                                                                            ; pll_cfg                           ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                                                            ; 951.3 (0.0)          ; 1054.1 (0.0)                     ; 109.7 (0.0)                                       ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1444 (0)            ; 634 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                                                                                                                                                       ; altera_pll_reconfig_top           ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                          ; 951.3 (821.8)        ; 1054.1 (905.8)                   ; 109.7 (90.3)                                      ; 7.0 (6.3)                        ; 0.0 (0.0)            ; 1444 (1206)         ; 634 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                   ; altera_pll_reconfig_core          ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                      ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                              ; altera_std_synchronizer           ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                                                                  ; 70.4 (70.4)          ; 84.5 (84.5)                      ; 14.8 (14.8)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                          ; dprio_mux                         ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                                                      ; 40.9 (37.9)          ; 42.9 (37.9)                      ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (72)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                              ; dyn_phase_shift                   ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                           ; generic_lcell_comb                ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                           ; generic_lcell_comb                ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                           ; generic_lcell_comb                ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                           ; generic_lcell_comb                ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                           ; generic_lcell_comb                ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                                                      ; 5.3 (5.3)            ; 7.0 (7.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                              ; fpll_dprio_init                   ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                               ; generic_lcell_comb                ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                 ; generic_lcell_comb                ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                                                                ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                        ; self_reset                        ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                                                                  ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                                                                                                                                          ; pll_hdmi                          ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                                                                     ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                                                                                                                                              ; pll_hdmi_0002                     ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                     ; altera_cyclonev_pll               ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                     ; altera_cyclonev_pll_base          ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                        ; dps_extra_kick                    ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                                                          ; 543.1 (543.1)        ; 569.2 (569.2)                    ; 29.5 (29.5)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 797 (797)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                                                                                                                                                  ; pll_hdmi_adj                      ; work         ;
;    |scanlines:HDMI_scanlines|                                                                                                           ; 33.5 (30.5)          ; 37.0 (34.0)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 17 (12)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                                                                                                                                                   ; scanlines                         ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                                                                                                                                         ; altshift_taps                     ; work         ;
;          |shift_taps_uuu:auto_generated|                                                                                                ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                                                                                                                           ; shift_taps_uuu                    ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                                                                                                                                               ; altsyncram_jr91                   ; work         ;
;             |cntr_phf:cntr1|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                            ; cntr_phf                          ; work         ;
;    |scanlines:VGA_scanlines|                                                                                                            ; 27.8 (24.8)          ; 28.8 (25.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (51)             ; 14 (9)                    ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                                                                                                                                                    ; scanlines                         ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                     ; work         ;
;          |shift_taps_uuu:auto_generated|                                                                                                ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_uuu                    ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                                                                                                                                                ; altsyncram_jr91                   ; work         ;
;             |cntr_phf:cntr1|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                             ; cntr_phf                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 57.6 (0.5)           ; 74.0 (0.5)                       ; 17.0 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 57.1 (0.0)           ; 73.5 (0.0)                       ; 17.0 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 57.1 (0.0)           ; 73.5 (0.0)                       ; 17.0 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 57.1 (0.7)           ; 73.5 (1.8)                       ; 17.0 (1.2)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 97 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 56.4 (0.0)           ; 71.7 (0.0)                       ; 15.8 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 56.4 (35.9)          ; 71.7 (47.9)                      ; 15.8 (12.0)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 89 (56)             ; 92 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.4 (9.4)            ; 11.5 (11.5)                      ; 2.7 (2.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.1 (11.1)          ; 12.2 (12.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 200.9 (1.2)          ; 286.0 (6.3)                      ; 85.5 (5.2)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 261 (2)             ; 468 (12)                  ; 0 (0)         ; 49152             ; 6     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 199.8 (0.0)          ; 279.7 (0.0)                      ; 80.3 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 259 (0)             ; 456 (0)                   ; 0 (0)         ; 49152             ; 6     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 199.8 (47.2)         ; 279.7 (69.8)                     ; 80.3 (22.6)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 259 (70)            ; 456 (110)                 ; 0 (0)         ; 49152             ; 6     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 14.2 (13.5)          ; 39.5 (38.8)                      ; 25.3 (25.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 6     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ue84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 6     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ue84:auto_generated                                                                                                                                                 ; altsyncram_ue84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.3 (3.3)            ; 6.8 (6.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45.7 (45.7)          ; 54.9 (54.9)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (92)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5.0 (0.3)            ; 24.0 (0.3)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (1)               ; 47 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 3.2 (0.0)            ; 16.3 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0.0 (0.0)            ; 9.0 (9.0)                        ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 3.2 (0.0)            ; 7.3 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1.3 (1.1)            ; 5.4 (1.1)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.0 (0.0)            ; 4.3 (4.3)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 53.8 (4.5)           ; 53.8 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (9)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_f7i:auto_generated|                                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated                                                             ; cntr_f7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_a9i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_a9i:auto_generated                                                                            ; cntr_a9i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 17.9 (17.9)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync_fix:sync_h|                                                                                                                    ; 41.8 (41.8)          ; 54.0 (54.0)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                                                                                                                                            ; sync_fix                          ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                                                              ; 53.3 (0.3)           ; 63.0 (0.5)                       ; 9.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                                                                                                                                                      ; sys_umuldiv                       ; work         ;
;       |sys_udiv:udiv|                                                                                                                   ; 26.0 (26.0)          ; 30.0 (30.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                                                                                                                                                        ; sys_udiv                          ; work         ;
;       |sys_umul:umul|                                                                                                                   ; 27.0 (27.0)          ; 32.5 (32.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                                                                                                                                                        ; sys_umul                          ; work         ;
;    |sysmem_lite:sysmem|                                                                                                                 ; 99.2 (22.6)          ; 115.2 (22.9)                     ; 16.1 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (43)            ; 160 (41)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                                                                                                                                                         ; sysmem_lite                       ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                                                            ; 19.1 (19.1)          ; 19.1 (19.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                                                                                                                                                    ; f2sdram_safe_terminator           ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                                                            ; 56.4 (56.4)          ; 72.3 (72.3)                      ; 15.9 (15.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                                                                                                                                                    ; f2sdram_safe_terminator           ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                              ; sysmem_HPS_fpga_interfaces        ; work         ;
;    |vga_out:vga_out|                                                                                                                    ; 105.5 (105.5)        ; 115.3 (115.3)                    ; 9.9 (9.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 191 (191)           ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                                                                                                                                            ; vga_out                           ; work         ;
;    |vga_out:vga_scaler_out|                                                                                                             ; 122.5 (118.7)        ; 126.5 (122.7)                    ; 4.1 (4.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 215 (208)           ; 173 (168)                 ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                                                                                                                                                     ; vga_out                           ; work         ;
;       |altshift_taps:din1_rtl_0|                                                                                                        ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                                                                                                                                            ; altshift_taps                     ; work         ;
;          |shift_taps_puu:auto_generated|                                                                                                ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                                                                                                                                              ; shift_taps_puu                    ; work         ;
;             |altsyncram_br91:altsyncram4|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                                                                                                                                                  ; altsyncram_br91                   ; work         ;
;             |cntr_ohf:cntr1|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                               ; cntr_ohf                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_MCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                     ;                   ;         ;
; ADC_SDO                                         ;                   ;         ;
; SW[2]                                           ;                   ;         ;
; SDIO_DAT[3]                                     ;                   ;         ;
; SDIO_CMD                                        ;                   ;         ;
; IO_SDA                                          ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3     ; 1                 ; 0       ;
; HDMI_I2C_SDA                                    ;                   ;         ;
;      - hdmi_i2c                                 ; 1                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~1 ; 1                 ; 0       ;
; VGA_HS                                          ;                   ;         ;
; SDCD_SPDIF                                      ;                   ;         ;
; USER_IO[2]                                      ;                   ;         ;
; USER_IO[4]                                      ;                   ;         ;
; USER_IO[5]                                      ;                   ;         ;
; SDRAM_DQ[0]                                     ;                   ;         ;
; SDRAM_DQ[1]                                     ;                   ;         ;
; SDRAM_DQ[2]                                     ;                   ;         ;
; SDRAM_DQ[3]                                     ;                   ;         ;
; SDRAM_DQ[4]                                     ;                   ;         ;
; SDRAM_DQ[5]                                     ;                   ;         ;
; SDRAM_DQ[6]                                     ;                   ;         ;
; SDRAM_DQ[7]                                     ;                   ;         ;
; SDRAM_DQ[8]                                     ;                   ;         ;
; SDRAM_DQ[9]                                     ;                   ;         ;
; SDRAM_DQ[10]                                    ;                   ;         ;
; SDRAM_DQ[11]                                    ;                   ;         ;
; SDRAM_DQ[12]                                    ;                   ;         ;
; SDRAM_DQ[13]                                    ;                   ;         ;
; SDRAM_DQ[14]                                    ;                   ;         ;
; SDRAM_DQ[15]                                    ;                   ;         ;
; SDIO_DAT[0]                                     ;                   ;         ;
; SDIO_DAT[1]                                     ;                   ;         ;
; SDIO_DAT[2]                                     ;                   ;         ;
; USER_IO[0]                                      ;                   ;         ;
; USER_IO[1]                                      ;                   ;         ;
; USER_IO[3]                                      ;                   ;         ;
; USER_IO[6]                                      ;                   ;         ;
; SW[3]                                           ;                   ;         ;
;      - AUDIO_L~output                           ; 0                 ; 0       ;
;      - AUDIO_R~output                           ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                       ; 0                 ; 0       ;
;      - LED_POWER~output                         ; 0                 ; 0       ;
;      - comb~17                                  ; 0                 ; 0       ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - LED_HDD~1                                ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                             ; 0                 ; 0       ;
; BTN_RESET                                       ;                   ;         ;
;      - btn_r                                    ; 1                 ; 0       ;
;      - emu:emu|Tankb_fpga:tankb|PUR             ; 1                 ; 0       ;
; FPGA_CLK3_50                                    ;                   ;         ;
; SW[0]                                           ;                   ;         ;
;      - AUDIO_L~1                                ; 1                 ; 0       ;
;      - AUDIO_R~1                                ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                            ; 1                 ; 0       ;
; FPGA_CLK2_50                                    ;                   ;         ;
; FPGA_CLK1_50                                    ;                   ;         ;
; VGA_EN                                          ;                   ;         ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - SD_SPI_CS~1                              ; 0                 ; 0       ;
; BTN_OSD                                         ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; KEY[0]                                          ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; BTN_USER                                        ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; KEY[1]                                          ;                   ;         ;
;      - deb_user~0                               ; 0                 ; 0       ;
; HDMI_TX_INT                                     ;                   ;         ;
;      - comb~23                                  ; 0                 ; 0       ;
; SW[1]                                           ;                   ;         ;
;      - USER_IO~14                               ; 0                 ; 0       ;
;      - USER_IO~15                               ; 0                 ; 0       ;
;      - USER_IO~16                               ; 0                 ; 0       ;
+-------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y43_N18                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                                                                                                                                                                      ; FF_X35_Y53_N35                               ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                               ; PIN_V11                                      ; 1219    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                               ; PIN_Y13                                      ; 173     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FREESCALE~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y38_N33                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y44_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y44_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[0]~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y44_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~2                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y38_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y40_N0                           ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y40_N57                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y43_N29                               ; 84      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_FLT~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y40_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y40_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMAX[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y40_N27                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y40_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y40_N24                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMAX[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y40_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y40_N3                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_WIDTH[0]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y40_N39                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X62_Y7_N9                            ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y43_N36                          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y43_N36                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y26_N54                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                      ; PIN_W20                                      ; 8       ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y44_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[0]~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y44_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y1_N12                          ; 20      ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~2                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y38_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y44_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~2                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y42_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X62_Y7_N54                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[13]~29                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y38_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[19]~2                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y38_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[29]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y35_N36                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[35]~3                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y38_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[3]~14                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y38_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx_att[1]~1                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y36_N33                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_address[5]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y13_N36                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y13_N41                               ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~28                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y66_N54                          ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y63_N54                         ; 31      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y67_N36                          ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y63_N18                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[1]~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y63_N12                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[1]~2                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y63_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[16]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y64_N45                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[16]~2                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y64_N57                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_r[0]~1                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y50_N39                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y63_N24                         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[2]~1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y63_N0                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[48]~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y63_N54                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                                                                                                                                                                         ; FF_X39_Y63_N14                               ; 56      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3                                ; 351     ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3                                ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always12~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y42_N30                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y44_N21                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always3~2                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y36_N45                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always8~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y12_N57                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y12_N27                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y13_N6                           ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start                                                                                                                                                                                                                                                                                                                                                ; FF_X16_Y42_N50                               ; 79      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y43_N33                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y40_N18                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y40_N54                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y40_N36                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2y[0]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y40_N21                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arx[6]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y41_N30                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y58_N51                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y37_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y51_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y41_N51                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y41_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y39_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y61_N57                         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y41_N27                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y41_N9                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y41_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y41_N57                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y59_N36                          ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y50_N6                           ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y53_N9                           ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y54_N48                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~1                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y58_N48                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~3                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y63_N48                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~4                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y59_N33                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~9                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y49_N54                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan28~9                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y49_N42                         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan43~9                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y49_N48                         ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y60_N9                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                                                                                                                                                                     ; FF_X39_Y56_N14                               ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[31]~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y56_N45                         ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y61_N18                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y56_N18                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                                                                                                                                                                   ; FF_X47_Y54_N17                               ; 187     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                                                                                                                                                                                ; FF_X40_Y60_N26                               ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y56_N21                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y60_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                                                                                                                                                                         ; FF_X40_Y55_N23                               ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y60_N36                         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~2                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y60_N18                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_de_pre~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y59_N12                         ; 342     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y63_N48                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y60_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                                                                                                                                                                        ; FF_X24_Y57_N47                               ; 54      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[11]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y59_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[4]~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y63_N36                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[7]~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y59_N12                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[0]~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y61_N24                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y63_N36                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y61_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y63_N59                               ; 18      ; Sync. clear, Write enable             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                                                                                                                                                                          ; FF_X33_Y43_N20                               ; 20      ; Read enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.b[7]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y61_N51                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.g[7]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y59_N30                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.r[2]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y61_N6                           ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                                                                                                                                                                     ; FF_X30_Y60_N17                               ; 109     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y63_N51                          ; 176     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y55_N36                          ; 26      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y61_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y54_N45                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y58_N54                         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y58_N54                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                                                                                                                                                                        ; FF_X29_Y54_N35                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y61_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y58_N3                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y58_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y58_N33                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                                                                                                                                                                           ; FF_X30_Y63_N37                               ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y60_N36                          ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[0]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y55_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[16]~12                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y53_N30                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y54_N27                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y49_N12                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                                                                                                                                                                   ; FF_X29_Y58_N20                               ; 66      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                                                                                                                                                                   ; FF_X30_Y55_N17                               ; 31      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y55_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                                                                                                                                                                        ; FF_X31_Y58_N38                               ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                                                                                                                                                                                ; DSP_X32_Y55_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                                                                                                                                                                                ; DSP_X20_Y53_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                                                                                                                                                                                ; DSP_X32_Y47_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~2                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y58_N30                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y57_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y51_N26                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y51_N24                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y51_N51                          ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.g[7]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y53_N12                          ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.r[7]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y56_N3                           ; 163     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y51_N9                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y51_N18                         ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y57_N51                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last1~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y55_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y41_N50                               ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y56_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y56_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[2]~9                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y54_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y54_N39                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y54_N39                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y58_N2                                ; 388     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[126]~3                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y55_N48                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                                                                                                                                                                                ; DSP_X20_Y47_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                                                                                                                                                                                ; DSP_X32_Y45_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                                                                                                                                                                                ; DSP_X20_Y45_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y50_N45                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y50_N3                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y49_N21                         ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y54_N0                          ; 26      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y51_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                                                                                                                                                                     ; FF_X27_Y51_N29                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                                                                                                                                                                        ; FF_X30_Y49_N58                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                                                                                                                                                                        ; FF_X30_Y49_N25                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                                                                                                                                                                        ; FF_X30_Y49_N22                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                                                                                                                                                                        ; FF_X30_Y49_N1                                ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y41_N40                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y41_N37                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y50_N48                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                                                                                                                                                                   ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 130     ; Clock                                 ; yes    ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                                                                                                                                                                    ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 38      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y37_N0                           ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y33_N0                           ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y28_N51                          ; 136     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out_r[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y28_N42                          ; 152     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y33_N54                          ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y35_N54                         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y37_N45                          ; 12      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                                                                                                                                                                                  ; FF_X40_Y34_N59                               ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y34_N54                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y37_N9                           ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y38_N39                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y36_N9                           ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y34_N48                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y35_N30                          ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~1                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y35_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y35_N12                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y35_N21                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                                                                                                                                                                                ; FF_X45_Y33_N59                               ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                                                                                                                                                                              ; FF_X35_Y37_N44                               ; 336     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y35_N12                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                                                                                                                                                                          ; FF_X43_Y35_N50                               ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y36_N15                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                                                                                                                                                                      ; FF_X42_Y35_N32                               ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg[2]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y38_N48                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~2                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y33_N12                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_set~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y44_N3                          ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[3]~0                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y44_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_addr[0]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y40_N6                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~20                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y34_N6                           ; 362     ; Async. clear, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~23                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y25_N24                          ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y29_N18                          ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[2]~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y29_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[0]~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y29_N27                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y57_N39                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y57_N54                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y57_N18                          ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ch~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y52_N27                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y52_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y52_N17                               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y52_N57                          ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y52_N48                          ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                                                                                                                                                                      ; FF_X40_Y52_N26                               ; 16      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|PUR                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y7_N48                           ; 145     ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|ABH[7]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y8_N0                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|Decoder2~0                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y9_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|Decoder2~1                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y11_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|Decoder2~2                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y11_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|Decoder2~3                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y9_N0                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|IRHOLD[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y8_N21                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|always31~0                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y9_N24                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|always37~0                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y9_N57                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|always4~2                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y9_N33                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|arlet_6502:my_cpu|cpu:arlet_cpu|state.JSR0                                                                                                                                                                                                                                                                                        ; FF_X12_Y7_N20                                ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|clock:cpu_clk1|cpu_clken~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y9_N9                            ; 145     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|comb~2                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y8_N9                            ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|comb~3                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y8_N12                           ; 3       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|comb~4                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y9_N21                           ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls107:icA6_2|q                                                                                                                                                                                                                                                                                                                    ; FF_X6_Y5_N35                                 ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls161:icB6|data[1]                                                                                                                                                                                                                                                                                                                ; FF_X6_Y5_N26                                 ; 238     ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls161:icB6|data[3]                                                                                                                                                                                                                                                                                                                ; FF_X6_Y5_N59                                 ; 4       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls161:icD6|data[3]                                                                                                                                                                                                                                                                                                                ; FF_X8_Y3_N11                                 ; 6       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls161:icD6|rco                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y3_N6                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls259:icJ4|Q[7]~2                                                                                                                                                                                                                                                                                                                 ; LABCELL_X7_Y8_N6                             ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls74:icA5|q2~4                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y3_N12                           ; 10      ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls74:icA5|q2~6                                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y5_N39                            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls74:icD5|q2                                                                                                                                                                                                                                                                                                                      ; FF_X8_Y3_N14                                 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Tankb_fpga:tankb|ls74:icF5|q2~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y3_N30                            ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|CE_PIXEL                                                                                                                                                                                                                                                                                         ; FF_X30_Y42_N50                               ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y42_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y42_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y42_N33                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan1~6                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y40_N42                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y40_N33                          ; 17      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~1                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y40_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[3]~2                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y40_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[4]~3                                                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y45_N12                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[4]~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y45_N48                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                                                                                                                                                                             ; FF_X22_Y44_N44                               ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y45_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_value[0]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y45_N9                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                                                                                                                                                                             ; FF_X19_Y45_N58                               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[8]~11                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y46_N9                           ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[8]~12                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y44_N18                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[3]~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y45_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[4]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y45_N27                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y44_N24                         ; 81      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y47_N6                          ; 70      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[0]~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y47_N33                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[8]~3                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y47_N27                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 263     ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2305    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y24_N42                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X89_Y6_N1                   ; 1034    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[9]~1                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y43_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y25_N30                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y30_N54                          ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y25_N9                           ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_height~4                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y44_N54                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                                                                                                                                                                                ; CLKSEL_X42_Y0_N11                            ; 56      ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; comb~21        ; VCC            ;
; hdmi_width~4                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y42_N18                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; io_uio                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y45_N24                          ; 91      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_overtake[0]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y38_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y8_N57                           ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[0]~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y8_N33                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[12]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y8_N6                            ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~7                                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y7_N48                           ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y8_N27                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~10                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y47_N42                          ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y50_N24                           ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y48_N0                           ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y53_N57                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y53_N39                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y50_N42                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~7                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y48_N57                           ; 90      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[4]~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y45_N15                         ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[8]~2                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y45_N0                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                                                                                                                                                                        ; FF_X7_Y51_N14                                ; 414     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[4]~1                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y45_N42                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[20]~1                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y50_N45                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                                                                                                                                                                          ; FF_X15_Y46_N56                               ; 107     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y47_N39                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y47_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~4                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y47_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y47_N9                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info~1                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y46_N54                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y47_N21                          ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[11]~17                                                                                                                                                                                                                                                                                                                               ; LABCELL_X13_Y49_N45                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[17]~2                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y52_N21                          ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~3                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X7_Y52_N48                           ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y47_N33                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[4]~4                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y51_N24                           ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~13                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y53_N18                          ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y53_N42                         ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y52_N42                         ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y54_N39                         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y53_N33                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y54_N51                         ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~3                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y54_N27                         ; 91      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[10]~1                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y46_N30                         ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[5]~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y44_N15                         ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                                                                                                                                                                         ; FF_X19_Y55_N26                               ; 406     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[7]~1                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y44_N30                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[20]~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y52_N27                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                                                                                                                                                                           ; FF_X11_Y48_N44                               ; 113     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y49_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y49_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~3                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y49_N30                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y49_N39                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info~1                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y48_N42                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y49_N18                          ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[11]~13                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y50_N27                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[7]~4                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y55_N12                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~4                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y54_N54                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y49_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[4]~4                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y54_N24                         ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y76_N1                   ; 1499    ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                                                                                                                                                                                 ; MLABCELL_X25_Y10_N57                         ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45                                                                                                                                                                                                ; LABCELL_X18_Y8_N39                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                                                                                                                                                                                ; LABCELL_X18_Y8_N21                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                                                                                                                                                                                ; MLABCELL_X21_Y8_N21                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                                                                                                                                                                               ; LABCELL_X18_Y8_N57                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0                                                                                                                                                       ; MLABCELL_X25_Y12_N33                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1                                                                                                                                                       ; LABCELL_X23_Y12_N0                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0                                                                                                                                                    ; MLABCELL_X25_Y10_N36                         ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1                                                                                                                                                    ; LABCELL_X24_Y11_N54                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                        ; LABCELL_X24_Y7_N18                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                     ; FF_X21_Y4_N47                                ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]~0                                                                                                                                                                           ; LABCELL_X18_Y10_N30                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]~1                                                                                                                                                                           ; LABCELL_X18_Y10_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                  ; LABCELL_X19_Y6_N36                           ; 500     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                                                                                                                                                                             ; MLABCELL_X28_Y2_N39                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                                                                                                                                                                            ; MLABCELL_X28_Y2_N18                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                                                                                                                                                                            ; MLABCELL_X28_Y2_N51                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                                                                                                                                                                            ; MLABCELL_X28_Y2_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                                                                                                                                                                            ; MLABCELL_X28_Y2_N24                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                                                                                                                                                                            ; MLABCELL_X28_Y7_N0                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                                                                                                                                                                           ; MLABCELL_X28_Y7_N6                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                                                                                                                                                                             ; MLABCELL_X28_Y2_N15                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                                                                                                                                                                             ; MLABCELL_X28_Y2_N42                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                                                                                                                                                                             ; MLABCELL_X28_Y2_N33                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                                                                                                                                                                             ; MLABCELL_X28_Y2_N36                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                                                                                                                                                                            ; MLABCELL_X28_Y2_N30                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                                                                                                                                                                             ; MLABCELL_X28_Y2_N45                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                                                                                                                                                                             ; MLABCELL_X28_Y2_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                                                                                                                                                                             ; MLABCELL_X28_Y2_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                                                                                                                                                                             ; MLABCELL_X28_Y2_N27                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                                                                                                                                                                             ; MLABCELL_X28_Y2_N12                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                                                                                                                                                                                  ; MLABCELL_X28_Y2_N21                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                                                                                                                                                                             ; LABCELL_X23_Y11_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                                                                                                                                                                                 ; LABCELL_X24_Y10_N33                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~3                                                                                                                                                                                                  ; LABCELL_X23_Y10_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                                                                                                                                                                         ; MLABCELL_X21_Y11_N12                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                                                                                                                                                                        ; LABCELL_X24_Y9_N12                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                                                                                                                                                                                 ; LABCELL_X24_Y10_N12                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                                                                                                                                                                                 ; LABCELL_X23_Y9_N36                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                                                                                                                                                                                 ; LABCELL_X23_Y10_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                                                                                                                                                                              ; LABCELL_X23_Y11_N42                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2020    ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y24_N36                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y24_N48                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~20                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y19_N48                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~22                                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y21_N3                           ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~23                                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y21_N18                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y15_N6                           ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y18_N48                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y18_N45                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                                                                                                                                                                           ; FF_X31_Y19_N2                                ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~6                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y24_N0                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y24_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y19_N36                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|itog~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y19_N45                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~2                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y19_N33                         ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y15_N6                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y15_N9                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y15_N51                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y13_N18                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y15_N30                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y15_N33                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y13_N9                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y19_N12                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[21]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y21_N12                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osize[23]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y19_N33                          ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[22]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y21_N21                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|otog~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y21_N6                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y13_N33                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                                                                                                                                                                        ; FF_X25_Y12_N50                               ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                                                                                                                                                                        ; FF_X25_Y12_N8                                ; 21      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                                                                                                                                                                             ; FF_X31_Y19_N8                                ; 36      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y18_N6                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[5]~4                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y19_N21                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y22_N0                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y18_N12                          ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                                                                                                                                                                                  ; FF_X31_Y58_N56                               ; 237     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y38_N27                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                                                                                                                                                                                 ; FF_X21_Y40_N29                               ; 232     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[0]~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y37_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y42_N45                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y2_N2                                  ; 28      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X3_Y2_N39                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y2_N54                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; MLABCELL_X3_Y2_N42                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; FF_X2_Y3_N35                                 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; FF_X2_Y3_N41                                 ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0                             ; LABCELL_X1_Y2_N33                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2                             ; LABCELL_X7_Y2_N57                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~0              ; MLABCELL_X3_Y2_N33                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; MLABCELL_X3_Y2_N27                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; MLABCELL_X8_Y2_N3                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X8_Y2_N21                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X4_Y2_N56                                 ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X8_Y2_N26                                 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y2_N5                                  ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X8_Y2_N27                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X8_Y2_N41                                 ; 58      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y2_N39                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X7_Y4_N33                            ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X7_Y4_N48                            ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X4_Y4_N35                                 ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X7_Y5_N5                                  ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X1_Y2_N39                            ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X4_Y5_N36                            ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X2_Y3_N48                            ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; MLABCELL_X3_Y3_N6                            ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X1_Y1_N14                                 ; 180     ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X1_Y2_N21                            ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                              ; LABCELL_X1_Y2_N0                             ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]~1                                                                                                                                                                                       ; LABCELL_X10_Y5_N36                           ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; LABCELL_X4_Y5_N24                            ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X4_Y5_N48                            ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X4_Y5_N33                            ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; MLABCELL_X3_Y3_N27                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; LABCELL_X4_Y1_N21                            ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|cout_actual                                                                 ; LABCELL_X4_Y1_N42                            ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_a9i:auto_generated|cout_actual                                                                                ; MLABCELL_X3_Y3_N0                            ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X1_Y1_N18                            ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X4_Y1_N9                             ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; LABCELL_X4_Y1_N3                             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X4_Y1_N48                            ; 1       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; MLABCELL_X3_Y3_N12                           ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; MLABCELL_X3_Y3_N15                           ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~6                                                                                                                                                                                                             ; LABCELL_X7_Y2_N42                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                        ; LABCELL_X7_Y2_N45                            ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X2_Y3_N0                             ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~0                                                                                                                                                                                                                           ; LABCELL_X2_Y3_N6                             ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; LABCELL_X1_Y2_N36                            ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X1_Y2_N27                            ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X2_Y3_N21                            ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[1]                                                                                                                                                                                                                                                                                                                                                   ; FF_X18_Y43_N11                               ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                                                                                                                                                                   ; FF_X18_Y43_N8                                ; 68      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y38_N42                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y38_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y38_N3                           ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y42_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y42_N27                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y42_N54                          ; 90      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[29]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y42_N42                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y42_N51                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[8]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y42_N3                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y32_N45                         ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y57_N18                          ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|address_latch[0]~0                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y61_N36                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_start_write_transaction~0                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y61_N30                         ; 38      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                                                                                                                                                                             ; LABCELL_X48_Y61_N51                          ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[3]~0                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y61_N45                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[6]~10                                                                                                                                                                                                                                                      ; LABCELL_X46_Y61_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                                                                                                                                                                             ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 584     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                                                                                                                                                                             ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[12]~3                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y30_N39                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vmini[11]~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y43_N21                          ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[0]~1                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y38_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                                                                                                                                                                                 ; FF_X35_Y38_N50                               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~1                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y38_N24                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; wcalc[5]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y43_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1219    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 173     ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 130     ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 263     ; Global Clock         ; GCLK10           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2305    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                         ; PLLOUTPUTCOUNTER_X89_Y6_N1                   ; 1034    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N11                            ; 56      ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; comb~21        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y76_N1                   ; 1499    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2020    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 20      ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 584     ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 500     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                 ; Location                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88    ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                                ; M10K_X26_Y50_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                                ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                                ; M10K_X26_Y61_N0, M10K_X26_Y60_N0, M10K_X26_Y59_N0, M10K_X26_Y63_N0, M10K_X26_Y62_N0                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                                ; M10K_X41_Y55_N0, M10K_X41_Y58_N0, M10K_X49_Y56_N0, M10K_X49_Y55_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_ikn1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-DoToTank.ram0_ascal_3ec5c344.hdl.mif      ; M10K_X26_Y40_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                                ; M10K_X26_Y46_N0, M10K_X26_Y44_N0, M10K_X38_Y46_N0, M10K_X38_Y44_N0, M10K_X41_Y46_N0                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                                ; M10K_X26_Y47_N0, M10K_X26_Y42_N0, M10K_X38_Y48_N0, M10K_X38_Y42_N0, M10K_X38_Y45_N0                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                                ; M10K_X26_Y48_N0, M10K_X26_Y43_N0, M10K_X38_Y47_N0, M10K_X41_Y43_N0, M10K_X41_Y45_N0                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                                ; M10K_X26_Y49_N0, M10K_X26_Y45_N0, M10K_X41_Y47_N0, M10K_X38_Y43_N0, M10K_X41_Y44_N0                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_7bo1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-DoToTank.ram1_ascal_3ec5c344.hdl.mif      ; M10K_X26_Y41_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144  ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                                ; M10K_X41_Y51_N0, M10K_X41_Y53_N0                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; emu:emu|Tankb_fpga:tankb|ram2114:icF1_K1|altsyncram:ram_rtl_0|altsyncram_2pf1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2           ; 0          ; db/Arcade-DoToTank.ram0_ram2114_86af131.hdl.mif     ; M10K_X5_Y9_N0, M10K_X14_Y7_N0                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|Tankb_fpga:tankb|ram2114_DP:icE1_J1|altsyncram:ram_rtl_0|altsyncram_i5o1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; db/Arcade-DoToTank.ram0_ram2114_DP_787d2256.hdl.mif ; M10K_X5_Y8_N0, M10K_X14_Y8_N0                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|Tankb_fpga:tankb|ram2114_DP:icH1_L1|altsyncram:ram_rtl_0|altsyncram_i5o1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; db/Arcade-DoToTank.ram0_ram2114_DP_787d2256.hdl.mif ; M10K_X5_Y10_N0, M10K_X5_Y7_N0                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|Tankb_fpga:tankb|rom2716_a:icA1|altsyncram:rom_rtl_0|altsyncram_std1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 6           ; 0          ; db/Arcade-DoToTank.ram0_rom2716_a_745b0a72.hdl.mif  ; M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y11_N0, M10K_X14_Y9_N0, M10K_X5_Y13_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|Tankb_fpga:tankb|rom2716_b:icB1|altsyncram:rom_rtl_0|altsyncram_1ud1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 6           ; 0          ; db/Arcade-DoToTank.ram0_rom2716_b_745b0a75.hdl.mif  ; M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y11_N0, M10K_X14_Y9_N0, M10K_X5_Y13_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|Tankb_fpga:tankb|rom2716_c:icC1|altsyncram:rom_rtl_0|altsyncram_0ud1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 6           ; 0          ; db/Arcade-DoToTank.ram0_rom2716_c_745b0a74.hdl.mif  ; M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y11_N0, M10K_X14_Y9_N0, M10K_X14_Y12_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|Tankb_fpga:tankb|rom2716_d:icD1|altsyncram:rom_rtl_0|altsyncram_4ud1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 7           ; 0          ; db/Arcade-DoToTank.ram0_rom2716_d_745b0a77.hdl.mif  ; M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y11_N0, M10K_X14_Y9_N0, M10K_X5_Y13_N0, M10K_X14_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_3aj1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6144  ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                                ; M10K_X38_Y41_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                                ; M10K_X14_Y47_N0, M10K_X14_Y45_N0, M10K_X14_Y48_N0, M10K_X14_Y46_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 6            ; 6            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 36    ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 1           ; 0          ; None                                                ; M10K_X38_Y25_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 36           ; 3            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 108   ; 3                           ; 36                          ; 3                           ; 36                          ; 108                 ; 1           ; 0          ; None                                                ; M10K_X41_Y27_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                                ; M10K_X14_Y49_N0, M10K_X14_Y52_N0, M10K_X14_Y51_N0, M10K_X14_Y50_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                                ; M10K_X26_Y37_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                                ; M10K_X38_Y39_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ue84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 6            ; 8192         ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 8192                        ; 6                           ; 8192                        ; 6                           ; 49152               ; 6           ; 0          ; None                                                ; M10K_X5_Y3_N0, M10K_X5_Y1_N0, M10K_X5_Y6_N0, M10K_X5_Y2_N0, M10K_X5_Y5_N0, M10K_X5_Y4_N0                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 30           ; 3            ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 90    ; 3                           ; 30                          ; 3                           ; 30                          ; 90                  ; 1           ; 0          ; None                                                ; M10K_X38_Y29_N0                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 34          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 26          ;
; Fixed Point Mixed Sign Multiplier ; 28          ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                         ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                          ; Sum of two 18x18          ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                          ; Sum of two 18x18          ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                          ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                         ; Two Independent 18x18     ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                          ; Sum of two 18x18          ; DSP_X20_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                          ; Sum of two 18x18          ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                          ; Sum of two 18x18          ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                         ; Sum of two 18x18          ; DSP_X20_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                         ; Sum of two 18x18          ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                         ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                         ; Sum of two 18x18          ; DSP_X20_Y43_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                         ; Sum of two 18x18          ; DSP_X20_Y41_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                         ; Sum of two 18x18          ; DSP_X32_Y39_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                         ; Sum of two 18x18          ; DSP_X20_Y39_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                         ; Sum of two 18x18          ; DSP_X32_Y43_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                         ; Sum of two 18x18          ; DSP_X32_Y41_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                         ; Two Independent 18x18     ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                         ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                         ; Sum of two 18x18          ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                         ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                         ; Sum of two 18x18          ; DSP_X32_Y35_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                         ; Sum of two 18x18          ; DSP_X32_Y37_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                         ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                         ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                         ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                         ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                   ; Independent 18x18 plus 36 ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                          ; Independent 27x27         ; DSP_X20_Y33_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~172 ; Independent 27x27         ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~513 ; Independent 27x27         ; DSP_X32_Y33_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~172 ; Independent 27x27         ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~513 ; Independent 27x27         ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8   ; Independent 27x27         ; DSP_X20_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349 ; Independent 27x27         ; DSP_X20_Y28_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 27,175 / 289,320 ( 9 % ) ;
; C12 interconnects                           ; 304 / 13,420 ( 2 % )     ;
; C2 interconnects                            ; 8,407 / 119,108 ( 7 % )  ;
; C4 interconnects                            ; 5,049 / 56,300 ( 9 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 3,295 / 289,320 ( 1 % )  ;
; Global clocks                               ; 10 / 16 ( 63 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 225 / 852 ( 26 % )       ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )       ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )         ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )         ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 5,748 / 84,580 ( 7 % )   ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )           ;
; R14 interconnects                           ; 453 / 12,676 ( 4 % )     ;
; R14/C12 interconnect drivers                ; 681 / 20,720 ( 3 % )     ;
; R3 interconnects                            ; 11,126 / 130,992 ( 8 % ) ;
; R6 interconnects                            ; 15,257 / 266,960 ( 6 % ) ;
; Spine clocks                                ; 49 / 360 ( 14 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 145          ; 28           ; 145          ; 0            ; 0            ; 149       ; 145          ; 0            ; 149       ; 149       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 65           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 121          ; 4            ; 149          ; 149          ; 0         ; 4            ; 149          ; 0         ; 0         ; 66           ; 149          ; 149          ; 126          ; 149          ; 66           ; 149          ; 149          ; 126          ; 149          ; 84           ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 509.2             ;
; altera_reserved_tck                                                               ; altera_reserved_tck                                                               ; 441.6             ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 350.1             ;
; emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk           ; 115.1             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 115.1             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 102.5             ;
; emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk           ; 77.7              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 58.8              ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 31.6              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; emu:emu|hps_io:hps_io|uio_block.cmd[6]                                                                                                                                                                                                                                                                                                                   ; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                                                                                                                                                                    ; 1.753             ;
; emu:emu|hps_io:hps_io|status[3]                                                                                                                                                                                                                                                                                                                          ; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                                                                                                                                                                  ; 1.596             ;
; emu:emu|hps_io:hps_io|status[5]                                                                                                                                                                                                                                                                                                                          ; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                                                                                                                                                                  ; 1.590             ;
; LFB_EN                                                                                                                                                                                                                                                                                                                                                   ; state[0]                                                                                                                                                                                                                                                                                                                                             ; 1.579             ;
; osd:vga_osd|infoh[3]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_hcnt2[3]                                                                                                                                                                                                                                                                                                                             ; 1.569             ;
; emu:emu|hps_io:hps_io|status[4]                                                                                                                                                                                                                                                                                                                          ; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                                                                                                                                                                  ; 1.544             ;
; osd:vga_osd|infow[8]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_vcnt[8]                                                                                                                                                                                                                                                                                                                              ; 1.425             ;
; emu:emu|hps_io:hps_io|status[8]                                                                                                                                                                                                                                                                                                                          ; xy                                                                                                                                                                                                                                                                                                                                                   ; 1.373             ;
; emu:emu|hps_io:hps_io|status[9]                                                                                                                                                                                                                                                                                                                          ; ary[0]                                                                                                                                                                                                                                                                                                                                               ; 1.325             ;
; osd:vga_osd|infoh[8]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_hcnt2[8]                                                                                                                                                                                                                                                                                                                             ; 1.315             ;
; osd:vga_osd|infoh[7]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_hcnt2[8]                                                                                                                                                                                                                                                                                                                             ; 1.315             ;
; osd:vga_osd|infoh[6]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_hcnt2[8]                                                                                                                                                                                                                                                                                                                             ; 1.315             ;
; osd:vga_osd|infoh[5]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_hcnt2[8]                                                                                                                                                                                                                                                                                                                             ; 1.315             ;
; osd:vga_osd|infoh[4]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_hcnt2[8]                                                                                                                                                                                                                                                                                                                             ; 1.315             ;
; FREESCALE                                                                                                                                                                                                                                                                                                                                                ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; xy                                                                                                                                                                                                                                                                                                                                                       ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[0]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[1]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[2]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[3]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[4]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[5]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[6]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[7]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[8]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[9]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[10]                                                                                                                                                                                                                                                                                                                                                  ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; ary[11]                                                                                                                                                                                                                                                                                                                                                  ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[0]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[1]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[2]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[3]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[4]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[5]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[6]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[7]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[8]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[9]                                                                                                                                                                                                                                                                                                                                                   ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[10]                                                                                                                                                                                                                                                                                                                                                  ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; arx[11]                                                                                                                                                                                                                                                                                                                                                  ; state[2]                                                                                                                                                                                                                                                                                                                                             ; 1.285             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.192             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[1]                                                                                                                                                                                                                                                                                                                   ; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                                                                                                                                                                    ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 1.175             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1827                                                                                                                                                                                                                                                                            ; ascal:ascal|avl_dw[9]                                                                                                                                                                                                                                                                                                                                ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.161             ;
; osd:vga_osd|info                                                                                                                                                                                                                                                                                                                                         ; osd:vga_osd|osd_hcnt2[17]                                                                                                                                                                                                                                                                                                                            ; 1.160             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; 1.147             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 1.145             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.141             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.129             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|counter_reg_bit[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; 1.118             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|counter_reg_bit[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; 1.117             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.116             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 1.115             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.114             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 1.109             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.097             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.088             ;
; osd:vga_osd|infow[3]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_vcnt[8]                                                                                                                                                                                                                                                                                                                              ; 1.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                     ; 1.086             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.081             ;
; osd:vga_osd|infow[6]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_vcnt[8]                                                                                                                                                                                                                                                                                                                              ; 1.081             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|counter_reg_bit[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; 1.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.073             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                ; 1.071             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; 1.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.066             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                     ; 1.060             ;
; osd:vga_osd|infow[4]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_vcnt[8]                                                                                                                                                                                                                                                                                                                              ; 1.059             ;
; osd:vga_osd|infow[5]                                                                                                                                                                                                                                                                                                                                     ; osd:vga_osd|osd_vcnt[8]                                                                                                                                                                                                                                                                                                                              ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.053             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[4]                                                                                                                                                                                                                                                                                                                   ; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                                                                                                                                                                    ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.041             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; 1.027             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 1.027             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 1.027             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.023             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1816                                                                                                                                                                                                                                                                            ; ascal:ascal|avl_dw[4]                                                                                                                                                                                                                                                                                                                                ; 0.998             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1813                                                                                                                                                                                                                                                                            ; ascal:ascal|avl_dw[7]                                                                                                                                                                                                                                                                                                                                ; 0.992             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1825                                                                                                                                                                                                                                                                            ; ascal:ascal|avl_dw[11]                                                                                                                                                                                                                                                                                                                               ; 0.987             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Arcade-DoToTank"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 9 clocks (8 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R6
        Info (11177): Node drives Regional Clock Region 0 from (0, 37) to (51, 81)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 20 fanout uses global clock CLKCTRL_G9
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 803 fanout uses global clock CLKCTRL_G8
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G7
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2971 fanout uses global clock CLKCTRL_G5
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1519 fanout uses global clock CLKCTRL_G13
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 309 fanout uses global clock CLKCTRL_G10
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 2478 fanout uses global clock CLKCTRL_G6
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1085 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G3
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 72 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 40 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 45 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 180 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: emu:emu|Tankb_fpga:tankb|ls107:icA6_2|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|Tankb_fpga:tankb|ls161:icB6|data[1] is being clocked by emu:emu|Tankb_fpga:tankb|ls107:icA6_2|q
Warning (332060): Node: emu:emu|Tankb_fpga:tankb|ls161:icD6|data[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|Tankb_fpga:tankb|ls74:icF5|q1 is being clocked by emu:emu|Tankb_fpga:tankb|ls161:icD6|data[3]
Warning (332060): Node: BTN_RESET was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|Tankb_fpga:tankb|ls161:icE6|data[1] is being clocked by BTN_RESET
Warning (332060): Node: emu:emu|Tankb_fpga:tankb|ls161:icB6|data[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|Tankb_fpga:tankb|ls74:icA5|q2~0 is being clocked by emu:emu|Tankb_fpga:tankb|ls161:icB6|data[3]
Warning (332060): Node: emu:emu|Tankb_fpga:tankb|ls161:icB6|data[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] is being clocked by emu:emu|Tankb_fpga:tankb|ls161:icB6|data[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 15 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    1.388 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   55.555 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   62.500 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):  250.000 emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 44 registers into blocks of type Block RAM
    Extra Info (176218): Packed 817 registers into blocks of type DSP block
    Extra Info (176218): Packed 27 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 255 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:44
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:39
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:57
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:50
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:01:11
Info (11888): Total time spent on timing analysis during the Fitter is 76.07 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 86
    Info (169065): Pin SDRAM_DQ[0] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[1] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[2] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[3] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[4] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[5] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[6] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[7] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[8] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[9] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[10] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[11] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[12] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[13] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[14] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[15] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 48
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 85
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/sys/sys_top.v Line: 125
Info (144001): Generated suppressed messages file D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/output_files/Arcade-DoToTank.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 7343 megabytes
    Info: Processing ended: Mon Jul 11 17:34:49 2022
    Info: Elapsed time: 00:08:04
    Info: Total CPU time (on all processors): 00:13:56


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Youtube/EP16/code/Arcade-DoToTank_MiSTer/output_files/Arcade-DoToTank.fit.smsg.


