Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Jan 17 19:48:30 2018
| Host             : DESKTOP-FGJMBMI running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.701  |
| Dynamic (W)              | 1.543  |
| Device Static (W)        | 0.158  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.4   |
| Junction Temperature (C) | 44.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     3624 |       --- |             --- |
|   LUT as Logic           |     0.001 |     1255 |     53200 |            2.36 |
|   CARRY4                 |    <0.001 |       41 |     13300 |            0.31 |
|   Register               |    <0.001 |     1608 |    106400 |            1.51 |
|   F7/F8 Muxes            |    <0.001 |        7 |     53200 |            0.01 |
|   LUT as Shift Register  |    <0.001 |      105 |     17400 |            0.60 |
|   Others                 |     0.000 |      321 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        8 |     17400 |            0.05 |
| Signals                  |     0.002 |     2520 |       --- |             --- |
| Block RAM                |     0.003 |        2 |       140 |            1.43 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.701 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.014 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.718 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------+-----------+
| Name                                                                 | Power (W) |
+----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                     |     1.543 |
|   design_1_i                                                         |     1.543 |
|     Couche4_0                                                        |    <0.001 |
|       U0                                                             |    <0.001 |
|         Couche4_v1_0_S00_AXIS_inst                                   |    <0.001 |
|     axi_dma_0                                                        |     0.009 |
|       U0                                                             |     0.009 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR               |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                         |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                       |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR               |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM    |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                         |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                       |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                         |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                              |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                     |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                     |    <0.001 |
|         I_PRMRY_DATAMOVER                                            |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                          |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                         |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                              |     0.003 |
|               I_DATA_FIFO                                            |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                          |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                  |     0.003 |
|                     inst_fifo_gen                                    |     0.003 |
|                       gconvfifo.rf                                   |     0.003 |
|                         grf.rf                                       |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                             gr1.gr1_int.rfwft                        |    <0.001 |
|                             grss.gdc.dc                              |    <0.001 |
|                               gsym_dc.dc                             |    <0.001 |
|                             grss.rsts                                |    <0.001 |
|                             rpntr                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                             gwss.wsts                                |    <0.001 |
|                             wpntr                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                      |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                 |     0.003 |
|                               inst_blk_mem_gen                       |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|                                   valid.cstr                         |     0.003 |
|                                     ramloop[0].ram.r                 |     0.003 |
|                                       prim_noinit.ram                |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|             I_ADDR_CNTL                                              |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|             I_CMD_STATUS                                             |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                     |    <0.001 |
|               I_CMD_FIFO                                             |    <0.001 |
|             I_MSTR_PCC                                               |    <0.001 |
|               I_STRT_STRB_GEN                                        |    <0.001 |
|             I_RD_DATA_CNTL                                           |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|             I_RD_STATUS_CNTLR                                        |    <0.001 |
|             I_RESET                                                  |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                          |     0.003 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                    |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                      |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                  |    <0.001 |
|               I_DATA_FIFO                                            |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                          |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                  |    <0.001 |
|                     inst_fifo_gen                                    |    <0.001 |
|                       gconvfifo.rf                                   |    <0.001 |
|                         grf.rf                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                             gr1.gr1_int.rfwft                        |    <0.001 |
|                             grss.rsts                                |    <0.001 |
|                             rpntr                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                             gwss.wsts                                |    <0.001 |
|                             wpntr                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                      |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                 |    <0.001 |
|                               inst_blk_mem_gen                       |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                                   valid.cstr                         |    <0.001 |
|                                     ramloop[0].ram.r                 |    <0.001 |
|                                       prim_noinit.ram                |    <0.001 |
|               I_XD_FIFO                                              |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                      |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                  |    <0.001 |
|                     inst_fifo_gen                                    |    <0.001 |
|                       gconvfifo.rf                                   |    <0.001 |
|                         grf.rf                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                             grhf.rhf                                 |    <0.001 |
|                             grss.gdc.dc                              |    <0.001 |
|                               gsym_dc.dc                             |    <0.001 |
|                             grss.rsts                                |    <0.001 |
|                             rpntr                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                             gwss.wsts                                |    <0.001 |
|                             wpntr                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                      |    <0.001 |
|                             gdm.dm_gen.dm                            |    <0.001 |
|                               RAM_reg_0_7_0_5                        |    <0.001 |
|                               RAM_reg_0_7_6_8                        |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                    |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                   |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                     |    <0.001 |
|                 I_MSSAI_SKID_BUF                                     |    <0.001 |
|                 I_TSTRB_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|                 SLICE_INSERTION                                      |    <0.001 |
|               I_DRE_CNTL_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|             I_ADDR_CNTL                                              |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|             I_CMD_STATUS                                             |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                     |    <0.001 |
|               I_CMD_FIFO                                             |    <0.001 |
|             I_RESET                                                  |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                     |    <0.001 |
|             I_WR_DATA_CNTL                                           |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|             I_WR_STATUS_CNTLR                                        |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|               I_WRESP_STATUS_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                     DYNSHREG_F_I                                     |    <0.001 |
|         I_RST_MODULE                                                 |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                 |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                 |    <0.001 |
|           REG_HRD_RST                                                |    <0.001 |
|           REG_HRD_RST_OUT                                            |    <0.001 |
|     processing_system7_0                                             |     1.530 |
|       inst                                                           |     1.530 |
|     ps7_0_axi_periph                                                 |     0.004 |
|       s00_couplers                                                   |     0.004 |
|         auto_pc                                                      |     0.004 |
|           inst                                                       |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                     |     0.004 |
|               RD.ar_channel_0                                        |    <0.001 |
|                 ar_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               RD.r_channel_0                                         |     0.001 |
|                 rd_data_fifo_0                                       |    <0.001 |
|                 transaction_fifo_0                                   |    <0.001 |
|               SI_REG                                                 |     0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|                 b_pipe                                               |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               WR.aw_channel_0                                        |    <0.001 |
|                 aw_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               WR.b_channel_0                                         |    <0.001 |
|                 bid_fifo_0                                           |    <0.001 |
|                 bresp_fifo_0                                         |    <0.001 |
|     rst_ps7_0_100M                                                   |    <0.001 |
|       U0                                                             |    <0.001 |
|         EXT_LPF                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|         SEQ                                                          |    <0.001 |
|           SEQ_COUNTER                                                |    <0.001 |
+----------------------------------------------------------------------+-----------+


