
Droid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dea4  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000471  0800e0e0  0800e0e0  0000f0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e554  0800e554  0000f554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e55c  0800e55c  0000f55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e560  0800e560  0000f560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  20000000  0800e564  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000522  200001d8  0800e73c  000101d8  2**3
                  ALLOC
  8 ._user_heap_stack 00000606  200006fa  0800e73c  000106fa  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d697  00000000  00000000  0001020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003685  00000000  00000000  0002d8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001978  00000000  00000000  00030f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000013eb  00000000  00000000  000328a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031451  00000000  00000000  00033c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020891  00000000  00000000  000650e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00135c4f  00000000  00000000  00085975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bb5c4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007dc0  00000000  00000000  001bb608  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000054  00000000  00000000  001c33c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001d8 	.word	0x200001d8
 8000254:	00000000 	.word	0x00000000
 8000258:	0800e0c4 	.word	0x0800e0c4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001dc 	.word	0x200001dc
 8000274:	0800e0c4 	.word	0x0800e0c4

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b9b0 	b.w	8001008 <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f806 	bl	8000cc0 <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__udivmoddi4>:
 8000cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cc4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000cc6:	4688      	mov	r8, r1
 8000cc8:	4604      	mov	r4, r0
 8000cca:	468e      	mov	lr, r1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d14a      	bne.n	8000d66 <__udivmoddi4+0xa6>
 8000cd0:	428a      	cmp	r2, r1
 8000cd2:	4617      	mov	r7, r2
 8000cd4:	d95f      	bls.n	8000d96 <__udivmoddi4+0xd6>
 8000cd6:	fab2 f682 	clz	r6, r2
 8000cda:	b14e      	cbz	r6, 8000cf0 <__udivmoddi4+0x30>
 8000cdc:	f1c6 0320 	rsb	r3, r6, #32
 8000ce0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000ce4:	40b7      	lsls	r7, r6
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cf0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cf4:	fa1f fc87 	uxth.w	ip, r7
 8000cf8:	0c23      	lsrs	r3, r4, #16
 8000cfa:	fbbe f1f8 	udiv	r1, lr, r8
 8000cfe:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d02:	fb01 f20c 	mul.w	r2, r1, ip
 8000d06:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d907      	bls.n	8000d1e <__udivmoddi4+0x5e>
 8000d0e:	18fb      	adds	r3, r7, r3
 8000d10:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x5c>
 8000d16:	429a      	cmp	r2, r3
 8000d18:	f200 8154 	bhi.w	8000fc4 <__udivmoddi4+0x304>
 8000d1c:	4601      	mov	r1, r0
 8000d1e:	1a9b      	subs	r3, r3, r2
 8000d20:	b2a2      	uxth	r2, r4
 8000d22:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d26:	fb08 3310 	mls	r3, r8, r0, r3
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d32:	4594      	cmp	ip, r2
 8000d34:	d90b      	bls.n	8000d4e <__udivmoddi4+0x8e>
 8000d36:	18ba      	adds	r2, r7, r2
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	bf2c      	ite	cs
 8000d3e:	2401      	movcs	r4, #1
 8000d40:	2400      	movcc	r4, #0
 8000d42:	4594      	cmp	ip, r2
 8000d44:	d902      	bls.n	8000d4c <__udivmoddi4+0x8c>
 8000d46:	2c00      	cmp	r4, #0
 8000d48:	f000 813f 	beq.w	8000fca <__udivmoddi4+0x30a>
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d52:	eba2 020c 	sub.w	r2, r2, ip
 8000d56:	2100      	movs	r1, #0
 8000d58:	b11d      	cbz	r5, 8000d62 <__udivmoddi4+0xa2>
 8000d5a:	40f2      	lsrs	r2, r6
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d905      	bls.n	8000d76 <__udivmoddi4+0xb6>
 8000d6a:	b10d      	cbz	r5, 8000d70 <__udivmoddi4+0xb0>
 8000d6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d70:	2100      	movs	r1, #0
 8000d72:	4608      	mov	r0, r1
 8000d74:	e7f5      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	d14e      	bne.n	8000e1c <__udivmoddi4+0x15c>
 8000d7e:	4543      	cmp	r3, r8
 8000d80:	f0c0 8112 	bcc.w	8000fa8 <__udivmoddi4+0x2e8>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f240 810f 	bls.w	8000fa8 <__udivmoddi4+0x2e8>
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e8      	beq.n	8000d62 <__udivmoddi4+0xa2>
 8000d90:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d94:	e7e5      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f000 80ac 	beq.w	8000ef4 <__udivmoddi4+0x234>
 8000d9c:	fab2 f682 	clz	r6, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	f040 80bb 	bne.w	8000f1c <__udivmoddi4+0x25c>
 8000da6:	1a8b      	subs	r3, r1, r2
 8000da8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000dac:	b2bc      	uxth	r4, r7
 8000dae:	2101      	movs	r1, #1
 8000db0:	0c02      	lsrs	r2, r0, #16
 8000db2:	b280      	uxth	r0, r0
 8000db4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000db8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dbc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000dc0:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d90e      	bls.n	8000de6 <__udivmoddi4+0x126>
 8000dc8:	18fb      	adds	r3, r7, r3
 8000dca:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dce:	bf2c      	ite	cs
 8000dd0:	f04f 0901 	movcs.w	r9, #1
 8000dd4:	f04f 0900 	movcc.w	r9, #0
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d903      	bls.n	8000de4 <__udivmoddi4+0x124>
 8000ddc:	f1b9 0f00 	cmp.w	r9, #0
 8000de0:	f000 80ec 	beq.w	8000fbc <__udivmoddi4+0x2fc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000df0:	fb04 f408 	mul.w	r4, r4, r8
 8000df4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000df8:	4294      	cmp	r4, r2
 8000dfa:	d90b      	bls.n	8000e14 <__udivmoddi4+0x154>
 8000dfc:	18ba      	adds	r2, r7, r2
 8000dfe:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e02:	bf2c      	ite	cs
 8000e04:	2001      	movcs	r0, #1
 8000e06:	2000      	movcc	r0, #0
 8000e08:	4294      	cmp	r4, r2
 8000e0a:	d902      	bls.n	8000e12 <__udivmoddi4+0x152>
 8000e0c:	2800      	cmp	r0, #0
 8000e0e:	f000 80d1 	beq.w	8000fb4 <__udivmoddi4+0x2f4>
 8000e12:	4698      	mov	r8, r3
 8000e14:	1b12      	subs	r2, r2, r4
 8000e16:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e1a:	e79d      	b.n	8000d58 <__udivmoddi4+0x98>
 8000e1c:	f1c1 0620 	rsb	r6, r1, #32
 8000e20:	408b      	lsls	r3, r1
 8000e22:	fa08 f401 	lsl.w	r4, r8, r1
 8000e26:	fa00 f901 	lsl.w	r9, r0, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	fa28 f806 	lsr.w	r8, r8, r6
 8000e32:	408a      	lsls	r2, r1
 8000e34:	431f      	orrs	r7, r3
 8000e36:	fa20 f306 	lsr.w	r3, r0, r6
 8000e3a:	0c38      	lsrs	r0, r7, #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fa1f fc87 	uxth.w	ip, r7
 8000e42:	0c1c      	lsrs	r4, r3, #16
 8000e44:	fbb8 fef0 	udiv	lr, r8, r0
 8000e48:	fb00 881e 	mls	r8, r0, lr, r8
 8000e4c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e50:	fb0e f80c 	mul.w	r8, lr, ip
 8000e54:	45a0      	cmp	r8, r4
 8000e56:	d90e      	bls.n	8000e76 <__udivmoddi4+0x1b6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	bf2c      	ite	cs
 8000e60:	f04f 0b01 	movcs.w	fp, #1
 8000e64:	f04f 0b00 	movcc.w	fp, #0
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	d903      	bls.n	8000e74 <__udivmoddi4+0x1b4>
 8000e6c:	f1bb 0f00 	cmp.w	fp, #0
 8000e70:	f000 80b8 	beq.w	8000fe4 <__udivmoddi4+0x324>
 8000e74:	46d6      	mov	lr, sl
 8000e76:	eba4 0408 	sub.w	r4, r4, r8
 8000e7a:	fa1f f883 	uxth.w	r8, r3
 8000e7e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e82:	fb00 4413 	mls	r4, r0, r3, r4
 8000e86:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e8a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d90e      	bls.n	8000eb0 <__udivmoddi4+0x1f0>
 8000e92:	193c      	adds	r4, r7, r4
 8000e94:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e98:	bf2c      	ite	cs
 8000e9a:	f04f 0801 	movcs.w	r8, #1
 8000e9e:	f04f 0800 	movcc.w	r8, #0
 8000ea2:	45a4      	cmp	ip, r4
 8000ea4:	d903      	bls.n	8000eae <__udivmoddi4+0x1ee>
 8000ea6:	f1b8 0f00 	cmp.w	r8, #0
 8000eaa:	f000 809f 	beq.w	8000fec <__udivmoddi4+0x32c>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eb4:	eba4 040c 	sub.w	r4, r4, ip
 8000eb8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ebc:	4564      	cmp	r4, ip
 8000ebe:	4673      	mov	r3, lr
 8000ec0:	46e0      	mov	r8, ip
 8000ec2:	d302      	bcc.n	8000eca <__udivmoddi4+0x20a>
 8000ec4:	d107      	bne.n	8000ed6 <__udivmoddi4+0x216>
 8000ec6:	45f1      	cmp	r9, lr
 8000ec8:	d205      	bcs.n	8000ed6 <__udivmoddi4+0x216>
 8000eca:	ebbe 0302 	subs.w	r3, lr, r2
 8000ece:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed2:	3801      	subs	r0, #1
 8000ed4:	46e0      	mov	r8, ip
 8000ed6:	b15d      	cbz	r5, 8000ef0 <__udivmoddi4+0x230>
 8000ed8:	ebb9 0203 	subs.w	r2, r9, r3
 8000edc:	eb64 0408 	sbc.w	r4, r4, r8
 8000ee0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ee4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ee8:	40cc      	lsrs	r4, r1
 8000eea:	431e      	orrs	r6, r3
 8000eec:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	e736      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000ef4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ef8:	0c01      	lsrs	r1, r0, #16
 8000efa:	4614      	mov	r4, r2
 8000efc:	b280      	uxth	r0, r0
 8000efe:	4696      	mov	lr, r2
 8000f00:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f04:	2620      	movs	r6, #32
 8000f06:	4690      	mov	r8, r2
 8000f08:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f12:	eba3 0308 	sub.w	r3, r3, r8
 8000f16:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f1a:	e74b      	b.n	8000db4 <__udivmoddi4+0xf4>
 8000f1c:	40b7      	lsls	r7, r6
 8000f1e:	f1c6 0320 	rsb	r3, r6, #32
 8000f22:	fa01 f206 	lsl.w	r2, r1, r6
 8000f26:	fa21 f803 	lsr.w	r8, r1, r3
 8000f2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f2e:	fa20 f303 	lsr.w	r3, r0, r3
 8000f32:	b2bc      	uxth	r4, r7
 8000f34:	40b0      	lsls	r0, r6
 8000f36:	4313      	orrs	r3, r2
 8000f38:	0c02      	lsrs	r2, r0, #16
 8000f3a:	0c19      	lsrs	r1, r3, #16
 8000f3c:	b280      	uxth	r0, r0
 8000f3e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f42:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f46:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	4588      	cmp	r8, r1
 8000f50:	d951      	bls.n	8000ff6 <__udivmoddi4+0x336>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f58:	bf2c      	ite	cs
 8000f5a:	f04f 0a01 	movcs.w	sl, #1
 8000f5e:	f04f 0a00 	movcc.w	sl, #0
 8000f62:	4588      	cmp	r8, r1
 8000f64:	d902      	bls.n	8000f6c <__udivmoddi4+0x2ac>
 8000f66:	f1ba 0f00 	cmp.w	sl, #0
 8000f6a:	d031      	beq.n	8000fd0 <__udivmoddi4+0x310>
 8000f6c:	eba1 0108 	sub.w	r1, r1, r8
 8000f70:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f74:	fb09 f804 	mul.w	r8, r9, r4
 8000f78:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f82:	4543      	cmp	r3, r8
 8000f84:	d235      	bcs.n	8000ff2 <__udivmoddi4+0x332>
 8000f86:	18fb      	adds	r3, r7, r3
 8000f88:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8c:	bf2c      	ite	cs
 8000f8e:	f04f 0a01 	movcs.w	sl, #1
 8000f92:	f04f 0a00 	movcc.w	sl, #0
 8000f96:	4543      	cmp	r3, r8
 8000f98:	d2bb      	bcs.n	8000f12 <__udivmoddi4+0x252>
 8000f9a:	f1ba 0f00 	cmp.w	sl, #0
 8000f9e:	d1b8      	bne.n	8000f12 <__udivmoddi4+0x252>
 8000fa0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fa4:	443b      	add	r3, r7
 8000fa6:	e7b4      	b.n	8000f12 <__udivmoddi4+0x252>
 8000fa8:	1a84      	subs	r4, r0, r2
 8000faa:	eb68 0203 	sbc.w	r2, r8, r3
 8000fae:	2001      	movs	r0, #1
 8000fb0:	4696      	mov	lr, r2
 8000fb2:	e6eb      	b.n	8000d8c <__udivmoddi4+0xcc>
 8000fb4:	443a      	add	r2, r7
 8000fb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000fba:	e72b      	b.n	8000e14 <__udivmoddi4+0x154>
 8000fbc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc0:	443b      	add	r3, r7
 8000fc2:	e710      	b.n	8000de6 <__udivmoddi4+0x126>
 8000fc4:	3902      	subs	r1, #2
 8000fc6:	443b      	add	r3, r7
 8000fc8:	e6a9      	b.n	8000d1e <__udivmoddi4+0x5e>
 8000fca:	443a      	add	r2, r7
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e6be      	b.n	8000d4e <__udivmoddi4+0x8e>
 8000fd0:	eba7 0808 	sub.w	r8, r7, r8
 8000fd4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fd8:	4441      	add	r1, r8
 8000fda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fde:	fb09 f804 	mul.w	r8, r9, r4
 8000fe2:	e7c9      	b.n	8000f78 <__udivmoddi4+0x2b8>
 8000fe4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	e744      	b.n	8000e76 <__udivmoddi4+0x1b6>
 8000fec:	3b02      	subs	r3, #2
 8000fee:	443c      	add	r4, r7
 8000ff0:	e75e      	b.n	8000eb0 <__udivmoddi4+0x1f0>
 8000ff2:	4649      	mov	r1, r9
 8000ff4:	e78d      	b.n	8000f12 <__udivmoddi4+0x252>
 8000ff6:	eba1 0108 	sub.w	r1, r1, r8
 8000ffa:	46cc      	mov	ip, r9
 8000ffc:	fbb1 f9fe 	udiv	r9, r1, lr
 8001000:	fb09 f804 	mul.w	r8, r9, r4
 8001004:	e7b8      	b.n	8000f78 <__udivmoddi4+0x2b8>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	0000      	movs	r0, r0
	...

08001010 <TIM_SetPWM>:
	*m2 = MAX(MIN_DUTY, MIN(*m2, MAX_DUTY));
	*m3 = MAX(MIN_DUTY, MIN(*m3, MAX_DUTY));
	*m4 = MAX(MIN_DUTY, MIN(*m4, MAX_DUTY));
}

void TIM_SetPWM(float m1, float m2, float m3, float m4) {
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	ed87 0a03 	vstr	s0, [r7, #12]
 800101a:	edc7 0a02 	vstr	s1, [r7, #8]
 800101e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001022:	edc7 1a00 	vstr	s3, [r7]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, max_CCR * 0.01 * m1);
 8001026:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fa7e 	bl	800052c <__aeabi_i2d>
 8001030:	a341      	add	r3, pc, #260	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	f7ff fae3 	bl	8000600 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4614      	mov	r4, r2
 8001040:	461d      	mov	r5, r3
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f7ff fa84 	bl	8000550 <__aeabi_f2d>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4620      	mov	r0, r4
 800104e:	4629      	mov	r1, r5
 8001050:	f7ff fad6 	bl	8000600 <__aeabi_dmul>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4939      	ldr	r1, [pc, #228]	@ (8001140 <TIM_SetPWM+0x130>)
 800105a:	680c      	ldr	r4, [r1, #0]
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fda6 	bl	8000bb0 <__aeabi_d2uiz>
 8001064:	4603      	mov	r3, r0
 8001066:	6363      	str	r3, [r4, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, max_CCR * 0.01 * m2);
 8001068:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fa5d 	bl	800052c <__aeabi_i2d>
 8001072:	a331      	add	r3, pc, #196	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 8001074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001078:	f7ff fac2 	bl	8000600 <__aeabi_dmul>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4614      	mov	r4, r2
 8001082:	461d      	mov	r5, r3
 8001084:	68b8      	ldr	r0, [r7, #8]
 8001086:	f7ff fa63 	bl	8000550 <__aeabi_f2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4620      	mov	r0, r4
 8001090:	4629      	mov	r1, r5
 8001092:	f7ff fab5 	bl	8000600 <__aeabi_dmul>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	4929      	ldr	r1, [pc, #164]	@ (8001140 <TIM_SetPWM+0x130>)
 800109c:	680c      	ldr	r4, [r1, #0]
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fd85 	bl	8000bb0 <__aeabi_d2uiz>
 80010a6:	4603      	mov	r3, r0
 80010a8:	63a3      	str	r3, [r4, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, max_CCR * 0.01 * m3);
 80010aa:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa3c 	bl	800052c <__aeabi_i2d>
 80010b4:	a320      	add	r3, pc, #128	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff faa1 	bl	8000600 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4614      	mov	r4, r2
 80010c4:	461d      	mov	r5, r3
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff fa42 	bl	8000550 <__aeabi_f2d>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	4620      	mov	r0, r4
 80010d2:	4629      	mov	r1, r5
 80010d4:	f7ff fa94 	bl	8000600 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4918      	ldr	r1, [pc, #96]	@ (8001140 <TIM_SetPWM+0x130>)
 80010de:	680c      	ldr	r4, [r1, #0]
 80010e0:	4610      	mov	r0, r2
 80010e2:	4619      	mov	r1, r3
 80010e4:	f7ff fd64 	bl	8000bb0 <__aeabi_d2uiz>
 80010e8:	4603      	mov	r3, r0
 80010ea:	63e3      	str	r3, [r4, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, max_CCR * 0.01 * m4);
 80010ec:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fa1b 	bl	800052c <__aeabi_i2d>
 80010f6:	a310      	add	r3, pc, #64	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa80 	bl	8000600 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4614      	mov	r4, r2
 8001106:	461d      	mov	r5, r3
 8001108:	6838      	ldr	r0, [r7, #0]
 800110a:	f7ff fa21 	bl	8000550 <__aeabi_f2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff fa73 	bl	8000600 <__aeabi_dmul>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4908      	ldr	r1, [pc, #32]	@ (8001140 <TIM_SetPWM+0x130>)
 8001120:	680c      	ldr	r4, [r1, #0]
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fd43 	bl	8000bb0 <__aeabi_d2uiz>
 800112a:	4603      	mov	r3, r0
 800112c:	6423      	str	r3, [r4, #64]	@ 0x40
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bdb0      	pop	{r4, r5, r7, pc}
 8001136:	bf00      	nop
 8001138:	47ae147b 	.word	0x47ae147b
 800113c:	3f847ae1 	.word	0x3f847ae1
 8001140:	20000530 	.word	0x20000530
 8001144:	00000000 	.word	0x00000000

08001148 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b0ae      	sub	sp, #184	@ 0xb8
 800114c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	uint8_t byteData;
	uint16_t wordData;
	uint8_t ToFSensor = 0; // 0=Left, 1=Center(default), 2=Right
 800114e:	2300      	movs	r3, #0
 8001150:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

	uint8_t sensorState = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	uint16_t Distance;
	uint16_t SignalRate;
	uint16_t AmbientRate;
	uint16_t SpadNum;
	uint8_t RangeStatus;
	uint8_t dataReady = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
	uint16_t timeout_counter = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001166:	f002 f827 	bl	80031b8 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800116a:	f000 f9af 	bl	80014cc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800116e:	f000 fcff 	bl	8001b70 <MX_GPIO_Init>
	MX_I2C2_Init();
 8001172:	f000 fa33 	bl	80015dc <MX_I2C2_Init>
	MX_LPUART1_UART_Init();
 8001176:	f000 fa6f 	bl	8001658 <MX_LPUART1_UART_Init>
	MX_I2C1_Init();
 800117a:	f000 f9f1 	bl	8001560 <MX_I2C1_Init>
	MX_UART4_Init();
 800117e:	f000 fab5 	bl	80016ec <MX_UART4_Init>
	MX_SPI1_Init();
 8001182:	f000 faff 	bl	8001784 <MX_SPI1_Init>
	MX_SPI3_Init();
 8001186:	f000 fb6b 	bl	8001860 <MX_SPI3_Init>
	MX_TIM3_Init();
 800118a:	f000 fbd7 	bl	800193c <MX_TIM3_Init>
	MX_TIM5_Init();
 800118e:	f000 fc57 	bl	8001a40 <MX_TIM5_Init>
	/* USER CODE BEGIN 2 */
	//  Arm the ESC (first send the low signal then the high signal)
	    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, max_CCR * 0.05);
 8001192:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9c8 	bl	800052c <__aeabi_i2d>
 800119c:	a3c0      	add	r3, pc, #768	@ (adr r3, 80014a0 <main+0x358>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	f7ff fa2d 	bl	8000600 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	49c1      	ldr	r1, [pc, #772]	@ (80014b0 <main+0x368>)
 80011ac:	680c      	ldr	r4, [r1, #0]
 80011ae:	4610      	mov	r0, r2
 80011b0:	4619      	mov	r1, r3
 80011b2:	f7ff fcfd 	bl	8000bb0 <__aeabi_d2uiz>
 80011b6:	4603      	mov	r3, r0
 80011b8:	6363      	str	r3, [r4, #52]	@ 0x34
	    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, max_CCR * 0.05);
 80011ba:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f9b4 	bl	800052c <__aeabi_i2d>
 80011c4:	a3b6      	add	r3, pc, #728	@ (adr r3, 80014a0 <main+0x358>)
 80011c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ca:	f7ff fa19 	bl	8000600 <__aeabi_dmul>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	49b7      	ldr	r1, [pc, #732]	@ (80014b0 <main+0x368>)
 80011d4:	680c      	ldr	r4, [r1, #0]
 80011d6:	4610      	mov	r0, r2
 80011d8:	4619      	mov	r1, r3
 80011da:	f7ff fce9 	bl	8000bb0 <__aeabi_d2uiz>
 80011de:	4603      	mov	r3, r0
 80011e0:	63a3      	str	r3, [r4, #56]	@ 0x38
	    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, max_CCR * 0.05);
 80011e2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f9a0 	bl	800052c <__aeabi_i2d>
 80011ec:	a3ac      	add	r3, pc, #688	@ (adr r3, 80014a0 <main+0x358>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	f7ff fa05 	bl	8000600 <__aeabi_dmul>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	49ad      	ldr	r1, [pc, #692]	@ (80014b0 <main+0x368>)
 80011fc:	680c      	ldr	r4, [r1, #0]
 80011fe:	4610      	mov	r0, r2
 8001200:	4619      	mov	r1, r3
 8001202:	f7ff fcd5 	bl	8000bb0 <__aeabi_d2uiz>
 8001206:	4603      	mov	r3, r0
 8001208:	63e3      	str	r3, [r4, #60]	@ 0x3c
	    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, max_CCR * 0.05);
 800120a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f98c 	bl	800052c <__aeabi_i2d>
 8001214:	a3a2      	add	r3, pc, #648	@ (adr r3, 80014a0 <main+0x358>)
 8001216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121a:	f7ff f9f1 	bl	8000600 <__aeabi_dmul>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	49a3      	ldr	r1, [pc, #652]	@ (80014b0 <main+0x368>)
 8001224:	680c      	ldr	r4, [r1, #0]
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f7ff fcc1 	bl	8000bb0 <__aeabi_d2uiz>
 800122e:	4603      	mov	r3, r0
 8001230:	6423      	str	r3, [r4, #64]	@ 0x40

	    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001232:	2100      	movs	r1, #0
 8001234:	489e      	ldr	r0, [pc, #632]	@ (80014b0 <main+0x368>)
 8001236:	f007 fc1f 	bl	8008a78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800123a:	2104      	movs	r1, #4
 800123c:	489c      	ldr	r0, [pc, #624]	@ (80014b0 <main+0x368>)
 800123e:	f007 fc1b 	bl	8008a78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001242:	2108      	movs	r1, #8
 8001244:	489a      	ldr	r0, [pc, #616]	@ (80014b0 <main+0x368>)
 8001246:	f007 fc17 	bl	8008a78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 800124a:	210c      	movs	r1, #12
 800124c:	4898      	ldr	r0, [pc, #608]	@ (80014b0 <main+0x368>)
 800124e:	f007 fc13 	bl	8008a78 <HAL_TIM_PWM_Start>

	// Setup the Servos
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, max_CCR * 0.03);
 8001252:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f968 	bl	800052c <__aeabi_i2d>
 800125c:	a392      	add	r3, pc, #584	@ (adr r3, 80014a8 <main+0x360>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f7ff f9cd 	bl	8000600 <__aeabi_dmul>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4992      	ldr	r1, [pc, #584]	@ (80014b4 <main+0x36c>)
 800126c:	680c      	ldr	r4, [r1, #0]
 800126e:	4610      	mov	r0, r2
 8001270:	4619      	mov	r1, r3
 8001272:	f7ff fc9d 	bl	8000bb0 <__aeabi_d2uiz>
 8001276:	4603      	mov	r3, r0
 8001278:	63e3      	str	r3, [r4, #60]	@ 0x3c
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, max_CCR * 0.03);
 800127a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f954 	bl	800052c <__aeabi_i2d>
 8001284:	a388      	add	r3, pc, #544	@ (adr r3, 80014a8 <main+0x360>)
 8001286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128a:	f7ff f9b9 	bl	8000600 <__aeabi_dmul>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4988      	ldr	r1, [pc, #544]	@ (80014b4 <main+0x36c>)
 8001294:	680c      	ldr	r4, [r1, #0]
 8001296:	4610      	mov	r0, r2
 8001298:	4619      	mov	r1, r3
 800129a:	f7ff fc89 	bl	8000bb0 <__aeabi_d2uiz>
 800129e:	4603      	mov	r3, r0
 80012a0:	6423      	str	r3, [r4, #64]	@ 0x40

	    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80012a2:	2108      	movs	r1, #8
 80012a4:	4883      	ldr	r0, [pc, #524]	@ (80014b4 <main+0x36c>)
 80012a6:	f007 fbe7 	bl	8008a78 <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80012aa:	210c      	movs	r1, #12
 80012ac:	4881      	ldr	r0, [pc, #516]	@ (80014b4 <main+0x36c>)
 80012ae:	f007 fbe3 	bl	8008a78 <HAL_TIM_PWM_Start>
	    HAL_Delay(5000);
 80012b2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80012b6:	f002 f845 	bl	8003344 <HAL_Delay>

//	START OF IMU SETUP
	IMU_INIT(&hspi3);
 80012ba:	487f      	ldr	r0, [pc, #508]	@ (80014b8 <main+0x370>)
 80012bc:	f001 fede 	bl	800307c <IMU_INIT>
	IMU_SETUP_FOR_LOGGING();
 80012c0:	f001 feea 	bl	8003098 <IMU_SETUP_FOR_LOGGING>
	IMU_ENABLE_ALL();
 80012c4:	f001 fef0 	bl	80030a8 <IMU_ENABLE_ALL>

	HAL_Delay(3000);
 80012c8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80012cc:	f002 f83a 	bl	8003344 <HAL_Delay>

	int imuready = IMU_READY();
 80012d0:	f001 fef8 	bl	80030c4 <IMU_READY>
 80012d4:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
	while (imuready != 1) {
 80012d8:	e007      	b.n	80012ea <main+0x1a2>
		imuready = IMU_READY();
 80012da:	f001 fef3 	bl	80030c4 <IMU_READY>
 80012de:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
		// HAL_UART_Transmit(&hlpuart1, err, 7, 1000);
		HAL_Delay(5000);
 80012e2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80012e6:	f002 f82d 	bl	8003344 <HAL_Delay>
	while (imuready != 1) {
 80012ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d1f3      	bne.n	80012da <main+0x192>
	}

	struct Vector3 xyz_a;
	struct Vector3 xyz_v;
	xyz_v.x = 0;
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	f04f 0300 	mov.w	r3, #0
 80012fa:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	xyz_v.y = 0;
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	f04f 0300 	mov.w	r3, #0
 8001306:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	xyz_v.z = 0;
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	struct Vector3 xyz_p;
	xyz_p.x = 0;
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	xyz_p.y = 0;
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	f04f 0300 	mov.w	r3, #0
 800132a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	xyz_p.z = 0;
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	f04f 0300 	mov.w	r3, #0
 8001336:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

	struct Vector3 rpy_v;
	struct Vector3 rpy_p;
	rpy_p.x = 0;
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	f04f 0300 	mov.w	r3, #0
 8001342:	e9c7 2306 	strd	r2, r3, [r7, #24]
	rpy_p.y = 0;
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	f04f 0300 	mov.w	r3, #0
 800134e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	rpy_p.z = 0;
 8001352:	f04f 0200 	mov.w	r2, #0
 8001356:	f04f 0300 	mov.w	r3, #0
 800135a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	struct Vector3 xyz_ground;
	xyz_ground.x = 0;
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	f04f 0300 	mov.w	r3, #0
 8001366:	e9c7 2300 	strd	r2, r3, [r7]
	xyz_ground.y = 0;
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	e9c7 2302 	strd	r2, r3, [r7, #8]
	xyz_ground.z = 0;
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	e9c7 2304 	strd	r2, r3, [r7, #16]

//	Calibrate ground reference (should 9.81 m/s^2 in Z when stationary)
	for (int i = 0; i < 5; i++) {
 8001382:	2300      	movs	r3, #0
 8001384:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001388:	e054      	b.n	8001434 <main+0x2ec>
		xyz_a = ACCEL_READ_ACCELERATION();
 800138a:	f001 fb0f 	bl	80029ac <ACCEL_READ_ACCELERATION>
 800138e:	eeb0 5a40 	vmov.f32	s10, s0
 8001392:	eef0 5a60 	vmov.f32	s11, s1
 8001396:	eeb0 6a41 	vmov.f32	s12, s2
 800139a:	eef0 6a61 	vmov.f32	s13, s3
 800139e:	eeb0 7a42 	vmov.f32	s14, s4
 80013a2:	eef0 7a62 	vmov.f32	s15, s5
 80013a6:	ed87 5b1e 	vstr	d5, [r7, #120]	@ 0x78
 80013aa:	ed87 6b20 	vstr	d6, [r7, #128]	@ 0x80
 80013ae:	ed87 7b22 	vstr	d7, [r7, #136]	@ 0x88
		xyz_ground.x += xyz_a.x / 5;
 80013b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80013b6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	4b3f      	ldr	r3, [pc, #252]	@ (80014bc <main+0x374>)
 80013c0:	f7ff fa48 	bl	8000854 <__aeabi_ddiv>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4620      	mov	r0, r4
 80013ca:	4629      	mov	r1, r5
 80013cc:	f7fe ff62 	bl	8000294 <__adddf3>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	e9c7 2300 	strd	r2, r3, [r7]
		xyz_ground.y += xyz_a.y / 5;
 80013d8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80013dc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	4b35      	ldr	r3, [pc, #212]	@ (80014bc <main+0x374>)
 80013e6:	f7ff fa35 	bl	8000854 <__aeabi_ddiv>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4620      	mov	r0, r4
 80013f0:	4629      	mov	r1, r5
 80013f2:	f7fe ff4f 	bl	8000294 <__adddf3>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	e9c7 2302 	strd	r2, r3, [r7, #8]
		xyz_ground.z += xyz_a.z / 5;
 80013fe:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001402:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	4b2c      	ldr	r3, [pc, #176]	@ (80014bc <main+0x374>)
 800140c:	f7ff fa22 	bl	8000854 <__aeabi_ddiv>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	4620      	mov	r0, r4
 8001416:	4629      	mov	r1, r5
 8001418:	f7fe ff3c 	bl	8000294 <__adddf3>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	e9c7 2304 	strd	r2, r3, [r7, #16]
		HAL_Delay(5);
 8001424:	2005      	movs	r0, #5
 8001426:	f001 ff8d 	bl	8003344 <HAL_Delay>
	for (int i = 0; i < 5; i++) {
 800142a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800142e:	3301      	adds	r3, #1
 8001430:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001434:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001438:	2b04      	cmp	r3, #4
 800143a:	dda6      	ble.n	800138a <main+0x242>
	}

	float cr, sr, cp, sp, cy, sy;
	float aX, aY, aZ;

	float error_x = 0;
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	float error_y = 0;
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	float prev_accel_x = 0;
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	float prev_accel_y = 0;
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	float Fx_d, Fy_d;
	float m1, m2, m3, m4;

	uint32_t lastIMU = HAL_GetTick();
 800145c:	f001 ff66 	bl	800332c <HAL_GetTick>
 8001460:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	uint32_t lastDist = HAL_GetTick();
 8001464:	f001 ff62 	bl	800332c <HAL_GetTick>
 8001468:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
	HAL_UART_Receive_IT(&hlpuart1, &xb, 3);
 800146c:	2203      	movs	r2, #3
 800146e:	4914      	ldr	r1, [pc, #80]	@ (80014c0 <main+0x378>)
 8001470:	4814      	ldr	r0, [pc, #80]	@ (80014c4 <main+0x37c>)
 8001472:	f008 fe09 	bl	800a088 <HAL_UART_Receive_IT>

//    NOTE: these pins have been configured in the IOC to be high by default and have pull up resistor configured to it
//    Start up the distance sensor
//	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
	//	TODO: Setup the other sensor, but use the default device address
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001476:	2201      	movs	r2, #1
 8001478:	2180      	movs	r1, #128	@ 0x80
 800147a:	4813      	ldr	r0, [pc, #76]	@ (80014c8 <main+0x380>)
 800147c:	f002 face 	bl	8003a1c <HAL_GPIO_WritePin>
//		TIM_SetPWM(m1, m2, m3, m4);
//
//		//		END OF IMU READ
//
//		HAL_Delay(5);
		TIM_SetPWM(5.5, 5.5, 5.5, 5.5);  // Constant low throttle
 8001480:	eef1 1a06 	vmov.f32	s3, #22	@ 0x40b00000  5.5
 8001484:	eeb1 1a06 	vmov.f32	s2, #22	@ 0x40b00000  5.5
 8001488:	eef1 0a06 	vmov.f32	s1, #22	@ 0x40b00000  5.5
 800148c:	eeb1 0a06 	vmov.f32	s0, #22	@ 0x40b00000  5.5
 8001490:	f7ff fdbe 	bl	8001010 <TIM_SetPWM>
			    HAL_Delay(10);
 8001494:	200a      	movs	r0, #10
 8001496:	f001 ff55 	bl	8003344 <HAL_Delay>
		TIM_SetPWM(5.5, 5.5, 5.5, 5.5);  // Constant low throttle
 800149a:	bf00      	nop
 800149c:	e7f0      	b.n	8001480 <main+0x338>
 800149e:	bf00      	nop
 80014a0:	9999999a 	.word	0x9999999a
 80014a4:	3fa99999 	.word	0x3fa99999
 80014a8:	eb851eb8 	.word	0xeb851eb8
 80014ac:	3f9eb851 	.word	0x3f9eb851
 80014b0:	20000530 	.word	0x20000530
 80014b4:	200004e4 	.word	0x200004e4
 80014b8:	20000454 	.word	0x20000454
 80014bc:	40140000 	.word	0x40140000
 80014c0:	2000057c 	.word	0x2000057c
 80014c4:	2000029c 	.word	0x2000029c
 80014c8:	42020800 	.word	0x42020800

080014cc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b09e      	sub	sp, #120	@ 0x78
 80014d0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80014d2:	f107 0318 	add.w	r3, r7, #24
 80014d6:	2260      	movs	r2, #96	@ 0x60
 80014d8:	2100      	movs	r1, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	f00a ff65 	bl	800c3aa <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014e0:	463b      	mov	r3, r7
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]
 80014ee:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4)
 80014f0:	2000      	movs	r0, #0
 80014f2:	f002 fbdd 	bl	8003cb0 <HAL_PWREx_ControlVoltageScaling>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80014fc:	f000 fcf8 	bl	8001ef0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001500:	2310      	movs	r3, #16
 8001502:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001504:	2301      	movs	r3, #1
 8001506:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001508:	2310      	movs	r3, #16
 800150a:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_2;
 800150c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001510:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001512:	2300      	movs	r3, #0
 8001514:	653b      	str	r3, [r7, #80]	@ 0x50
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001516:	f107 0318 	add.w	r3, r7, #24
 800151a:	4618      	mov	r0, r3
 800151c:	f002 fc54 	bl	8003dc8 <HAL_RCC_OscConfig>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <SystemClock_Config+0x5e>
		Error_Handler();
 8001526:	f000 fce3 	bl	8001ef0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800152a:	231f      	movs	r3, #31
 800152c:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001536:	2360      	movs	r3, #96	@ 0x60
 8001538:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001542:	463b      	mov	r3, r7
 8001544:	2101      	movs	r1, #1
 8001546:	4618      	mov	r0, r3
 8001548:	f003 fb1a 	bl	8004b80 <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x8a>
		Error_Handler();
 8001552:	f000 fccd 	bl	8001ef0 <Error_Handler>
	}
}
 8001556:	bf00      	nop
 8001558:	3778      	adds	r7, #120	@ 0x78
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001566:	4a1c      	ldr	r2, [pc, #112]	@ (80015d8 <MX_I2C1_Init+0x78>)
 8001568:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000509;
 800156a:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800156c:	f240 5209 	movw	r2, #1289	@ 0x509
 8001570:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001572:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001578:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800157a:	2201      	movs	r2, #1
 800157c:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800158a:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001590:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001592:	2200      	movs	r2, #0
 8001594:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001596:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001598:	2200      	movs	r2, #0
 800159a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800159c:	480d      	ldr	r0, [pc, #52]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800159e:	f002 fa55 	bl	8003a4c <HAL_I2C_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_I2C1_Init+0x4c>
		Error_Handler();
 80015a8:	f000 fca2 	bl	8001ef0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80015ac:	2100      	movs	r1, #0
 80015ae:	4809      	ldr	r0, [pc, #36]	@ (80015d4 <MX_I2C1_Init+0x74>)
 80015b0:	f002 fae7 	bl	8003b82 <HAL_I2CEx_ConfigAnalogFilter>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_I2C1_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 80015ba:	f000 fc99 	bl	8001ef0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80015be:	2100      	movs	r1, #0
 80015c0:	4804      	ldr	r0, [pc, #16]	@ (80015d4 <MX_I2C1_Init+0x74>)
 80015c2:	f002 fb29 	bl	8003c18 <HAL_I2CEx_ConfigDigitalFilter>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_I2C1_Init+0x70>
		Error_Handler();
 80015cc:	f000 fc90 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200001f4 	.word	0x200001f4
 80015d8:	40005400 	.word	0x40005400

080015dc <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80015e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001650 <MX_I2C2_Init+0x74>)
 80015e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001654 <MX_I2C2_Init+0x78>)
 80015e4:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00000509;
 80015e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <MX_I2C2_Init+0x74>)
 80015e8:	f240 5209 	movw	r2, #1289	@ 0x509
 80015ec:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80015ee:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <MX_I2C2_Init+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015f4:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <MX_I2C2_Init+0x74>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <MX_I2C2_Init+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8001600:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <MX_I2C2_Init+0x74>)
 8001602:	2200      	movs	r2, #0
 8001604:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001606:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <MX_I2C2_Init+0x74>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800160c:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <MX_I2C2_Init+0x74>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001612:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <MX_I2C2_Init+0x74>)
 8001614:	2200      	movs	r2, #0
 8001616:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8001618:	480d      	ldr	r0, [pc, #52]	@ (8001650 <MX_I2C2_Init+0x74>)
 800161a:	f002 fa17 	bl	8003a4c <HAL_I2C_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_I2C2_Init+0x4c>
		Error_Handler();
 8001624:	f000 fc64 	bl	8001ef0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 8001628:	2100      	movs	r1, #0
 800162a:	4809      	ldr	r0, [pc, #36]	@ (8001650 <MX_I2C2_Init+0x74>)
 800162c:	f002 faa9 	bl	8003b82 <HAL_I2CEx_ConfigAnalogFilter>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_I2C2_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8001636:	f000 fc5b 	bl	8001ef0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 800163a:	2100      	movs	r1, #0
 800163c:	4804      	ldr	r0, [pc, #16]	@ (8001650 <MX_I2C2_Init+0x74>)
 800163e:	f002 faeb 	bl	8003c18 <HAL_I2CEx_ConfigDigitalFilter>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C2_Init+0x70>
		Error_Handler();
 8001648:	f000 fc52 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000248 	.word	0x20000248
 8001654:	40005800 	.word	0x40005800

08001658 <MX_LPUART1_UART_Init>:
/**
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void) {
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 800165c:	4b21      	ldr	r3, [pc, #132]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 800165e:	4a22      	ldr	r2, [pc, #136]	@ (80016e8 <MX_LPUART1_UART_Init+0x90>)
 8001660:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 9600;
 8001662:	4b20      	ldr	r3, [pc, #128]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 8001664:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001668:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166a:	4b1e      	ldr	r3, [pc, #120]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001670:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001676:	4b1b      	ldr	r3, [pc, #108]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800167c:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 800167e:	220c      	movs	r2, #12
 8001680:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001682:	4b18      	ldr	r3, [pc, #96]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001688:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 800168a:	2200      	movs	r2, #0
 800168c:	621a      	str	r2, [r3, #32]
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800168e:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 8001690:	2200      	movs	r2, #0
 8001692:	629a      	str	r2, [r3, #40]	@ 0x28
	hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001694:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 8001696:	2200      	movs	r2, #0
 8001698:	665a      	str	r2, [r3, #100]	@ 0x64
	if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 800169a:	4812      	ldr	r0, [pc, #72]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 800169c:	f008 fc16 	bl	8009ecc <HAL_UART_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_LPUART1_UART_Init+0x52>
		Error_Handler();
 80016a6:	f000 fc23 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8)
 80016aa:	2100      	movs	r1, #0
 80016ac:	480d      	ldr	r0, [pc, #52]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 80016ae:	f009 ff9e 	bl	800b5ee <HAL_UARTEx_SetTxFifoThreshold>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_LPUART1_UART_Init+0x64>
			!= HAL_OK) {
		Error_Handler();
 80016b8:	f000 fc1a 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8)
 80016bc:	2100      	movs	r1, #0
 80016be:	4809      	ldr	r0, [pc, #36]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 80016c0:	f009 ffd3 	bl	800b66a <HAL_UARTEx_SetRxFifoThreshold>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_LPUART1_UART_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 80016ca:	f000 fc11 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 80016ce:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_LPUART1_UART_Init+0x8c>)
 80016d0:	f009 ff54 	bl	800b57c <HAL_UARTEx_DisableFifoMode>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_LPUART1_UART_Init+0x86>
		Error_Handler();
 80016da:	f000 fc09 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	2000029c 	.word	0x2000029c
 80016e8:	46002400 	.word	0x46002400

080016ec <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 80016f0:	4b22      	ldr	r3, [pc, #136]	@ (800177c <MX_UART4_Init+0x90>)
 80016f2:	4a23      	ldr	r2, [pc, #140]	@ (8001780 <MX_UART4_Init+0x94>)
 80016f4:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_UART4_Init+0x90>)
 80016f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016fc:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80016fe:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <MX_UART4_Init+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_UART4_Init+0x90>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 800170a:	4b1c      	ldr	r3, [pc, #112]	@ (800177c <MX_UART4_Init+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_UART4_Init+0x90>)
 8001712:	220c      	movs	r2, #12
 8001714:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <MX_UART4_Init+0x90>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800171c:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_UART4_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001722:	4b16      	ldr	r3, [pc, #88]	@ (800177c <MX_UART4_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <MX_UART4_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800172e:	4b13      	ldr	r3, [pc, #76]	@ (800177c <MX_UART4_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8001734:	4811      	ldr	r0, [pc, #68]	@ (800177c <MX_UART4_Init+0x90>)
 8001736:	f008 fbc9 	bl	8009ecc <HAL_UART_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_UART4_Init+0x58>
		Error_Handler();
 8001740:	f000 fbd6 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 8001744:	2100      	movs	r1, #0
 8001746:	480d      	ldr	r0, [pc, #52]	@ (800177c <MX_UART4_Init+0x90>)
 8001748:	f009 ff51 	bl	800b5ee <HAL_UARTEx_SetTxFifoThreshold>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_UART4_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8001752:	f000 fbcd 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 8001756:	2100      	movs	r1, #0
 8001758:	4808      	ldr	r0, [pc, #32]	@ (800177c <MX_UART4_Init+0x90>)
 800175a:	f009 ff86 	bl	800b66a <HAL_UARTEx_SetRxFifoThreshold>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_UART4_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8001764:	f000 fbc4 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_UART4_Init+0x90>)
 800176a:	f009 ff07 	bl	800b57c <HAL_UARTEx_DisableFifoMode>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_UART4_Init+0x8c>
		Error_Handler();
 8001774:	f000 fbbc 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000330 	.word	0x20000330
 8001780:	40004c00 	.word	0x40004c00

08001784 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 0 */

	/* USER CODE END SPI1_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001794:	4b30      	ldr	r3, [pc, #192]	@ (8001858 <MX_SPI1_Init+0xd4>)
 8001796:	4a31      	ldr	r2, [pc, #196]	@ (800185c <MX_SPI1_Init+0xd8>)
 8001798:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800179a:	4b2f      	ldr	r3, [pc, #188]	@ (8001858 <MX_SPI1_Init+0xd4>)
 800179c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80017a0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017aa:	2207      	movs	r2, #7
 80017ac:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017b4:	4b28      	ldr	r3, [pc, #160]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80017ba:	4b27      	ldr	r3, [pc, #156]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017bc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017c0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017c2:	4b25      	ldr	r3, [pc, #148]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c8:	4b23      	ldr	r3, [pc, #140]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ce:	4b22      	ldr	r3, [pc, #136]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d4:	4b20      	ldr	r3, [pc, #128]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 0x7;
 80017da:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017dc:	2207      	movs	r2, #7
 80017de:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017e6:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80017ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80017f4:	4b18      	ldr	r3, [pc, #96]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi1.Init.MasterInterDataIdleness =
 80017fa:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <MX_SPI1_Init+0xd4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	64da      	str	r2, [r3, #76]	@ 0x4c
	SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001800:	4b15      	ldr	r3, [pc, #84]	@ (8001858 <MX_SPI1_Init+0xd4>)
 8001802:	2200      	movs	r2, #0
 8001804:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <MX_SPI1_Init+0xd4>)
 8001808:	2200      	movs	r2, #0
 800180a:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800180c:	4b12      	ldr	r3, [pc, #72]	@ (8001858 <MX_SPI1_Init+0xd4>)
 800180e:	2200      	movs	r2, #0
 8001810:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001812:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <MX_SPI1_Init+0xd4>)
 8001814:	2200      	movs	r2, #0
 8001816:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001818:	4b0f      	ldr	r3, [pc, #60]	@ (8001858 <MX_SPI1_Init+0xd4>)
 800181a:	2200      	movs	r2, #0
 800181c:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800181e:	480e      	ldr	r0, [pc, #56]	@ (8001858 <MX_SPI1_Init+0xd4>)
 8001820:	f006 f93c 	bl	8007a9c <HAL_SPI_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_SPI1_Init+0xaa>
		Error_Handler();
 800182a:	f000 fb61 	bl	8001ef0 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 8001832:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001836:	60bb      	str	r3, [r7, #8]
	SPI_GRP1_GPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1,
 800183c:	1d3b      	adds	r3, r7, #4
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	@ (8001858 <MX_SPI1_Init+0xd4>)
 8001842:	f007 f820 	bl	8008886 <HAL_SPIEx_SetConfigAutonomousMode>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_SPI1_Init+0xcc>
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
		Error_Handler();
 800184c:	f000 fb50 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	200003c4 	.word	0x200003c4
 800185c:	40013000 	.word	0x40013000

08001860 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 0 */

	/* USER CODE END SPI3_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8001870:	4b30      	ldr	r3, [pc, #192]	@ (8001934 <MX_SPI3_Init+0xd4>)
 8001872:	4a31      	ldr	r2, [pc, #196]	@ (8001938 <MX_SPI3_Init+0xd8>)
 8001874:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8001876:	4b2f      	ldr	r3, [pc, #188]	@ (8001934 <MX_SPI3_Init+0xd4>)
 8001878:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800187c:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800187e:	4b2d      	ldr	r3, [pc, #180]	@ (8001934 <MX_SPI3_Init+0xd4>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001884:	4b2b      	ldr	r3, [pc, #172]	@ (8001934 <MX_SPI3_Init+0xd4>)
 8001886:	2207      	movs	r2, #7
 8001888:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800188a:	4b2a      	ldr	r3, [pc, #168]	@ (8001934 <MX_SPI3_Init+0xd4>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001890:	4b28      	ldr	r3, [pc, #160]	@ (8001934 <MX_SPI3_Init+0xd4>)
 8001892:	2200      	movs	r2, #0
 8001894:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8001896:	4b27      	ldr	r3, [pc, #156]	@ (8001934 <MX_SPI3_Init+0xd4>)
 8001898:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800189c:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800189e:	4b25      	ldr	r3, [pc, #148]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a4:	4b23      	ldr	r3, [pc, #140]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018aa:	4b22      	ldr	r3, [pc, #136]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018b0:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi3.Init.CRCPolynomial = 0x7;
 80018b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018be:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c2:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018d0:	4b18      	ldr	r3, [pc, #96]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi3.Init.MasterInterDataIdleness =
 80018d6:	4b17      	ldr	r3, [pc, #92]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	64da      	str	r2, [r3, #76]	@ 0x4c
	SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
	hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018dc:	4b15      	ldr	r3, [pc, #84]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018de:	2200      	movs	r2, #0
 80018e0:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018e2:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018e8:	4b12      	ldr	r3, [pc, #72]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80018ee:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80018f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 80018fa:	480e      	ldr	r0, [pc, #56]	@ (8001934 <MX_SPI3_Init+0xd4>)
 80018fc:	f006 f8ce 	bl	8007a9c <HAL_SPI_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_SPI3_Init+0xaa>
		Error_Handler();
 8001906:	f000 faf3 	bl	8001ef0 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 800190e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001912:	60bb      	str	r3, [r7, #8]
	SPI_GRP2_LPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi3,
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_SPI3_Init+0xd4>)
 800191e:	f006 ffb2 	bl	8008886 <HAL_SPIEx_SetConfigAutonomousMode>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_SPI3_Init+0xcc>
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
		Error_Handler();
 8001928:	f000 fae2 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000454 	.word	0x20000454
 8001938:	46002000 	.word	0x46002000

0800193c <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b08e      	sub	sp, #56	@ 0x38
 8001940:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001942:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800195c:	463b      	mov	r3, r7
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	605a      	str	r2, [r3, #4]
 8001964:	609a      	str	r2, [r3, #8]
 8001966:	60da      	str	r2, [r3, #12]
 8001968:	611a      	str	r2, [r3, #16]
 800196a:	615a      	str	r2, [r3, #20]
 800196c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800196e:	4b32      	ldr	r3, [pc, #200]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001970:	4a32      	ldr	r2, [pc, #200]	@ (8001a3c <MX_TIM3_Init+0x100>)
 8001972:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 3;
 8001974:	4b30      	ldr	r3, [pc, #192]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001976:	2203      	movs	r2, #3
 8001978:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 20000;
 8001980:	4b2d      	ldr	r3, [pc, #180]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001982:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001986:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001988:	4b2b      	ldr	r3, [pc, #172]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 800198a:	2200      	movs	r2, #0
 800198c:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001994:	4828      	ldr	r0, [pc, #160]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001996:	f006 ffb7 	bl	8008908 <HAL_TIM_Base_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_TIM3_Init+0x68>
		Error_Handler();
 80019a0:	f000 faa6 	bl	8001ef0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80019aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019ae:	4619      	mov	r1, r3
 80019b0:	4821      	ldr	r0, [pc, #132]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 80019b2:	f007 fac7 	bl	8008f44 <HAL_TIM_ConfigClockSource>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM3_Init+0x84>
		Error_Handler();
 80019bc:	f000 fa98 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80019c0:	481d      	ldr	r0, [pc, #116]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 80019c2:	f006 fff8 	bl	80089b6 <HAL_TIM_PWM_Init>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_TIM3_Init+0x94>
		Error_Handler();
 80019cc:	f000 fa90 	bl	8001ef0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80019d8:	f107 031c 	add.w	r3, r7, #28
 80019dc:	4619      	mov	r1, r3
 80019de:	4816      	ldr	r0, [pc, #88]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 80019e0:	f008 f9b2 	bl	8009d48 <HAL_TIMEx_MasterConfigSynchronization>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 80019ea:	f000 fa81 	bl	8001ef0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ee:	2360      	movs	r3, #96	@ 0x60
 80019f0:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80019f2:	2300      	movs	r3, #0
 80019f4:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 80019fe:	463b      	mov	r3, r7
 8001a00:	2208      	movs	r2, #8
 8001a02:	4619      	mov	r1, r3
 8001a04:	480c      	ldr	r0, [pc, #48]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001a06:	f007 f989 	bl	8008d1c <HAL_TIM_PWM_ConfigChannel>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM3_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001a10:	f000 fa6e 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 8001a14:	463b      	mov	r3, r7
 8001a16:	220c      	movs	r2, #12
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4807      	ldr	r0, [pc, #28]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001a1c:	f007 f97e 	bl	8008d1c <HAL_TIM_PWM_ConfigChannel>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM3_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001a26:	f000 fa63 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001a2a:	4803      	ldr	r0, [pc, #12]	@ (8001a38 <MX_TIM3_Init+0xfc>)
 8001a2c:	f000 fce2 	bl	80023f4 <HAL_TIM_MspPostInit>

}
 8001a30:	bf00      	nop
 8001a32:	3738      	adds	r7, #56	@ 0x38
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	200004e4 	.word	0x200004e4
 8001a3c:	40000400 	.word	0x40000400

08001a40 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08e      	sub	sp, #56	@ 0x38
 8001a44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001a46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a54:	f107 031c 	add.w	r3, r7, #28
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001a60:	463b      	mov	r3, r7
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]
 8001a6e:	615a      	str	r2, [r3, #20]
 8001a70:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001a72:	4b3d      	ldr	r3, [pc, #244]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a74:	4a3d      	ldr	r2, [pc, #244]	@ (8001b6c <MX_TIM5_Init+0x12c>)
 8001a76:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 3;
 8001a78:	4b3b      	ldr	r3, [pc, #236]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a7a:	2203      	movs	r2, #3
 8001a7c:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 20000;
 8001a84:	4b38      	ldr	r3, [pc, #224]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a86:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001a8a:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8c:	4b36      	ldr	r3, [pc, #216]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a92:	4b35      	ldr	r3, [pc, #212]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8001a98:	4833      	ldr	r0, [pc, #204]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001a9a:	f006 ff35 	bl	8008908 <HAL_TIM_Base_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_TIM5_Init+0x68>
		Error_Handler();
 8001aa4:	f000 fa24 	bl	8001ef0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aac:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8001aae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	482c      	ldr	r0, [pc, #176]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001ab6:	f007 fa45 	bl	8008f44 <HAL_TIM_ConfigClockSource>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM5_Init+0x84>
		Error_Handler();
 8001ac0:	f000 fa16 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 8001ac4:	4828      	ldr	r0, [pc, #160]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001ac6:	f006 ff76 	bl	80089b6 <HAL_TIM_PWM_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM5_Init+0x94>
		Error_Handler();
 8001ad0:	f000 fa0e 	bl	8001ef0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001adc:	f107 031c 	add.w	r3, r7, #28
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4821      	ldr	r0, [pc, #132]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001ae4:	f008 f930 	bl	8009d48 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM5_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001aee:	f000 f9ff 	bl	8001ef0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af2:	2360      	movs	r3, #96	@ 0x60
 8001af4:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1)
 8001b02:	463b      	mov	r3, r7
 8001b04:	2200      	movs	r2, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	4817      	ldr	r0, [pc, #92]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001b0a:	f007 f907 	bl	8008d1c <HAL_TIM_PWM_ConfigChannel>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM5_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001b14:	f000 f9ec 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2)
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4812      	ldr	r0, [pc, #72]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001b20:	f007 f8fc 	bl	8008d1c <HAL_TIM_PWM_ConfigChannel>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM5_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001b2a:	f000 f9e1 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3)
 8001b2e:	463b      	mov	r3, r7
 8001b30:	2208      	movs	r2, #8
 8001b32:	4619      	mov	r1, r3
 8001b34:	480c      	ldr	r0, [pc, #48]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001b36:	f007 f8f1 	bl	8008d1c <HAL_TIM_PWM_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM5_Init+0x104>
			!= HAL_OK) {
		Error_Handler();
 8001b40:	f000 f9d6 	bl	8001ef0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4)
 8001b44:	463b      	mov	r3, r7
 8001b46:	220c      	movs	r2, #12
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001b4c:	f007 f8e6 	bl	8008d1c <HAL_TIM_PWM_ConfigChannel>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM5_Init+0x11a>
			!= HAL_OK) {
		Error_Handler();
 8001b56:	f000 f9cb 	bl	8001ef0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8001b5a:	4803      	ldr	r0, [pc, #12]	@ (8001b68 <MX_TIM5_Init+0x128>)
 8001b5c:	f000 fc4a 	bl	80023f4 <HAL_TIM_MspPostInit>

}
 8001b60:	bf00      	nop
 8001b62:	3738      	adds	r7, #56	@ 0x38
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000530 	.word	0x20000530
 8001b6c:	40000c00 	.word	0x40000c00

08001b70 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]
 8001b82:	60da      	str	r2, [r3, #12]
 8001b84:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b86:	4b65      	ldr	r3, [pc, #404]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b8c:	4a63      	ldr	r2, [pc, #396]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b96:	4b61      	ldr	r3, [pc, #388]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001ba4:	4b5d      	ldr	r3, [pc, #372]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001ba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001baa:	4a5c      	ldr	r2, [pc, #368]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bb4:	4b59      	ldr	r3, [pc, #356]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc2:	4b56      	ldr	r3, [pc, #344]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bc8:	4a54      	ldr	r2, [pc, #336]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bd2:	4b52      	ldr	r3, [pc, #328]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001be0:	4b4e      	ldr	r3, [pc, #312]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001be6:	4a4d      	ldr	r2, [pc, #308]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001bfe:	4b47      	ldr	r3, [pc, #284]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c04:	4a45      	ldr	r2, [pc, #276]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001c06:	f043 0308 	orr.w	r3, r3, #8
 8001c0a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c0e:	4b43      	ldr	r3, [pc, #268]	@ (8001d1c <MX_GPIO_Init+0x1ac>)
 8001c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	603b      	str	r3, [r7, #0]
 8001c1a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7,
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f24c 0180 	movw	r1, #49280	@ 0xc080
 8001c22:	483f      	ldr	r0, [pc, #252]	@ (8001d20 <MX_GPIO_Init+0x1b0>)
 8001c24:	f001 fefa 	bl	8003a1c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2103      	movs	r1, #3
 8001c2c:	483d      	ldr	r0, [pc, #244]	@ (8001d24 <MX_GPIO_Init+0x1b4>)
 8001c2e:	f001 fef5 	bl	8003a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001c32:	2201      	movs	r2, #1
 8001c34:	2140      	movs	r1, #64	@ 0x40
 8001c36:	483a      	ldr	r0, [pc, #232]	@ (8001d20 <MX_GPIO_Init+0x1b0>)
 8001c38:	f001 fef0 	bl	8003a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	2104      	movs	r1, #4
 8001c40:	4839      	ldr	r0, [pc, #228]	@ (8001d28 <MX_GPIO_Init+0x1b8>)
 8001c42:	f001 feeb 	bl	8003a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001c46:	2201      	movs	r2, #1
 8001c48:	2140      	movs	r1, #64	@ 0x40
 8001c4a:	4838      	ldr	r0, [pc, #224]	@ (8001d2c <MX_GPIO_Init+0x1bc>)
 8001c4c:	f001 fee6 	bl	8003a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PC14 PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8001c50:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c54:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c56:	2301      	movs	r3, #1
 8001c58:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	482d      	ldr	r0, [pc, #180]	@ (8001d20 <MX_GPIO_Init+0x1b0>)
 8001c6a:	f001 fcf7 	bl	800365c <HAL_GPIO_Init>

	/*Configure GPIO pins : PH0 PH1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c72:	2301      	movs	r3, #1
 8001c74:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	4619      	mov	r1, r3
 8001c84:	4827      	ldr	r0, [pc, #156]	@ (8001d24 <MX_GPIO_Init+0x1b4>)
 8001c86:	f001 fce9 	bl	800365c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c8e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c90:	4b27      	ldr	r3, [pc, #156]	@ (8001d30 <MX_GPIO_Init+0x1c0>)
 8001c92:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4823      	ldr	r0, [pc, #140]	@ (8001d2c <MX_GPIO_Init+0x1bc>)
 8001ca0:	f001 fcdc 	bl	800365c <HAL_GPIO_Init>

	/*Configure GPIO pins : PC6 PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001ca4:	23c0      	movs	r3, #192	@ 0xc0
 8001ca6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cac:	2301      	movs	r3, #1
 8001cae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4819      	ldr	r0, [pc, #100]	@ (8001d20 <MX_GPIO_Init+0x1b0>)
 8001cbc:	f001 fcce 	bl	800365c <HAL_GPIO_Init>

	/*Configure GPIO pin : PC8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cc4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <MX_GPIO_Init+0x1c0>)
 8001cc8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4812      	ldr	r0, [pc, #72]	@ (8001d20 <MX_GPIO_Init+0x1b0>)
 8001cd6:	f001 fcc1 	bl	800365c <HAL_GPIO_Init>

	/*Configure GPIO pin : PD2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cda:	2304      	movs	r3, #4
 8001cdc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cea:	f107 0314 	add.w	r3, r7, #20
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480d      	ldr	r0, [pc, #52]	@ (8001d28 <MX_GPIO_Init+0x1b8>)
 8001cf2:	f001 fcb3 	bl	800365c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cf6:	2340      	movs	r3, #64	@ 0x40
 8001cf8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4807      	ldr	r0, [pc, #28]	@ (8001d2c <MX_GPIO_Init+0x1bc>)
 8001d0e:	f001 fca5 	bl	800365c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001d12:	bf00      	nop
 8001d14:	3728      	adds	r7, #40	@ 0x28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	46020c00 	.word	0x46020c00
 8001d20:	42020800 	.word	0x42020800
 8001d24:	42021c00 	.word	0x42021c00
 8001d28:	42020c00 	.word	0x42020c00
 8001d2c:	42020400 	.word	0x42020400
 8001d30:	10110000 	.word	0x10110000
 8001d34:	00000000 	.word	0x00000000

08001d38 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == LPUART1) {
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a5a      	ldr	r2, [pc, #360]	@ (8001eb0 <HAL_UART_RxCpltCallback+0x178>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	f040 80a3 	bne.w	8001e92 <HAL_UART_RxCpltCallback+0x15a>
		if (xb[0] == 'C') { // PID tuning
 8001d4c:	4b59      	ldr	r3, [pc, #356]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b43      	cmp	r3, #67	@ 0x43
 8001d52:	f040 8092 	bne.w	8001e7a <HAL_UART_RxCpltCallback+0x142>
			int dir = (xb[1]) & 1;
 8001d56:	4b57      	ldr	r3, [pc, #348]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001d58:	785b      	ldrb	r3, [r3, #1]
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60fb      	str	r3, [r7, #12]
			if (xb[2] == 'P') {
 8001d60:	4b54      	ldr	r3, [pc, #336]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001d62:	789b      	ldrb	r3, [r3, #2]
 8001d64:	2b50      	cmp	r3, #80	@ 0x50
 8001d66:	d12a      	bne.n	8001dbe <HAL_UART_RxCpltCallback+0x86>
				if (dir) {
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d013      	beq.n	8001d96 <HAL_UART_RxCpltCallback+0x5e>
					KP += 0.1;
 8001d6e:	4b52      	ldr	r3, [pc, #328]	@ (8001eb8 <HAL_UART_RxCpltCallback+0x180>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fbec 	bl	8000550 <__aeabi_f2d>
 8001d78:	a349      	add	r3, pc, #292	@ (adr r3, 8001ea0 <HAL_UART_RxCpltCallback+0x168>)
 8001d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7e:	f7fe fa89 	bl	8000294 <__adddf3>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4610      	mov	r0, r2
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f7fe ff31 	bl	8000bf0 <__aeabi_d2f>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	4a49      	ldr	r2, [pc, #292]	@ (8001eb8 <HAL_UART_RxCpltCallback+0x180>)
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	e078      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				} else {
					KP -= 0.1;
 8001d96:	4b48      	ldr	r3, [pc, #288]	@ (8001eb8 <HAL_UART_RxCpltCallback+0x180>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fbd8 	bl	8000550 <__aeabi_f2d>
 8001da0:	a33f      	add	r3, pc, #252	@ (adr r3, 8001ea0 <HAL_UART_RxCpltCallback+0x168>)
 8001da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da6:	f7fe fa73 	bl	8000290 <__aeabi_dsub>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe ff1d 	bl	8000bf0 <__aeabi_d2f>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4a3f      	ldr	r2, [pc, #252]	@ (8001eb8 <HAL_UART_RxCpltCallback+0x180>)
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	e064      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				}
			} else if (xb[1] == 'I') {
 8001dbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001dc0:	785b      	ldrb	r3, [r3, #1]
 8001dc2:	2b49      	cmp	r3, #73	@ 0x49
 8001dc4:	d12a      	bne.n	8001e1c <HAL_UART_RxCpltCallback+0xe4>
				if (dir) {
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d013      	beq.n	8001df4 <HAL_UART_RxCpltCallback+0xbc>
					KI += 0.01;
 8001dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8001ebc <HAL_UART_RxCpltCallback+0x184>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fbbd 	bl	8000550 <__aeabi_f2d>
 8001dd6:	a334      	add	r3, pc, #208	@ (adr r3, 8001ea8 <HAL_UART_RxCpltCallback+0x170>)
 8001dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ddc:	f7fe fa5a 	bl	8000294 <__adddf3>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4619      	mov	r1, r3
 8001de8:	f7fe ff02 	bl	8000bf0 <__aeabi_d2f>
 8001dec:	4603      	mov	r3, r0
 8001dee:	4a33      	ldr	r2, [pc, #204]	@ (8001ebc <HAL_UART_RxCpltCallback+0x184>)
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	e049      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				} else {
					KI -= 0.01;
 8001df4:	4b31      	ldr	r3, [pc, #196]	@ (8001ebc <HAL_UART_RxCpltCallback+0x184>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fba9 	bl	8000550 <__aeabi_f2d>
 8001dfe:	a32a      	add	r3, pc, #168	@ (adr r3, 8001ea8 <HAL_UART_RxCpltCallback+0x170>)
 8001e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e04:	f7fe fa44 	bl	8000290 <__aeabi_dsub>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f7fe feee 	bl	8000bf0 <__aeabi_d2f>
 8001e14:	4603      	mov	r3, r0
 8001e16:	4a29      	ldr	r2, [pc, #164]	@ (8001ebc <HAL_UART_RxCpltCallback+0x184>)
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	e035      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				}
			} else if (xb[1] == 'D') {
 8001e1c:	4b25      	ldr	r3, [pc, #148]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001e1e:	785b      	ldrb	r3, [r3, #1]
 8001e20:	2b44      	cmp	r3, #68	@ 0x44
 8001e22:	d131      	bne.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				if (dir) {
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d013      	beq.n	8001e52 <HAL_UART_RxCpltCallback+0x11a>
					KD += 0.01;
 8001e2a:	4b25      	ldr	r3, [pc, #148]	@ (8001ec0 <HAL_UART_RxCpltCallback+0x188>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb8e 	bl	8000550 <__aeabi_f2d>
 8001e34:	a31c      	add	r3, pc, #112	@ (adr r3, 8001ea8 <HAL_UART_RxCpltCallback+0x170>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	f7fe fa2b 	bl	8000294 <__adddf3>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4610      	mov	r0, r2
 8001e44:	4619      	mov	r1, r3
 8001e46:	f7fe fed3 	bl	8000bf0 <__aeabi_d2f>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec0 <HAL_UART_RxCpltCallback+0x188>)
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	e01a      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				} else {
					KI -= 0.01;
 8001e52:	4b1a      	ldr	r3, [pc, #104]	@ (8001ebc <HAL_UART_RxCpltCallback+0x184>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe fb7a 	bl	8000550 <__aeabi_f2d>
 8001e5c:	a312      	add	r3, pc, #72	@ (adr r3, 8001ea8 <HAL_UART_RxCpltCallback+0x170>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fa15 	bl	8000290 <__aeabi_dsub>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f7fe febf 	bl	8000bf0 <__aeabi_d2f>
 8001e72:	4603      	mov	r3, r0
 8001e74:	4a11      	ldr	r2, [pc, #68]	@ (8001ebc <HAL_UART_RxCpltCallback+0x184>)
 8001e76:	6013      	str	r3, [r2, #0]
 8001e78:	e006      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
				}
			}
		} else if (xb[0] == 'D') {
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b44      	cmp	r3, #68	@ 0x44
 8001e80:	d102      	bne.n	8001e88 <HAL_UART_RxCpltCallback+0x150>
			recalibrate = 1;
 8001e82:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <HAL_UART_RxCpltCallback+0x18c>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
		}

		// Re-enable interrupt for next character
		HAL_UART_Receive_IT(&hlpuart1, &xb, 3);
 8001e88:	2203      	movs	r2, #3
 8001e8a:	490a      	ldr	r1, [pc, #40]	@ (8001eb4 <HAL_UART_RxCpltCallback+0x17c>)
 8001e8c:	480e      	ldr	r0, [pc, #56]	@ (8001ec8 <HAL_UART_RxCpltCallback+0x190>)
 8001e8e:	f008 f8fb 	bl	800a088 <HAL_UART_Receive_IT>
	}
}
 8001e92:	bf00      	nop
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	f3af 8000 	nop.w
 8001ea0:	9999999a 	.word	0x9999999a
 8001ea4:	3fb99999 	.word	0x3fb99999
 8001ea8:	47ae147b 	.word	0x47ae147b
 8001eac:	3f847ae1 	.word	0x3f847ae1
 8001eb0:	46002400 	.word	0x46002400
 8001eb4:	2000057c 	.word	0x2000057c
 8001eb8:	20000000 	.word	0x20000000
 8001ebc:	20000580 	.word	0x20000580
 8001ec0:	20000584 	.word	0x20000584
 8001ec4:	20000588 	.word	0x20000588
 8001ec8:	2000029c 	.word	0x2000029c

08001ecc <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ch, 1, 0xFFFF);
 8001ed4:	1d39      	adds	r1, r7, #4
 8001ed6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001eda:	2201      	movs	r2, #1
 8001edc:	4803      	ldr	r0, [pc, #12]	@ (8001eec <__io_putchar+0x20>)
 8001ede:	f008 f845 	bl	8009f6c <HAL_UART_Transmit>
	return ch;
 8001ee2:	687b      	ldr	r3, [r7, #4]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	2000029c 	.word	0x2000029c

08001ef0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef4:	b672      	cpsid	i
}
 8001ef6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <Error_Handler+0x8>

08001efc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f02:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <HAL_MspInit+0x30>)
 8001f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f08:	4a08      	ldr	r2, [pc, #32]	@ (8001f2c <HAL_MspInit+0x30>)
 8001f0a:	f043 0304 	orr.w	r3, r3, #4
 8001f0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_MspInit+0x30>)
 8001f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	46020c00 	.word	0x46020c00

08001f30 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b0bc      	sub	sp, #240	@ 0xf0
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f48:	f107 0318 	add.w	r3, r7, #24
 8001f4c:	22c0      	movs	r2, #192	@ 0xc0
 8001f4e:	2100      	movs	r1, #0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f00a fa2a 	bl	800c3aa <memset>
  if(hi2c->Instance==I2C1)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a4d      	ldr	r2, [pc, #308]	@ (8002090 <HAL_I2C_MspInit+0x160>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d146      	bne.n	8001fee <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f60:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001f64:	f04f 0300 	mov.w	r3, #0
 8001f68:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f70:	f107 0318 	add.w	r3, r7, #24
 8001f74:	4618      	mov	r0, r3
 8001f76:	f003 f9d3 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001f80:	f7ff ffb6 	bl	8001ef0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f84:	4b43      	ldr	r3, [pc, #268]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8001f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f8a:	4a42      	ldr	r2, [pc, #264]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8001f8c:	f043 0302 	orr.w	r3, r3, #2
 8001f90:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f94:	4b3f      	ldr	r3, [pc, #252]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8001f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001fa2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001fa6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001faa:	2312      	movs	r3, #18
 8001fac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fbc:	2304      	movs	r3, #4
 8001fbe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4833      	ldr	r0, [pc, #204]	@ (8002098 <HAL_I2C_MspInit+0x168>)
 8001fca:	f001 fb47 	bl	800365c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fce:	4b31      	ldr	r3, [pc, #196]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8001fd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fd4:	4a2f      	ldr	r2, [pc, #188]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8001fd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fda:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001fde:	4b2d      	ldr	r3, [pc, #180]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8001fe0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001fe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001fec:	e04b      	b.n	8002086 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a2a      	ldr	r2, [pc, #168]	@ (800209c <HAL_I2C_MspInit+0x16c>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d146      	bne.n	8002086 <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001ff8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8001ffc:	f04f 0300 	mov.w	r3, #0
 8002000:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002004:	2300      	movs	r3, #0
 8002006:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	4618      	mov	r0, r3
 8002010:	f003 f986 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_I2C_MspInit+0xee>
      Error_Handler();
 800201a:	f7ff ff69 	bl	8001ef0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800201e:	4b1d      	ldr	r3, [pc, #116]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8002020:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002024:	4a1b      	ldr	r2, [pc, #108]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8002026:	f043 0302 	orr.w	r3, r3, #2
 800202a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800202e:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8002030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800203c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002040:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002044:	2312      	movs	r3, #18
 8002046:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002056:	2304      	movs	r3, #4
 8002058:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002060:	4619      	mov	r1, r3
 8002062:	480d      	ldr	r0, [pc, #52]	@ (8002098 <HAL_I2C_MspInit+0x168>)
 8002064:	f001 fafa 	bl	800365c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002068:	4b0a      	ldr	r3, [pc, #40]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 800206a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800206e:	4a09      	ldr	r2, [pc, #36]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 8002070:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002074:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002078:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <HAL_I2C_MspInit+0x164>)
 800207a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800207e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
}
 8002086:	bf00      	nop
 8002088:	37f0      	adds	r7, #240	@ 0xf0
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40005400 	.word	0x40005400
 8002094:	46020c00 	.word	0x46020c00
 8002098:	42020400 	.word	0x42020400
 800209c:	40005800 	.word	0x40005800

080020a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b0bc      	sub	sp, #240	@ 0xf0
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020b8:	f107 0318 	add.w	r3, r7, #24
 80020bc:	22c0      	movs	r2, #192	@ 0xc0
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f00a f972 	bl	800c3aa <memset>
  if(huart->Instance==LPUART1)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a4c      	ldr	r2, [pc, #304]	@ (80021fc <HAL_UART_MspInit+0x15c>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d145      	bne.n	800215c <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80020d0:	f04f 0220 	mov.w	r2, #32
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 80020dc:	2300      	movs	r3, #0
 80020de:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020e0:	f107 0318 	add.w	r3, r7, #24
 80020e4:	4618      	mov	r0, r3
 80020e6:	f003 f91b 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80020f0:	f7ff fefe 	bl	8001ef0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80020f4:	4b42      	ldr	r3, [pc, #264]	@ (8002200 <HAL_UART_MspInit+0x160>)
 80020f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80020fa:	4a41      	ldr	r2, [pc, #260]	@ (8002200 <HAL_UART_MspInit+0x160>)
 80020fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002100:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8002104:	4b3e      	ldr	r3, [pc, #248]	@ (8002200 <HAL_UART_MspInit+0x160>)
 8002106:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800210a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002112:	4b3b      	ldr	r3, [pc, #236]	@ (8002200 <HAL_UART_MspInit+0x160>)
 8002114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002118:	4a39      	ldr	r2, [pc, #228]	@ (8002200 <HAL_UART_MspInit+0x160>)
 800211a:	f043 0304 	orr.w	r3, r3, #4
 800211e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002122:	4b37      	ldr	r3, [pc, #220]	@ (8002200 <HAL_UART_MspInit+0x160>)
 8002124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002130:	2303      	movs	r3, #3
 8002132:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002148:	2308      	movs	r3, #8
 800214a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800214e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002152:	4619      	mov	r1, r3
 8002154:	482b      	ldr	r0, [pc, #172]	@ (8002204 <HAL_UART_MspInit+0x164>)
 8002156:	f001 fa81 	bl	800365c <HAL_GPIO_Init>
    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }

}
 800215a:	e04a      	b.n	80021f2 <HAL_UART_MspInit+0x152>
  else if(huart->Instance==UART4)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <HAL_UART_MspInit+0x168>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d145      	bne.n	80021f2 <HAL_UART_MspInit+0x152>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002166:	f04f 0208 	mov.w	r2, #8
 800216a:	f04f 0300 	mov.w	r3, #0
 800216e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002172:	2300      	movs	r3, #0
 8002174:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002176:	f107 0318 	add.w	r3, r7, #24
 800217a:	4618      	mov	r0, r3
 800217c:	f003 f8d0 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_UART_MspInit+0xea>
      Error_Handler();
 8002186:	f7ff feb3 	bl	8001ef0 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 800218a:	4b1d      	ldr	r3, [pc, #116]	@ (8002200 <HAL_UART_MspInit+0x160>)
 800218c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002190:	4a1b      	ldr	r2, [pc, #108]	@ (8002200 <HAL_UART_MspInit+0x160>)
 8002192:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002196:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800219a:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <HAL_UART_MspInit+0x160>)
 800219c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a8:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_UART_MspInit+0x160>)
 80021aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021ae:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <HAL_UART_MspInit+0x160>)
 80021b0:	f043 0304 	orr.w	r3, r3, #4
 80021b4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021b8:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <HAL_UART_MspInit+0x160>)
 80021ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021c6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021da:	2300      	movs	r3, #0
 80021dc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80021e0:	2308      	movs	r3, #8
 80021e2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	@ (8002204 <HAL_UART_MspInit+0x164>)
 80021ee:	f001 fa35 	bl	800365c <HAL_GPIO_Init>
}
 80021f2:	bf00      	nop
 80021f4:	37f0      	adds	r7, #240	@ 0xf0
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	46002400 	.word	0x46002400
 8002200:	46020c00 	.word	0x46020c00
 8002204:	42020800 	.word	0x42020800
 8002208:	40004c00 	.word	0x40004c00

0800220c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b0bc      	sub	sp, #240	@ 0xf0
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002224:	f107 0318 	add.w	r3, r7, #24
 8002228:	22c0      	movs	r2, #192	@ 0xc0
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f00a f8bc 	bl	800c3aa <memset>
  if(hspi->Instance==SPI1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a4d      	ldr	r2, [pc, #308]	@ (800236c <HAL_SPI_MspInit+0x160>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d147      	bne.n	80022cc <HAL_SPI_MspInit+0xc0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800223c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8002248:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800224c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002250:	f107 0318 	add.w	r3, r7, #24
 8002254:	4618      	mov	r0, r3
 8002256:	f003 f863 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8002260:	f7ff fe46 	bl	8001ef0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002264:	4b42      	ldr	r3, [pc, #264]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 8002266:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800226a:	4a41      	ldr	r2, [pc, #260]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 800226c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002270:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002274:	4b3e      	ldr	r3, [pc, #248]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 8002276:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800227a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002282:	4b3b      	ldr	r3, [pc, #236]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 8002284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002288:	4a39      	ldr	r2, [pc, #228]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002292:	4b37      	ldr	r3, [pc, #220]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 8002294:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80022a0:	23e0      	movs	r3, #224	@ 0xe0
 80022a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a6:	2302      	movs	r3, #2
 80022a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2300      	movs	r3, #0
 80022b4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022b8:	2305      	movs	r3, #5
 80022ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022be:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022c2:	4619      	mov	r1, r3
 80022c4:	482b      	ldr	r0, [pc, #172]	@ (8002374 <HAL_SPI_MspInit+0x168>)
 80022c6:	f001 f9c9 	bl	800365c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80022ca:	e04a      	b.n	8002362 <HAL_SPI_MspInit+0x156>
  else if(hspi->Instance==SPI3)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a29      	ldr	r2, [pc, #164]	@ (8002378 <HAL_SPI_MspInit+0x16c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d145      	bne.n	8002362 <HAL_SPI_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80022d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi3ClockSelection = RCC_SPI3CLKSOURCE_SYSCLK;
 80022e2:	2308      	movs	r3, #8
 80022e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e8:	f107 0318 	add.w	r3, r7, #24
 80022ec:	4618      	mov	r0, r3
 80022ee:	f003 f817 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_SPI_MspInit+0xf0>
      Error_Handler();
 80022f8:	f7ff fdfa 	bl	8001ef0 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 80022fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002302:	4a1b      	ldr	r2, [pc, #108]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 8002304:	f043 0320 	orr.w	r3, r3, #32
 8002308:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800230c:	4b18      	ldr	r3, [pc, #96]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 800230e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002312:	f003 0320 	and.w	r3, r3, #32
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	4b15      	ldr	r3, [pc, #84]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 800231c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002320:	4a13      	ldr	r2, [pc, #76]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 8002322:	f043 0302 	orr.w	r3, r3, #2
 8002326:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800232a:	4b11      	ldr	r3, [pc, #68]	@ (8002370 <HAL_SPI_MspInit+0x164>)
 800232c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	60bb      	str	r3, [r7, #8]
 8002336:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002338:	2338      	movs	r3, #56	@ 0x38
 800233a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234a:	2300      	movs	r3, #0
 800234c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002350:	2306      	movs	r3, #6
 8002352:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002356:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800235a:	4619      	mov	r1, r3
 800235c:	4807      	ldr	r0, [pc, #28]	@ (800237c <HAL_SPI_MspInit+0x170>)
 800235e:	f001 f97d 	bl	800365c <HAL_GPIO_Init>
}
 8002362:	bf00      	nop
 8002364:	37f0      	adds	r7, #240	@ 0xf0
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40013000 	.word	0x40013000
 8002370:	46020c00 	.word	0x46020c00
 8002374:	42020000 	.word	0x42020000
 8002378:	46002000 	.word	0x46002000
 800237c:	42020400 	.word	0x42020400

08002380 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a16      	ldr	r2, [pc, #88]	@ (80023e8 <HAL_TIM_Base_MspInit+0x68>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d10f      	bne.n	80023b2 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002392:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <HAL_TIM_Base_MspInit+0x6c>)
 8002394:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002398:	4a14      	ldr	r2, [pc, #80]	@ (80023ec <HAL_TIM_Base_MspInit+0x6c>)
 800239a:	f043 0302 	orr.w	r3, r3, #2
 800239e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80023a2:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <HAL_TIM_Base_MspInit+0x6c>)
 80023a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80023b0:	e013      	b.n	80023da <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM5)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a0e      	ldr	r2, [pc, #56]	@ (80023f0 <HAL_TIM_Base_MspInit+0x70>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d10e      	bne.n	80023da <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023bc:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <HAL_TIM_Base_MspInit+0x6c>)
 80023be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023c2:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <HAL_TIM_Base_MspInit+0x6c>)
 80023c4:	f043 0308 	orr.w	r3, r3, #8
 80023c8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80023cc:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <HAL_TIM_Base_MspInit+0x6c>)
 80023ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023d2:	f003 0308 	and.w	r3, r3, #8
 80023d6:	60bb      	str	r3, [r7, #8]
 80023d8:	68bb      	ldr	r3, [r7, #8]
}
 80023da:	bf00      	nop
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40000400 	.word	0x40000400
 80023ec:	46020c00 	.word	0x46020c00
 80023f0:	40000c00 	.word	0x40000c00

080023f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	@ 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a25      	ldr	r2, [pc, #148]	@ (80024a8 <HAL_TIM_MspPostInit+0xb4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d11f      	bne.n	8002456 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002416:	4b25      	ldr	r3, [pc, #148]	@ (80024ac <HAL_TIM_MspPostInit+0xb8>)
 8002418:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800241c:	4a23      	ldr	r2, [pc, #140]	@ (80024ac <HAL_TIM_MspPostInit+0xb8>)
 800241e:	f043 0302 	orr.w	r3, r3, #2
 8002422:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002426:	4b21      	ldr	r3, [pc, #132]	@ (80024ac <HAL_TIM_MspPostInit+0xb8>)
 8002428:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002434:	2303      	movs	r3, #3
 8002436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002438:	2302      	movs	r3, #2
 800243a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002440:	2300      	movs	r3, #0
 8002442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002444:	2302      	movs	r3, #2
 8002446:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	4619      	mov	r1, r3
 800244e:	4818      	ldr	r0, [pc, #96]	@ (80024b0 <HAL_TIM_MspPostInit+0xbc>)
 8002450:	f001 f904 	bl	800365c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002454:	e023      	b.n	800249e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM5)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a16      	ldr	r2, [pc, #88]	@ (80024b4 <HAL_TIM_MspPostInit+0xc0>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d11e      	bne.n	800249e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002460:	4b12      	ldr	r3, [pc, #72]	@ (80024ac <HAL_TIM_MspPostInit+0xb8>)
 8002462:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002466:	4a11      	ldr	r2, [pc, #68]	@ (80024ac <HAL_TIM_MspPostInit+0xb8>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002470:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <HAL_TIM_MspPostInit+0xb8>)
 8002472:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800247e:	230f      	movs	r3, #15
 8002480:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002482:	2302      	movs	r3, #2
 8002484:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248a:	2300      	movs	r3, #0
 800248c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800248e:	2302      	movs	r3, #2
 8002490:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002492:	f107 0314 	add.w	r3, r7, #20
 8002496:	4619      	mov	r1, r3
 8002498:	4807      	ldr	r0, [pc, #28]	@ (80024b8 <HAL_TIM_MspPostInit+0xc4>)
 800249a:	f001 f8df 	bl	800365c <HAL_GPIO_Init>
}
 800249e:	bf00      	nop
 80024a0:	3728      	adds	r7, #40	@ 0x28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40000400 	.word	0x40000400
 80024ac:	46020c00 	.word	0x46020c00
 80024b0:	42020400 	.word	0x42020400
 80024b4:	40000c00 	.word	0x40000c00
 80024b8:	42020000 	.word	0x42020000

080024bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <NMI_Handler+0x4>

080024c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <HardFault_Handler+0x4>

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <MemManage_Handler+0x4>

080024d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <BusFault_Handler+0x4>

080024dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <UsageFault_Handler+0x4>

080024e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002512:	f000 fef7 	bl	8003304 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}

0800251a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  return 1;
 800251e:	2301      	movs	r3, #1
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <_kill>:

int _kill(int pid, int sig)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
 8002532:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002534:	f009 ff9c 	bl	800c470 <__errno>
 8002538:	4603      	mov	r3, r0
 800253a:	2216      	movs	r2, #22
 800253c:	601a      	str	r2, [r3, #0]
  return -1;
 800253e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <_exit>:

void _exit (int status)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002552:	f04f 31ff 	mov.w	r1, #4294967295
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff ffe7 	bl	800252a <_kill>
  while (1) {}    /* Make sure we hang here */
 800255c:	bf00      	nop
 800255e:	e7fd      	b.n	800255c <_exit+0x12>

08002560 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	e00a      	b.n	8002588 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002572:	f3af 8000 	nop.w
 8002576:	4601      	mov	r1, r0
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	60ba      	str	r2, [r7, #8]
 800257e:	b2ca      	uxtb	r2, r1
 8002580:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	3301      	adds	r3, #1
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	429a      	cmp	r2, r3
 800258e:	dbf0      	blt.n	8002572 <_read+0x12>
  }

  return len;
 8002590:	687b      	ldr	r3, [r7, #4]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b086      	sub	sp, #24
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	e009      	b.n	80025c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	60ba      	str	r2, [r7, #8]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fc89 	bl	8001ecc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	3301      	adds	r3, #1
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	dbf1      	blt.n	80025ac <_write+0x12>
  }
  return len;
 80025c8:	687b      	ldr	r3, [r7, #4]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <_close>:

int _close(int file)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b083      	sub	sp, #12
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025de:	4618      	mov	r0, r3
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
 80025f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025fa:	605a      	str	r2, [r3, #4]
  return 0;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <_isatty>:

int _isatty(int file)
{
 800260a:	b480      	push	{r7}
 800260c:	b083      	sub	sp, #12
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002612:	2301      	movs	r3, #1
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002644:	4a14      	ldr	r2, [pc, #80]	@ (8002698 <_sbrk+0x5c>)
 8002646:	4b15      	ldr	r3, [pc, #84]	@ (800269c <_sbrk+0x60>)
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002650:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <_sbrk+0x64>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d102      	bne.n	800265e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <_sbrk+0x64>)
 800265a:	4a12      	ldr	r2, [pc, #72]	@ (80026a4 <_sbrk+0x68>)
 800265c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800265e:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <_sbrk+0x64>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	429a      	cmp	r2, r3
 800266a:	d207      	bcs.n	800267c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800266c:	f009 ff00 	bl	800c470 <__errno>
 8002670:	4603      	mov	r3, r0
 8002672:	220c      	movs	r2, #12
 8002674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002676:	f04f 33ff 	mov.w	r3, #4294967295
 800267a:	e009      	b.n	8002690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800267c:	4b08      	ldr	r3, [pc, #32]	@ (80026a0 <_sbrk+0x64>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002682:	4b07      	ldr	r3, [pc, #28]	@ (80026a0 <_sbrk+0x64>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	4a05      	ldr	r2, [pc, #20]	@ (80026a0 <_sbrk+0x64>)
 800268c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800268e:	68fb      	ldr	r3, [r7, #12]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20040000 	.word	0x20040000
 800269c:	00000400 	.word	0x00000400
 80026a0:	2000058c 	.word	0x2000058c
 80026a4:	20000700 	.word	0x20000700

080026a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026ac:	4b18      	ldr	r3, [pc, #96]	@ (8002710 <SystemInit+0x68>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b2:	4a17      	ldr	r2, [pc, #92]	@ (8002710 <SystemInit+0x68>)
 80026b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80026bc:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <SystemInit+0x6c>)
 80026be:	2201      	movs	r2, #1
 80026c0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80026c2:	4b14      	ldr	r3, [pc, #80]	@ (8002714 <SystemInit+0x6c>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80026c8:	4b12      	ldr	r3, [pc, #72]	@ (8002714 <SystemInit+0x6c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80026ce:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <SystemInit+0x6c>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80026d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002714 <SystemInit+0x6c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0e      	ldr	r2, [pc, #56]	@ (8002714 <SystemInit+0x6c>)
 80026da:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80026de:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80026e2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80026e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <SystemInit+0x6c>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80026ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002714 <SystemInit+0x6c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a09      	ldr	r2, [pc, #36]	@ (8002714 <SystemInit+0x6c>)
 80026f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026f4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80026f6:	4b07      	ldr	r3, [pc, #28]	@ (8002714 <SystemInit+0x6c>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <SystemInit+0x68>)
 80026fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002702:	609a      	str	r2, [r3, #8]
  #endif
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000ed00 	.word	0xe000ed00
 8002714:	46020c00 	.word	0x46020c00

08002718 <Reset_Handler>:
 8002718:	480d      	ldr	r0, [pc, #52]	@ (8002750 <LoopForever+0x2>)
 800271a:	4685      	mov	sp, r0
 800271c:	f7ff ffc4 	bl	80026a8 <SystemInit>
 8002720:	480c      	ldr	r0, [pc, #48]	@ (8002754 <LoopForever+0x6>)
 8002722:	490d      	ldr	r1, [pc, #52]	@ (8002758 <LoopForever+0xa>)
 8002724:	4a0d      	ldr	r2, [pc, #52]	@ (800275c <LoopForever+0xe>)
 8002726:	2300      	movs	r3, #0
 8002728:	e002      	b.n	8002730 <LoopCopyDataInit>

0800272a <CopyDataInit>:
 800272a:	58d4      	ldr	r4, [r2, r3]
 800272c:	50c4      	str	r4, [r0, r3]
 800272e:	3304      	adds	r3, #4

08002730 <LoopCopyDataInit>:
 8002730:	18c4      	adds	r4, r0, r3
 8002732:	428c      	cmp	r4, r1
 8002734:	d3f9      	bcc.n	800272a <CopyDataInit>
 8002736:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <LoopForever+0x12>)
 8002738:	4c0a      	ldr	r4, [pc, #40]	@ (8002764 <LoopForever+0x16>)
 800273a:	2300      	movs	r3, #0
 800273c:	e001      	b.n	8002742 <LoopFillZerobss>

0800273e <FillZerobss>:
 800273e:	6013      	str	r3, [r2, #0]
 8002740:	3204      	adds	r2, #4

08002742 <LoopFillZerobss>:
 8002742:	42a2      	cmp	r2, r4
 8002744:	d3fb      	bcc.n	800273e <FillZerobss>
 8002746:	f009 fe99 	bl	800c47c <__libc_init_array>
 800274a:	f7fe fcfd 	bl	8001148 <main>

0800274e <LoopForever>:
 800274e:	e7fe      	b.n	800274e <LoopForever>
 8002750:	20040000 	.word	0x20040000
 8002754:	20000000 	.word	0x20000000
 8002758:	200001d8 	.word	0x200001d8
 800275c:	0800e564 	.word	0x0800e564
 8002760:	200001d8 	.word	0x200001d8
 8002764:	200006fa 	.word	0x200006fa

08002768 <ADC1_IRQHandler>:
 8002768:	e7fe      	b.n	8002768 <ADC1_IRQHandler>
	...

0800276c <ACCEL_INIT>:
	HAL_Delay(5);
}

// END CUSTOM LOGIC

void ACCEL_INIT(SPI_HandleTypeDef* spiHandler){
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
    unselect();
 8002774:	f000 f9f2 	bl	8002b5c <unselect>
    a_hspi = spiHandler;
 8002778:	4a06      	ldr	r2, [pc, #24]	@ (8002794 <ACCEL_INIT+0x28>)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6013      	str	r3, [r2, #0]

    int accel_id = ACCEL_READ_ID(); // Dummy read to make sure everything else works
 800277e:	f000 f901 	bl	8002984 <ACCEL_READ_ID>
 8002782:	4603      	mov	r3, r0
 8002784:	60fb      	str	r3, [r7, #12]
    ACCEL_RELOAD_SETTINGS();
 8002786:	f000 f8d3 	bl	8002930 <ACCEL_RELOAD_SETTINGS>
}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000590 	.word	0x20000590

08002798 <ACCEL_GOOD_SETTINGS>:

void ACCEL_GOOD_SETTINGS(){
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
    ACCEL_SET_RANGE(ACCEL_RANGE_3G);
 800279c:	2000      	movs	r0, #0
 800279e:	f000 f96d 	bl	8002a7c <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_400);
 80027a2:	210a      	movs	r1, #10
 80027a4:	200a      	movs	r0, #10
 80027a6:	f000 f941 	bl	8002a2c <ACCEL_SET_CONFIG>
    ACCEL_WRITE_FIFO_DOWNSAMP(ACCEL_FIFO_DOWNSAMP_NONE);
 80027aa:	2080      	movs	r0, #128	@ 0x80
 80027ac:	f000 f9b8 	bl	8002b20 <ACCEL_WRITE_FIFO_DOWNSAMP>
    ACCEL_WRITE_FIFO_MODE(ACCEL_FIFO_MODE_STREAM);
 80027b0:	2002      	movs	r0, #2
 80027b2:	f000 f9a3 	bl	8002afc <ACCEL_WRITE_FIFO_MODE>
    ACCEL_WRITE_FIFO_ENABLED(ACCEL_FIFO_ENABLED);
 80027b6:	2050      	movs	r0, #80	@ 0x50
 80027b8:	f000 f98e 	bl	8002ad8 <ACCEL_WRITE_FIFO_ENABLED>
}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}

080027c0 <ACCEL_SELF_TEST>:

uint8_t ACCEL_SELF_TEST(){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b094      	sub	sp, #80	@ 0x50
 80027c4:	af00      	add	r7, sp, #0
    Vector3 positive;
    Vector3 negative;
    Vector3 difference;
    uint8_t isGood = 1;
 80027c6:	2301      	movs	r3, #1
 80027c8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    // Setup
    ACCEL_SET_RANGE(ACCEL_RANGE_24G);
 80027cc:	2003      	movs	r0, #3
 80027ce:	f000 f955 	bl	8002a7c <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_1600);
 80027d2:	210c      	movs	r1, #12
 80027d4:	200a      	movs	r0, #10
 80027d6:	f000 f929 	bl	8002a2c <ACCEL_SET_CONFIG>
    // ACCEL_RELOAD_SETTINGS();
    // positive = ACCEL_READ_ACCELERATION();
    HAL_Delay(5);
 80027da:	2005      	movs	r0, #5
 80027dc:	f000 fdb2 	bl	8003344 <HAL_Delay>
    // Positive
    select();
 80027e0:	f000 f9b0 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x0D);
 80027e4:	210d      	movs	r1, #13
 80027e6:	206d      	movs	r0, #109	@ 0x6d
 80027e8:	f000 f9ee 	bl	8002bc8 <writeAddr>
    unselect();
 80027ec:	f000 f9b6 	bl	8002b5c <unselect>
    HAL_Delay(55);
 80027f0:	2037      	movs	r0, #55	@ 0x37
 80027f2:	f000 fda7 	bl	8003344 <HAL_Delay>
    positive = ACCEL_READ_ACCELERATION();
 80027f6:	f000 f8d9 	bl	80029ac <ACCEL_READ_ACCELERATION>
 80027fa:	eeb0 5a40 	vmov.f32	s10, s0
 80027fe:	eef0 5a60 	vmov.f32	s11, s1
 8002802:	eeb0 6a41 	vmov.f32	s12, s2
 8002806:	eef0 6a61 	vmov.f32	s13, s3
 800280a:	eeb0 7a42 	vmov.f32	s14, s4
 800280e:	eef0 7a62 	vmov.f32	s15, s5
 8002812:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 8002816:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 800281a:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
    // Negative
    select();
 800281e:	f000 f991 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x09);
 8002822:	2109      	movs	r1, #9
 8002824:	206d      	movs	r0, #109	@ 0x6d
 8002826:	f000 f9cf 	bl	8002bc8 <writeAddr>
    unselect();
 800282a:	f000 f997 	bl	8002b5c <unselect>
    HAL_Delay(55);
 800282e:	2037      	movs	r0, #55	@ 0x37
 8002830:	f000 fd88 	bl	8003344 <HAL_Delay>
    negative = ACCEL_READ_ACCELERATION();
 8002834:	f000 f8ba 	bl	80029ac <ACCEL_READ_ACCELERATION>
 8002838:	eeb0 5a40 	vmov.f32	s10, s0
 800283c:	eef0 5a60 	vmov.f32	s11, s1
 8002840:	eeb0 6a41 	vmov.f32	s12, s2
 8002844:	eef0 6a61 	vmov.f32	s13, s3
 8002848:	eeb0 7a42 	vmov.f32	s14, s4
 800284c:	eef0 7a62 	vmov.f32	s15, s5
 8002850:	ed87 5b06 	vstr	d5, [r7, #24]
 8002854:	ed87 6b08 	vstr	d6, [r7, #32]
 8002858:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    // Reset
    select();
 800285c:	f000 f972 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x00);
 8002860:	2100      	movs	r1, #0
 8002862:	206d      	movs	r0, #109	@ 0x6d
 8002864:	f000 f9b0 	bl	8002bc8 <writeAddr>
    unselect();
 8002868:	f000 f978 	bl	8002b5c <unselect>
    HAL_Delay(55);
 800286c:	2037      	movs	r0, #55	@ 0x37
 800286e:	f000 fd69 	bl	8003344 <HAL_Delay>
    // Calculate results
    difference = vSub(positive, negative);
 8002872:	ed97 3b06 	vldr	d3, [r7, #24]
 8002876:	ed97 4b08 	vldr	d4, [r7, #32]
 800287a:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 800287e:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8002882:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8002886:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800288a:	eeb0 0a42 	vmov.f32	s0, s4
 800288e:	eef0 0a62 	vmov.f32	s1, s5
 8002892:	eeb0 1a46 	vmov.f32	s2, s12
 8002896:	eef0 1a66 	vmov.f32	s3, s13
 800289a:	eeb0 2a47 	vmov.f32	s4, s14
 800289e:	eef0 2a67 	vmov.f32	s5, s15
 80028a2:	f000 fc2e 	bl	8003102 <vSub>
 80028a6:	eeb0 5a40 	vmov.f32	s10, s0
 80028aa:	eef0 5a60 	vmov.f32	s11, s1
 80028ae:	eeb0 6a41 	vmov.f32	s12, s2
 80028b2:	eef0 6a61 	vmov.f32	s13, s3
 80028b6:	eeb0 7a42 	vmov.f32	s14, s4
 80028ba:	eef0 7a62 	vmov.f32	s15, s5
 80028be:	ed87 5b00 	vstr	d5, [r7]
 80028c2:	ed87 6b02 	vstr	d6, [r7, #8]
 80028c6:	ed87 7b04 	vstr	d7, [r7, #16]
    isGood = (difference.x >= GRAV) &&
 80028ca:	e9d7 0100 	ldrd	r0, r1, [r7]
                (difference.y >= GRAV) &&
 80028ce:	a314      	add	r3, pc, #80	@ (adr r3, 8002920 <ACCEL_SELF_TEST+0x160>)
 80028d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d4:	f7fe f91a 	bl	8000b0c <__aeabi_dcmpge>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d015      	beq.n	800290a <ACCEL_SELF_TEST+0x14a>
 80028de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    isGood = (difference.x >= GRAV) &&
 80028e2:	a30f      	add	r3, pc, #60	@ (adr r3, 8002920 <ACCEL_SELF_TEST+0x160>)
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	f7fe f910 	bl	8000b0c <__aeabi_dcmpge>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00b      	beq.n	800290a <ACCEL_SELF_TEST+0x14a>
                (difference.z >= GRAV/2);
 80028f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
                (difference.y >= GRAV) &&
 80028f6:	a30c      	add	r3, pc, #48	@ (adr r3, 8002928 <ACCEL_SELF_TEST+0x168>)
 80028f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fc:	f7fe f906 	bl	8000b0c <__aeabi_dcmpge>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <ACCEL_SELF_TEST+0x14a>
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <ACCEL_SELF_TEST+0x14c>
 800290a:	2300      	movs	r3, #0
    isGood = (difference.x >= GRAV) &&
 800290c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    return isGood;
 8002910:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8002914:	4618      	mov	r0, r3
 8002916:	3750      	adds	r7, #80	@ 0x50
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	f3af 8000 	nop.w
 8002920:	3a92a305 	.word	0x3a92a305
 8002924:	40239d01 	.word	0x40239d01
 8002928:	3a92a305 	.word	0x3a92a305
 800292c:	40139d01 	.word	0x40139d01

08002930 <ACCEL_RELOAD_SETTINGS>:

void ACCEL_RELOAD_SETTINGS(){
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
    uint8_t rawData[2];
    select();
 8002936:	f000 f905 	bl	8002b44 <select>
    readAddr(ADDR_ACC_CONF, rawData, 2);
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	2202      	movs	r2, #2
 800293e:	4619      	mov	r1, r3
 8002940:	2040      	movs	r0, #64	@ 0x40
 8002942:	f000 f917 	bl	8002b74 <readAddr>
    unselect();
 8002946:	f000 f909 	bl	8002b5c <unselect>

    a_bwp = rawData[0] >> 4; // First 4
 800294a:	793b      	ldrb	r3, [r7, #4]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	b2da      	uxtb	r2, r3
 8002950:	4b0a      	ldr	r3, [pc, #40]	@ (800297c <ACCEL_RELOAD_SETTINGS+0x4c>)
 8002952:	701a      	strb	r2, [r3, #0]
    a_odr = rawData[0] & 0b00001111; // Last 4
 8002954:	793b      	ldrb	r3, [r7, #4]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	b2da      	uxtb	r2, r3
 800295c:	4b08      	ldr	r3, [pc, #32]	@ (8002980 <ACCEL_RELOAD_SETTINGS+0x50>)
 800295e:	701a      	strb	r2, [r3, #0]

    rawData[1] = rawData[1] & 0b00000011; // Last 2
 8002960:	797b      	ldrb	r3, [r7, #5]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	b2db      	uxtb	r3, r3
 8002968:	717b      	strb	r3, [r7, #5]

    setRangeMem(rawData[1]);
 800296a:	797b      	ldrb	r3, [r7, #5]
 800296c:	4618      	mov	r0, r3
 800296e:	f000 fa13 	bl	8002d98 <setRangeMem>
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	200005a0 	.word	0x200005a0
 8002980:	200005a1 	.word	0x200005a1

08002984 <ACCEL_READ_ID>:

uint8_t ACCEL_READ_ID(){
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	71fb      	strb	r3, [r7, #7]
    select();
 800298e:	f000 f8d9 	bl	8002b44 <select>

    readAddr(ADDR_CHIP_ID, &id, 1);
 8002992:	1dfb      	adds	r3, r7, #7
 8002994:	2201      	movs	r2, #1
 8002996:	4619      	mov	r1, r3
 8002998:	2000      	movs	r0, #0
 800299a:	f000 f8eb 	bl	8002b74 <readAddr>

    unselect();
 800299e:	f000 f8dd 	bl	8002b5c <unselect>
    return id;
 80029a2:	79fb      	ldrb	r3, [r7, #7]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <ACCEL_READ_ACCELERATION>:

Vector3 ACCEL_READ_ACCELERATION(){
 80029ac:	b5b0      	push	{r4, r5, r7, lr}
 80029ae:	b08e      	sub	sp, #56	@ 0x38
 80029b0:	af00      	add	r7, sp, #0
    uint8_t rawVals[6];
    select();
 80029b2:	f000 f8c7 	bl	8002b44 <select>
    readAddr(ADDR_ACC_X_LSB, rawVals, 6);
 80029b6:	f107 0318 	add.w	r3, r7, #24
 80029ba:	2206      	movs	r2, #6
 80029bc:	4619      	mov	r1, r3
 80029be:	2012      	movs	r0, #18
 80029c0:	f000 f8d8 	bl	8002b74 <readAddr>
    unselect();
 80029c4:	f000 f8ca 	bl	8002b5c <unselect>

    return parseRawUInts(rawVals);
 80029c8:	f107 0318 	add.w	r3, r7, #24
 80029cc:	4618      	mov	r0, r3
 80029ce:	f000 f917 	bl	8002c00 <parseRawUInts>
 80029d2:	eeb0 5a40 	vmov.f32	s10, s0
 80029d6:	eef0 5a60 	vmov.f32	s11, s1
 80029da:	eeb0 6a41 	vmov.f32	s12, s2
 80029de:	eef0 6a61 	vmov.f32	s13, s3
 80029e2:	eeb0 7a42 	vmov.f32	s14, s4
 80029e6:	eef0 7a62 	vmov.f32	s15, s5
 80029ea:	ed87 5b08 	vstr	d5, [r7, #32]
 80029ee:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 80029f2:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
 80029f6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80029fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80029fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a02:	ec45 4b15 	vmov	d5, r4, r5
 8002a06:	ec41 0b16 	vmov	d6, r0, r1
 8002a0a:	ec43 2b17 	vmov	d7, r2, r3
}
 8002a0e:	eeb0 0a45 	vmov.f32	s0, s10
 8002a12:	eef0 0a65 	vmov.f32	s1, s11
 8002a16:	eeb0 1a46 	vmov.f32	s2, s12
 8002a1a:	eef0 1a66 	vmov.f32	s3, s13
 8002a1e:	eeb0 2a47 	vmov.f32	s4, s14
 8002a22:	eef0 2a67 	vmov.f32	s5, s15
 8002a26:	3738      	adds	r7, #56	@ 0x38
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bdb0      	pop	{r4, r5, r7, pc}

08002a2c <ACCEL_SET_CONFIG>:
    
    return enabled;
}

// Write functions
void ACCEL_SET_CONFIG(uint8_t oversamplingRate, uint8_t outputDataRate){
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	460a      	mov	r2, r1
 8002a36:	71fb      	strb	r3, [r7, #7]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	71bb      	strb	r3, [r7, #6]
    uint8_t message = (oversamplingRate << 4) | outputDataRate;
 8002a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	b25a      	sxtb	r2, r3
 8002a44:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	b25b      	sxtb	r3, r3
 8002a4c:	73fb      	strb	r3, [r7, #15]
    select();
 8002a4e:	f000 f879 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_CONF, message);
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	4619      	mov	r1, r3
 8002a56:	2040      	movs	r0, #64	@ 0x40
 8002a58:	f000 f8b6 	bl	8002bc8 <writeAddr>
    unselect();
 8002a5c:	f000 f87e 	bl	8002b5c <unselect>
    a_bwp = oversamplingRate;
 8002a60:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <ACCEL_SET_CONFIG+0x48>)
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	7013      	strb	r3, [r2, #0]
    a_odr = outputDataRate;
 8002a66:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <ACCEL_SET_CONFIG+0x4c>)
 8002a68:	79bb      	ldrb	r3, [r7, #6]
 8002a6a:	7013      	strb	r3, [r2, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	200005a0 	.word	0x200005a0
 8002a78:	200005a1 	.word	0x200005a1

08002a7c <ACCEL_SET_RANGE>:
void ACCEL_SET_RANGE(uint8_t range){
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	71fb      	strb	r3, [r7, #7]
    select();
 8002a86:	f000 f85d 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_RANGE, range);
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	2041      	movs	r0, #65	@ 0x41
 8002a90:	f000 f89a 	bl	8002bc8 <writeAddr>
    unselect();
 8002a94:	f000 f862 	bl	8002b5c <unselect>
    setRangeMem(range);
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f97c 	bl	8002d98 <setRangeMem>
}
 8002aa0:	bf00      	nop
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <ACCEL_WRITE_PWR_ACTIVATE>:

void ACCEL_WRITE_PWR_ACTIVATE(){
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
    select();
 8002aac:	f000 f84a 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_ACTIVE);
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	207c      	movs	r0, #124	@ 0x7c
 8002ab4:	f000 f888 	bl	8002bc8 <writeAddr>
    unselect();
 8002ab8:	f000 f850 	bl	8002b5c <unselect>
}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <ACCEL_WRITE_ACCEL_ENABLE>:
void ACCEL_WRITE_PWR_SUSPEND(){
    select();
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_SUSPEND);
    unselect();
}
void ACCEL_WRITE_ACCEL_ENABLE(){
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
    select();
 8002ac4:	f000 f83e 	bl	8002b44 <select>
    writeAddr(ADDR_ACC_PWR_CTRL, ACCEL_ACCEL_ENABLED);
 8002ac8:	2104      	movs	r1, #4
 8002aca:	207d      	movs	r0, #125	@ 0x7d
 8002acc:	f000 f87c 	bl	8002bc8 <writeAddr>
    unselect();
 8002ad0:	f000 f844 	bl	8002b5c <unselect>
}
 8002ad4:	bf00      	nop
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <ACCEL_WRITE_FIFO_ENABLED>:
    out.array = realloc(out.array, out.len * sizeof(Vector3)); // Scale down to only nescessary memory
    return out;
}


void ACCEL_WRITE_FIFO_ENABLED(uint8_t enabled){
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
    select();
 8002ae2:	f000 f82f 	bl	8002b44 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, enabled);
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	2049      	movs	r0, #73	@ 0x49
 8002aec:	f000 f86c 	bl	8002bc8 <writeAddr>
    unselect();
 8002af0:	f000 f834 	bl	8002b5c <unselect>
}
 8002af4:	bf00      	nop
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <ACCEL_WRITE_FIFO_MODE>:

void ACCEL_WRITE_FIFO_MODE(uint8_t modeFIFO){
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	71fb      	strb	r3, [r7, #7]
    select();
 8002b06:	f000 f81d 	bl	8002b44 <select>
    writeAddr(ADDR_FIFO_CONFIG_0, modeFIFO);
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	2048      	movs	r0, #72	@ 0x48
 8002b10:	f000 f85a 	bl	8002bc8 <writeAddr>
    unselect();
 8002b14:	f000 f822 	bl	8002b5c <unselect>
}
 8002b18:	bf00      	nop
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <ACCEL_WRITE_FIFO_DOWNSAMP>:

void ACCEL_WRITE_FIFO_DOWNSAMP(uint8_t downsampFIFO){
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
    select();
 8002b2a:	f000 f80b 	bl	8002b44 <select>
    writeAddr(ADDR_FIFO_DOWNS, downsampFIFO);
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	4619      	mov	r1, r3
 8002b32:	2045      	movs	r0, #69	@ 0x45
 8002b34:	f000 f848 	bl	8002bc8 <writeAddr>
    unselect();
 8002b38:	f000 f810 	bl	8002b5c <unselect>
}
 8002b3c:	bf00      	nop
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <select>:

// Infrastructure backend
static void select(){
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2104      	movs	r1, #4
 8002b4c:	4802      	ldr	r0, [pc, #8]	@ (8002b58 <select+0x14>)
 8002b4e:	f000 ff65 	bl	8003a1c <HAL_GPIO_WritePin>
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	42020c00 	.word	0x42020c00

08002b5c <unselect>:

static void unselect(){
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8002b60:	2201      	movs	r2, #1
 8002b62:	2104      	movs	r1, #4
 8002b64:	4802      	ldr	r0, [pc, #8]	@ (8002b70 <unselect+0x14>)
 8002b66:	f000 ff59 	bl	8003a1c <HAL_GPIO_WritePin>
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	42020c00 	.word	0x42020c00

08002b74 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	73fb      	strb	r3, [r7, #15]
    addr = READ | addr;
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	73fb      	strb	r3, [r7, #15]
    // uint8_t tempBuff[outBytes + 1]; // need to read dummy byte
    
    HAL_SPI_Transmit(a_hspi, &addr, 1, 100);
 8002b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc4 <readAddr+0x50>)
 8002b8e:	6818      	ldr	r0, [r3, #0]
 8002b90:	f107 010f 	add.w	r1, r7, #15
 8002b94:	2364      	movs	r3, #100	@ 0x64
 8002b96:	2201      	movs	r2, #1
 8002b98:	f005 f896 	bl	8007cc8 <HAL_SPI_Transmit>
    HAL_SPI_Receive(a_hspi, outBuff, 1, 100); // read dummy
 8002b9c:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <readAddr+0x50>)
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	2364      	movs	r3, #100	@ 0x64
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	68b9      	ldr	r1, [r7, #8]
 8002ba6:	f005 faa3 	bl	80080f0 <HAL_SPI_Receive>
    HAL_SPI_Receive(a_hspi, outBuff, outBytes, 100);
 8002baa:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <readAddr+0x50>)
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	2364      	movs	r3, #100	@ 0x64
 8002bb4:	68b9      	ldr	r1, [r7, #8]
 8002bb6:	f005 fa9b 	bl	80080f0 <HAL_SPI_Receive>

}
 8002bba:	bf00      	nop
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000590 	.word	0x20000590

08002bc8 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	460a      	mov	r2, r1
 8002bd2:	71fb      	strb	r3, [r7, #7]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	733b      	strb	r3, [r7, #12]
 8002bdc:	79bb      	ldrb	r3, [r7, #6]
 8002bde:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(a_hspi, message, 2, 100);
 8002be0:	4b05      	ldr	r3, [pc, #20]	@ (8002bf8 <writeAddr+0x30>)
 8002be2:	6818      	ldr	r0, [r3, #0]
 8002be4:	f107 010c 	add.w	r1, r7, #12
 8002be8:	2364      	movs	r3, #100	@ 0x64
 8002bea:	2202      	movs	r2, #2
 8002bec:	f005 f86c 	bl	8007cc8 <HAL_SPI_Transmit>
}
 8002bf0:	bf00      	nop
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	20000590 	.word	0x20000590
 8002bfc:	00000000 	.word	0x00000000

08002c00 <parseRawUInts>:

static Vector3 parseRawUInts(uint8_t* rawVals){
 8002c00:	b5b0      	push	{r4, r5, r7, lr}
 8002c02:	b098      	sub	sp, #96	@ 0x60
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	61f8      	str	r0, [r7, #28]
    int32_t x, y, z;
    Vector3 out;
    // Int casts nescessary for two's complement
    x = ((int16_t)(rawVals[1]*256 + rawVals[0])) * (2 << a_maxRangeBits);
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	021b      	lsls	r3, r3, #8
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	69fa      	ldr	r2, [r7, #28]
 8002c14:	7812      	ldrb	r2, [r2, #0]
 8002c16:	4413      	add	r3, r2
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	b21b      	sxth	r3, r3
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002d88 <parseRawUInts+0x188>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	4619      	mov	r1, r3
 8002c24:	2302      	movs	r3, #2
 8002c26:	408b      	lsls	r3, r1
 8002c28:	fb02 f303 	mul.w	r3, r2, r3
 8002c2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    y = ((int16_t)(rawVals[3]*256 + rawVals[2])) * (2 << a_maxRangeBits);
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	3303      	adds	r3, #3
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	021b      	lsls	r3, r3, #8
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	69fa      	ldr	r2, [r7, #28]
 8002c3a:	3202      	adds	r2, #2
 8002c3c:	7812      	ldrb	r2, [r2, #0]
 8002c3e:	4413      	add	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	b21b      	sxth	r3, r3
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b50      	ldr	r3, [pc, #320]	@ (8002d88 <parseRawUInts+0x188>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	408b      	lsls	r3, r1
 8002c50:	fb02 f303 	mul.w	r3, r2, r3
 8002c54:	65bb      	str	r3, [r7, #88]	@ 0x58
    z = ((int16_t)(rawVals[5]*256 + rawVals[4])) * (2 << a_maxRangeBits);
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	3305      	adds	r3, #5
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	021b      	lsls	r3, r3, #8
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	69fa      	ldr	r2, [r7, #28]
 8002c62:	3204      	adds	r2, #4
 8002c64:	7812      	ldrb	r2, [r2, #0]
 8002c66:	4413      	add	r3, r2
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	b21b      	sxth	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4b46      	ldr	r3, [pc, #280]	@ (8002d88 <parseRawUInts+0x188>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	4619      	mov	r1, r3
 8002c74:	2302      	movs	r3, #2
 8002c76:	408b      	lsls	r3, r1
 8002c78:	fb02 f303 	mul.w	r3, r2, r3
 8002c7c:	657b      	str	r3, [r7, #84]	@ 0x54

    // Convert units to real units (m/s^2 or ft/s^2)
    out.x = (x / 32768.0) * 1.5 * GRAV;
 8002c7e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8002c80:	f7fd fc54 	bl	800052c <__aeabi_i2d>
 8002c84:	f04f 0200 	mov.w	r2, #0
 8002c88:	4b40      	ldr	r3, [pc, #256]	@ (8002d8c <parseRawUInts+0x18c>)
 8002c8a:	f7fd fde3 	bl	8000854 <__aeabi_ddiv>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4610      	mov	r0, r2
 8002c94:	4619      	mov	r1, r3
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d90 <parseRawUInts+0x190>)
 8002c9c:	f7fd fcb0 	bl	8000600 <__aeabi_dmul>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4610      	mov	r0, r2
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	a335      	add	r3, pc, #212	@ (adr r3, 8002d80 <parseRawUInts+0x180>)
 8002caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cae:	f7fd fca7 	bl	8000600 <__aeabi_dmul>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    out.z = (z / 32768.0) * 1.5 * GRAV;
 8002cba:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002cbc:	f7fd fc36 	bl	800052c <__aeabi_i2d>
 8002cc0:	f04f 0200 	mov.w	r2, #0
 8002cc4:	4b31      	ldr	r3, [pc, #196]	@ (8002d8c <parseRawUInts+0x18c>)
 8002cc6:	f7fd fdc5 	bl	8000854 <__aeabi_ddiv>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	4610      	mov	r0, r2
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8002d90 <parseRawUInts+0x190>)
 8002cd8:	f7fd fc92 	bl	8000600 <__aeabi_dmul>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	4610      	mov	r0, r2
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	a326      	add	r3, pc, #152	@ (adr r3, 8002d80 <parseRawUInts+0x180>)
 8002ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cea:	f7fd fc89 	bl	8000600 <__aeabi_dmul>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    out.y = (y / 32768.0) * 1.5 * GRAV;
 8002cf6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002cf8:	f7fd fc18 	bl	800052c <__aeabi_i2d>
 8002cfc:	f04f 0200 	mov.w	r2, #0
 8002d00:	4b22      	ldr	r3, [pc, #136]	@ (8002d8c <parseRawUInts+0x18c>)
 8002d02:	f7fd fda7 	bl	8000854 <__aeabi_ddiv>
 8002d06:	4602      	mov	r2, r0
 8002d08:	460b      	mov	r3, r1
 8002d0a:	4610      	mov	r0, r2
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	f04f 0200 	mov.w	r2, #0
 8002d12:	4b1f      	ldr	r3, [pc, #124]	@ (8002d90 <parseRawUInts+0x190>)
 8002d14:	f7fd fc74 	bl	8000600 <__aeabi_dmul>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	4619      	mov	r1, r3
 8002d20:	a317      	add	r3, pc, #92	@ (adr r3, 8002d80 <parseRawUInts+0x180>)
 8002d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d26:	f7fd fc6b 	bl	8000600 <__aeabi_dmul>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    
    return out;
 8002d32:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8002d36:	f107 0520 	add.w	r5, r7, #32
 8002d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d3e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d42:	e884 0003 	stmia.w	r4, {r0, r1}
 8002d46:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002d4a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002d4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d52:	ec45 4b15 	vmov	d5, r4, r5
 8002d56:	ec41 0b16 	vmov	d6, r0, r1
 8002d5a:	ec43 2b17 	vmov	d7, r2, r3
}
 8002d5e:	eeb0 0a45 	vmov.f32	s0, s10
 8002d62:	eef0 0a65 	vmov.f32	s1, s11
 8002d66:	eeb0 1a46 	vmov.f32	s2, s12
 8002d6a:	eef0 1a66 	vmov.f32	s3, s13
 8002d6e:	eeb0 2a47 	vmov.f32	s4, s14
 8002d72:	eef0 2a67 	vmov.f32	s5, s15
 8002d76:	3760      	adds	r7, #96	@ 0x60
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d7c:	f3af 8000 	nop.w
 8002d80:	3a92a305 	.word	0x3a92a305
 8002d84:	40239d01 	.word	0x40239d01
 8002d88:	20000594 	.word	0x20000594
 8002d8c:	40e00000 	.word	0x40e00000
 8002d90:	3ff80000 	.word	0x3ff80000
 8002d94:	00000000 	.word	0x00000000

08002d98 <setRangeMem>:

static void setRangeMem(uint8_t range){
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]
    a_maxRangeBits = range;
 8002da2:	4a25      	ldr	r2, [pc, #148]	@ (8002e38 <setRangeMem+0xa0>)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	7013      	strb	r3, [r2, #0]
    switch (range)
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d826      	bhi.n	8002dfc <setRangeMem+0x64>
 8002dae:	a201      	add	r2, pc, #4	@ (adr r2, 8002db4 <setRangeMem+0x1c>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002dc5 	.word	0x08002dc5
 8002db8:	08002dd3 	.word	0x08002dd3
 8002dbc:	08002de1 	.word	0x08002de1
 8002dc0:	08002def 	.word	0x08002def
    {
    case ACCEL_RANGE_3G:
        a_maxRangeReal = 3 * GRAV;
 8002dc4:	491d      	ldr	r1, [pc, #116]	@ (8002e3c <setRangeMem+0xa4>)
 8002dc6:	a314      	add	r3, pc, #80	@ (adr r3, 8002e18 <setRangeMem+0x80>)
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002dd0:	e01c      	b.n	8002e0c <setRangeMem+0x74>
    case ACCEL_RANGE_6G:
        a_maxRangeReal = 6 * GRAV;
 8002dd2:	491a      	ldr	r1, [pc, #104]	@ (8002e3c <setRangeMem+0xa4>)
 8002dd4:	a312      	add	r3, pc, #72	@ (adr r3, 8002e20 <setRangeMem+0x88>)
 8002dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dda:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002dde:	e015      	b.n	8002e0c <setRangeMem+0x74>
    case ACCEL_RANGE_12G:
        a_maxRangeReal = 12 * GRAV;
 8002de0:	4916      	ldr	r1, [pc, #88]	@ (8002e3c <setRangeMem+0xa4>)
 8002de2:	a311      	add	r3, pc, #68	@ (adr r3, 8002e28 <setRangeMem+0x90>)
 8002de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de8:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002dec:	e00e      	b.n	8002e0c <setRangeMem+0x74>
    case ACCEL_RANGE_24G:
        a_maxRangeReal = 24 * GRAV;
 8002dee:	4913      	ldr	r1, [pc, #76]	@ (8002e3c <setRangeMem+0xa4>)
 8002df0:	a30f      	add	r3, pc, #60	@ (adr r3, 8002e30 <setRangeMem+0x98>)
 8002df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df6:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002dfa:	e007      	b.n	8002e0c <setRangeMem+0x74>
    default:
        a_maxRangeReal = 0;
 8002dfc:	490f      	ldr	r1, [pc, #60]	@ (8002e3c <setRangeMem+0xa4>)
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8002e0a:	bf00      	nop
    }
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	d7dbf488 	.word	0xd7dbf488
 8002e1c:	403d6b81 	.word	0x403d6b81
 8002e20:	d7dbf488 	.word	0xd7dbf488
 8002e24:	404d6b81 	.word	0x404d6b81
 8002e28:	d7dbf488 	.word	0xd7dbf488
 8002e2c:	405d6b81 	.word	0x405d6b81
 8002e30:	d7dbf488 	.word	0xd7dbf488
 8002e34:	406d6b81 	.word	0x406d6b81
 8002e38:	20000594 	.word	0x20000594
 8002e3c:	20000598 	.word	0x20000598

08002e40 <GYRO_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void GYRO_INIT(SPI_HandleTypeDef* spiHandler){
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
    unselect();
 8002e48:	f000 f8d0 	bl	8002fec <unselect>
    gyro_hspi = spiHandler;
 8002e4c:	4a04      	ldr	r2, [pc, #16]	@ (8002e60 <GYRO_INIT+0x20>)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6013      	str	r3, [r2, #0]
    GYRO_RELOAD_SETTINGS();
 8002e52:	f000 f817 	bl	8002e84 <GYRO_RELOAD_SETTINGS>
}
 8002e56:	bf00      	nop
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	200005a4 	.word	0x200005a4

08002e64 <GYRO_GOOD_SETTINGS>:

void GYRO_GOOD_SETTINGS(){
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
    GYRO_SET_RANGE(GYRO_RANGE_DPS_1K);
 8002e68:	2001      	movs	r0, #1
 8002e6a:	f000 f877 	bl	8002f5c <GYRO_SET_RANGE>
    GYRO_SET_OUPUT_DATA_RATE(GYRO_ODR_1K__BW_116);
 8002e6e:	2002      	movs	r0, #2
 8002e70:	f000 f88c 	bl	8002f8c <GYRO_SET_OUPUT_DATA_RATE>
    GYRO_SET_FIFO_MODE(GYRO_FIFO_STREAM);
 8002e74:	2080      	movs	r0, #128	@ 0x80
 8002e76:	f000 f89b 	bl	8002fb0 <GYRO_SET_FIFO_MODE>
    GYRO_RELOAD_SETTINGS();
 8002e7a:	f000 f803 	bl	8002e84 <GYRO_RELOAD_SETTINGS>
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
	...

08002e84 <GYRO_RELOAD_SETTINGS>:
    unselect();

    return parseRawUInts(rawVals);
}

void GYRO_RELOAD_SETTINGS(){
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
    uint8_t rawVals[2];
    select();
 8002e8a:	f000 f8a3 	bl	8002fd4 <select>
    readAddr(ADDR_RANGE, rawVals, 2);
 8002e8e:	1d3b      	adds	r3, r7, #4
 8002e90:	2202      	movs	r2, #2
 8002e92:	4619      	mov	r1, r3
 8002e94:	200f      	movs	r0, #15
 8002e96:	f000 f8b5 	bl	8003004 <readAddr>
    unselect();
 8002e9a:	f000 f8a7 	bl	8002fec <unselect>

    range = rawVals[0];
 8002e9e:	793a      	ldrb	r2, [r7, #4]
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <GYRO_RELOAD_SETTINGS+0x34>)
 8002ea2:	701a      	strb	r2, [r3, #0]
    odr = rawVals[1] & 0b01111111; // Ignore bit 7
 8002ea4:	797b      	ldrb	r3, [r7, #5]
 8002ea6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	4b03      	ldr	r3, [pc, #12]	@ (8002ebc <GYRO_RELOAD_SETTINGS+0x38>)
 8002eae:	701a      	strb	r2, [r3, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	200005a8 	.word	0x200005a8
 8002ebc:	200005a9 	.word	0x200005a9

08002ec0 <GYRO_SELF_TEST>:

uint8_t GYRO_SELF_TEST(){
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	71bb      	strb	r3, [r7, #6]
    uint8_t count = 0;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	71fb      	strb	r3, [r7, #7]
    select();
 8002ece:	f000 f881 	bl	8002fd4 <select>
    writeAddr(ADDR_GYRO_SELF_TEST, 0x01);// Set bit 0
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	203c      	movs	r0, #60	@ 0x3c
 8002ed6:	f000 f8b7 	bl	8003048 <writeAddr>
    unselect();
 8002eda:	f000 f887 	bl	8002fec <unselect>
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 8002ede:	e00f      	b.n	8002f00 <GYRO_SELF_TEST+0x40>
        HAL_Delay(100);
 8002ee0:	2064      	movs	r0, #100	@ 0x64
 8002ee2:	f000 fa2f 	bl	8003344 <HAL_Delay>
        select();
 8002ee6:	f000 f875 	bl	8002fd4 <select>
        readAddr(ADDR_GYRO_SELF_TEST, &result, 1);
 8002eea:	1dbb      	adds	r3, r7, #6
 8002eec:	2201      	movs	r2, #1
 8002eee:	4619      	mov	r1, r3
 8002ef0:	203c      	movs	r0, #60	@ 0x3c
 8002ef2:	f000 f887 	bl	8003004 <readAddr>
        unselect();
 8002ef6:	f000 f879 	bl	8002fec <unselect>
        count++;
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	3301      	adds	r3, #1
 8002efe:	71fb      	strb	r3, [r7, #7]
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 8002f00:	79bb      	ldrb	r3, [r7, #6]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d102      	bne.n	8002f10 <GYRO_SELF_TEST+0x50>
 8002f0a:	79fb      	ldrb	r3, [r7, #7]
 8002f0c:	2b09      	cmp	r3, #9
 8002f0e:	d9e7      	bls.n	8002ee0 <GYRO_SELF_TEST+0x20>
    }
    // if test completed
    if(result & 0b00000010){
 8002f10:	79bb      	ldrb	r3, [r7, #6]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <GYRO_SELF_TEST+0x6c>
        return !(result & 0b00000100); // Essentail return NOT failed.
 8002f1a:	79bb      	ldrb	r3, [r7, #6]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf0c      	ite	eq
 8002f24:	2301      	moveq	r3, #1
 8002f26:	2300      	movne	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e000      	b.n	8002f2e <GYRO_SELF_TEST+0x6e>
        // (bit 2 is 1 if test failed)
    } else { // count reached 10 & test did not complete. Assume fail
        return 0;
 8002f2c:	2300      	movs	r3, #0
    }
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <GYRO_SET_POWERMODE>:
    return out;
}

// Write functions

void GYRO_SET_POWERMODE(uint8_t gyroPowermode){
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	71fb      	strb	r3, [r7, #7]
    select();
 8002f40:	f000 f848 	bl	8002fd4 <select>
    writeAddr(ADDR_LPM1, gyroPowermode);
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	4619      	mov	r1, r3
 8002f48:	2011      	movs	r0, #17
 8002f4a:	f000 f87d 	bl	8003048 <writeAddr>
    unselect();
 8002f4e:	f000 f84d 	bl	8002fec <unselect>
}
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <GYRO_SET_RANGE>:
void GYRO_SET_RANGE(uint8_t gyroRange){
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
    select();
 8002f66:	f000 f835 	bl	8002fd4 <select>
    range = gyroRange;
 8002f6a:	4a07      	ldr	r2, [pc, #28]	@ (8002f88 <GYRO_SET_RANGE+0x2c>)
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	7013      	strb	r3, [r2, #0]
    writeAddr(ADDR_RANGE, gyroRange);
 8002f70:	79fb      	ldrb	r3, [r7, #7]
 8002f72:	4619      	mov	r1, r3
 8002f74:	200f      	movs	r0, #15
 8002f76:	f000 f867 	bl	8003048 <writeAddr>
    unselect();
 8002f7a:	f000 f837 	bl	8002fec <unselect>
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	200005a8 	.word	0x200005a8

08002f8c <GYRO_SET_OUPUT_DATA_RATE>:
void GYRO_SET_OUPUT_DATA_RATE(uint8_t gyroODR){
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	71fb      	strb	r3, [r7, #7]
    select();
 8002f96:	f000 f81d 	bl	8002fd4 <select>
    writeAddr(ADDR_BANDWIDTH, gyroODR);
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	2010      	movs	r0, #16
 8002fa0:	f000 f852 	bl	8003048 <writeAddr>
    unselect();
 8002fa4:	f000 f822 	bl	8002fec <unselect>
}
 8002fa8:	bf00      	nop
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <GYRO_SET_FIFO_MODE>:
void GYRO_SET_FIFO_MODE(uint8_t gyroFIFOMode){
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	71fb      	strb	r3, [r7, #7]
    select();
 8002fba:	f000 f80b 	bl	8002fd4 <select>
    writeAddr(ADDR_FIFO_CONFIG_1, gyroFIFOMode);
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	203e      	movs	r0, #62	@ 0x3e
 8002fc4:	f000 f840 	bl	8003048 <writeAddr>
    unselect();
 8002fc8:	f000 f810 	bl	8002fec <unselect>
}
 8002fcc:	bf00      	nop
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <select>:

// Infrastructure definitions
static void select(){
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2140      	movs	r1, #64	@ 0x40
 8002fdc:	4802      	ldr	r0, [pc, #8]	@ (8002fe8 <select+0x14>)
 8002fde:	f000 fd1d 	bl	8003a1c <HAL_GPIO_WritePin>
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	42020400 	.word	0x42020400

08002fec <unselect>:

static void unselect(){
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	2140      	movs	r1, #64	@ 0x40
 8002ff4:	4802      	ldr	r0, [pc, #8]	@ (8003000 <unselect+0x14>)
 8002ff6:	f000 fd11 	bl	8003a1c <HAL_GPIO_WritePin>
}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	42020400 	.word	0x42020400

08003004 <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
 8003010:	73fb      	strb	r3, [r7, #15]
    uint8_t address = READ | addr;
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003018:	b2db      	uxtb	r3, r3
 800301a:	75fb      	strb	r3, [r7, #23]

    HAL_SPI_Transmit(gyro_hspi, &address, 1, 100);
 800301c:	4b09      	ldr	r3, [pc, #36]	@ (8003044 <readAddr+0x40>)
 800301e:	6818      	ldr	r0, [r3, #0]
 8003020:	f107 0117 	add.w	r1, r7, #23
 8003024:	2364      	movs	r3, #100	@ 0x64
 8003026:	2201      	movs	r2, #1
 8003028:	f004 fe4e 	bl	8007cc8 <HAL_SPI_Transmit>
    HAL_SPI_Receive(gyro_hspi, outBuff, outBytes, 100);
 800302c:	4b05      	ldr	r3, [pc, #20]	@ (8003044 <readAddr+0x40>)
 800302e:	6818      	ldr	r0, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	b29a      	uxth	r2, r3
 8003034:	2364      	movs	r3, #100	@ 0x64
 8003036:	68b9      	ldr	r1, [r7, #8]
 8003038:	f005 f85a 	bl	80080f0 <HAL_SPI_Receive>
}
 800303c:	bf00      	nop
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	200005a4 	.word	0x200005a4

08003048 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	460a      	mov	r2, r1
 8003052:	71fb      	strb	r3, [r7, #7]
 8003054:	4613      	mov	r3, r2
 8003056:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	733b      	strb	r3, [r7, #12]
 800305c:	79bb      	ldrb	r3, [r7, #6]
 800305e:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(gyro_hspi, message, 2, 100);
 8003060:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <writeAddr+0x30>)
 8003062:	6818      	ldr	r0, [r3, #0]
 8003064:	f107 010c 	add.w	r1, r7, #12
 8003068:	2364      	movs	r3, #100	@ 0x64
 800306a:	2202      	movs	r2, #2
 800306c:	f004 fe2c 	bl	8007cc8 <HAL_SPI_Transmit>
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	200005a4 	.word	0x200005a4

0800307c <IMU_INIT>:

#include "Accel.h"
#include "Gyro.h"


void IMU_INIT(SPI_HandleTypeDef* spiHandle){
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
    ACCEL_INIT(spiHandle);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f7ff fb71 	bl	800276c <ACCEL_INIT>
    GYRO_INIT(spiHandle);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7ff fed8 	bl	8002e40 <GYRO_INIT>
}
 8003090:	bf00      	nop
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <IMU_SETUP_FOR_LOGGING>:

void IMU_SETUP_FOR_LOGGING(){
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
    ACCEL_GOOD_SETTINGS();
 800309c:	f7ff fb7c 	bl	8002798 <ACCEL_GOOD_SETTINGS>
    GYRO_GOOD_SETTINGS();
 80030a0:	f7ff fee0 	bl	8002e64 <GYRO_GOOD_SETTINGS>
}
 80030a4:	bf00      	nop
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <IMU_ENABLE_ALL>:

void IMU_ENABLE_ALL(){
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
    ACCEL_WRITE_PWR_ACTIVATE();
 80030ac:	f7ff fcfc 	bl	8002aa8 <ACCEL_WRITE_PWR_ACTIVATE>
    ACCEL_WRITE_ACCEL_ENABLE();
 80030b0:	f7ff fd06 	bl	8002ac0 <ACCEL_WRITE_ACCEL_ENABLE>
    GYRO_SET_POWERMODE(GYRO_PWR_NORMAL);
 80030b4:	2000      	movs	r0, #0
 80030b6:	f7ff ff3e 	bl	8002f36 <GYRO_SET_POWERMODE>
    HAL_Delay(100);
 80030ba:	2064      	movs	r0, #100	@ 0x64
 80030bc:	f000 f942 	bl	8003344 <HAL_Delay>
}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <IMU_READY>:

int IMU_READY(){
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
    int ready = 0;
 80030ca:	2300      	movs	r3, #0
 80030cc:	607b      	str	r3, [r7, #4]
    if(!ACCEL_SELF_TEST()){
 80030ce:	f7ff fb77 	bl	80027c0 <ACCEL_SELF_TEST>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d102      	bne.n	80030de <IMU_READY+0x1a>
        ready = -1;
 80030d8:	f04f 33ff 	mov.w	r3, #4294967295
 80030dc:	607b      	str	r3, [r7, #4]
    }
    if(!GYRO_SELF_TEST()){
 80030de:	f7ff feef 	bl	8002ec0 <GYRO_SELF_TEST>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d102      	bne.n	80030ee <IMU_READY+0x2a>
        ready -= 2;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3b02      	subs	r3, #2
 80030ec:	607b      	str	r3, [r7, #4]
    }
    return ready == 0 ? 1 : ready;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <IMU_READY+0x34>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	e000      	b.n	80030fa <IMU_READY+0x36>
 80030f8:	2301      	movs	r3, #1
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <vSub>:
#include "Vectors.h"

Vector3 vSub(Vector3 a, Vector3 b){
 8003102:	b5b0      	push	{r4, r5, r7, lr}
 8003104:	b09e      	sub	sp, #120	@ 0x78
 8003106:	af00      	add	r7, sp, #0
 8003108:	eeb0 6a44 	vmov.f32	s12, s8
 800310c:	eef0 6a64 	vmov.f32	s13, s9
 8003110:	eeb0 7a45 	vmov.f32	s14, s10
 8003114:	eef0 7a65 	vmov.f32	s15, s11
 8003118:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800311c:	ed87 1b0e 	vstr	d1, [r7, #56]	@ 0x38
 8003120:	ed87 2b10 	vstr	d2, [r7, #64]	@ 0x40
 8003124:	ed87 3b06 	vstr	d3, [r7, #24]
 8003128:	ed87 6b08 	vstr	d6, [r7, #32]
 800312c:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    Vector3 out;
    out.x = a.x - b.x;
 8003130:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003134:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003138:	f7fd f8aa 	bl	8000290 <__aeabi_dsub>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    out.y = a.y - b.y;
 8003144:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003148:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800314c:	f7fd f8a0 	bl	8000290 <__aeabi_dsub>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    out.z = a.z - b.z;
 8003158:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800315c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003160:	f7fd f896 	bl	8000290 <__aeabi_dsub>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    return out;
 800316c:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8003170:	f107 0548 	add.w	r5, r7, #72	@ 0x48
 8003174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003178:	e895 0003 	ldmia.w	r5, {r0, r1}
 800317c:	e884 0003 	stmia.w	r4, {r0, r1}
 8003180:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003184:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003188:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800318c:	ec45 4b15 	vmov	d5, r4, r5
 8003190:	ec41 0b16 	vmov	d6, r0, r1
 8003194:	ec43 2b17 	vmov	d7, r2, r3
 8003198:	eeb0 0a45 	vmov.f32	s0, s10
 800319c:	eef0 0a65 	vmov.f32	s1, s11
 80031a0:	eeb0 1a46 	vmov.f32	s2, s12
 80031a4:	eef0 1a66 	vmov.f32	s3, s13
 80031a8:	eeb0 2a47 	vmov.f32	s4, s14
 80031ac:	eef0 2a67 	vmov.f32	s5, s15
 80031b0:	3778      	adds	r7, #120	@ 0x78
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080031b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031bc:	4b12      	ldr	r3, [pc, #72]	@ (8003208 <HAL_Init+0x50>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a11      	ldr	r2, [pc, #68]	@ (8003208 <HAL_Init+0x50>)
 80031c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031c8:	2003      	movs	r0, #3
 80031ca:	f000 f96e 	bl	80034aa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80031ce:	f001 fec9 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 80031d2:	4602      	mov	r2, r0
 80031d4:	4b0d      	ldr	r3, [pc, #52]	@ (800320c <HAL_Init+0x54>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	f003 030f 	and.w	r3, r3, #15
 80031dc:	490c      	ldr	r1, [pc, #48]	@ (8003210 <HAL_Init+0x58>)
 80031de:	5ccb      	ldrb	r3, [r1, r3]
 80031e0:	fa22 f303 	lsr.w	r3, r2, r3
 80031e4:	4a0b      	ldr	r2, [pc, #44]	@ (8003214 <HAL_Init+0x5c>)
 80031e6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80031e8:	2004      	movs	r0, #4
 80031ea:	f000 f9a5 	bl	8003538 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031ee:	200f      	movs	r0, #15
 80031f0:	f000 f812 	bl	8003218 <HAL_InitTick>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e002      	b.n	8003204 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80031fe:	f7fe fe7d 	bl	8001efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	bd80      	pop	{r7, pc}
 8003208:	40022000 	.word	0x40022000
 800320c:	46020c00 	.word	0x46020c00
 8003210:	0800e0e0 	.word	0x0800e0e0
 8003214:	20000004 	.word	0x20000004

08003218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003220:	2300      	movs	r3, #0
 8003222:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003224:	4b33      	ldr	r3, [pc, #204]	@ (80032f4 <HAL_InitTick+0xdc>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e05c      	b.n	80032ea <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003230:	4b31      	ldr	r3, [pc, #196]	@ (80032f8 <HAL_InitTick+0xe0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b04      	cmp	r3, #4
 800323a:	d10c      	bne.n	8003256 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800323c:	4b2f      	ldr	r3, [pc, #188]	@ (80032fc <HAL_InitTick+0xe4>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b2c      	ldr	r3, [pc, #176]	@ (80032f4 <HAL_InitTick+0xdc>)
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	4619      	mov	r1, r3
 8003246:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800324a:	fbb3 f3f1 	udiv	r3, r3, r1
 800324e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	e037      	b.n	80032c6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003256:	f000 f9c7 	bl	80035e8 <HAL_SYSTICK_GetCLKSourceConfig>
 800325a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d023      	beq.n	80032aa <HAL_InitTick+0x92>
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d82d      	bhi.n	80032c4 <HAL_InitTick+0xac>
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_InitTick+0x5e>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d00d      	beq.n	8003290 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003274:	e026      	b.n	80032c4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003276:	4b21      	ldr	r3, [pc, #132]	@ (80032fc <HAL_InitTick+0xe4>)
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	4b1e      	ldr	r3, [pc, #120]	@ (80032f4 <HAL_InitTick+0xdc>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	4619      	mov	r1, r3
 8003280:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003284:	fbb3 f3f1 	udiv	r3, r3, r1
 8003288:	fbb2 f3f3 	udiv	r3, r2, r3
 800328c:	60fb      	str	r3, [r7, #12]
        break;
 800328e:	e01a      	b.n	80032c6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003290:	4b18      	ldr	r3, [pc, #96]	@ (80032f4 <HAL_InitTick+0xdc>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	461a      	mov	r2, r3
 8003296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800329a:	fbb3 f3f2 	udiv	r3, r3, r2
 800329e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	60fb      	str	r3, [r7, #12]
        break;
 80032a8:	e00d      	b.n	80032c6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80032aa:	4b12      	ldr	r3, [pc, #72]	@ (80032f4 <HAL_InitTick+0xdc>)
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	461a      	mov	r2, r3
 80032b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80032b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80032bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c0:	60fb      	str	r3, [r7, #12]
        break;
 80032c2:	e000      	b.n	80032c6 <HAL_InitTick+0xae>
        break;
 80032c4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f000 f914 	bl	80034f4 <HAL_SYSTICK_Config>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e009      	b.n	80032ea <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032d6:	2200      	movs	r2, #0
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	f04f 30ff 	mov.w	r0, #4294967295
 80032de:	f000 f8ef 	bl	80034c0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80032e2:	4a07      	ldr	r2, [pc, #28]	@ (8003300 <HAL_InitTick+0xe8>)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	2000000c 	.word	0x2000000c
 80032f8:	e000e010 	.word	0xe000e010
 80032fc:	20000004 	.word	0x20000004
 8003300:	20000008 	.word	0x20000008

08003304 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003308:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_IncTick+0x20>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	4b06      	ldr	r3, [pc, #24]	@ (8003328 <HAL_IncTick+0x24>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4413      	add	r3, r2
 8003314:	4a04      	ldr	r2, [pc, #16]	@ (8003328 <HAL_IncTick+0x24>)
 8003316:	6013      	str	r3, [r2, #0]
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	2000000c 	.word	0x2000000c
 8003328:	200005ac 	.word	0x200005ac

0800332c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return uwTick;
 8003330:	4b03      	ldr	r3, [pc, #12]	@ (8003340 <HAL_GetTick+0x14>)
 8003332:	681b      	ldr	r3, [r3, #0]
}
 8003334:	4618      	mov	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	200005ac 	.word	0x200005ac

08003344 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800334c:	f7ff ffee 	bl	800332c <HAL_GetTick>
 8003350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335c:	d005      	beq.n	800336a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800335e:	4b0a      	ldr	r3, [pc, #40]	@ (8003388 <HAL_Delay+0x44>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	461a      	mov	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4413      	add	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800336a:	bf00      	nop
 800336c:	f7ff ffde 	bl	800332c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	429a      	cmp	r2, r3
 800337a:	d8f7      	bhi.n	800336c <HAL_Delay+0x28>
  {
  }
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	2000000c 	.word	0x2000000c

0800338c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800339c:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <__NVIC_SetPriorityGrouping+0x44>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033a8:	4013      	ands	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033be:	4a04      	ldr	r2, [pc, #16]	@ (80033d0 <__NVIC_SetPriorityGrouping+0x44>)
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	60d3      	str	r3, [r2, #12]
}
 80033c4:	bf00      	nop
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	e000ed00 	.word	0xe000ed00

080033d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033d8:	4b04      	ldr	r3, [pc, #16]	@ (80033ec <__NVIC_GetPriorityGrouping+0x18>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	f003 0307 	and.w	r3, r3, #7
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	e000ed00 	.word	0xe000ed00

080033f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	4603      	mov	r3, r0
 80033f8:	6039      	str	r1, [r7, #0]
 80033fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	2b00      	cmp	r3, #0
 8003402:	db0a      	blt.n	800341a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	b2da      	uxtb	r2, r3
 8003408:	490c      	ldr	r1, [pc, #48]	@ (800343c <__NVIC_SetPriority+0x4c>)
 800340a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340e:	0112      	lsls	r2, r2, #4
 8003410:	b2d2      	uxtb	r2, r2
 8003412:	440b      	add	r3, r1
 8003414:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003418:	e00a      	b.n	8003430 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	b2da      	uxtb	r2, r3
 800341e:	4908      	ldr	r1, [pc, #32]	@ (8003440 <__NVIC_SetPriority+0x50>)
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	3b04      	subs	r3, #4
 8003428:	0112      	lsls	r2, r2, #4
 800342a:	b2d2      	uxtb	r2, r2
 800342c:	440b      	add	r3, r1
 800342e:	761a      	strb	r2, [r3, #24]
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	e000e100 	.word	0xe000e100
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003444:	b480      	push	{r7}
 8003446:	b089      	sub	sp, #36	@ 0x24
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f1c3 0307 	rsb	r3, r3, #7
 800345e:	2b04      	cmp	r3, #4
 8003460:	bf28      	it	cs
 8003462:	2304      	movcs	r3, #4
 8003464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	3304      	adds	r3, #4
 800346a:	2b06      	cmp	r3, #6
 800346c:	d902      	bls.n	8003474 <NVIC_EncodePriority+0x30>
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	3b03      	subs	r3, #3
 8003472:	e000      	b.n	8003476 <NVIC_EncodePriority+0x32>
 8003474:	2300      	movs	r3, #0
 8003476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003478:	f04f 32ff 	mov.w	r2, #4294967295
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43da      	mvns	r2, r3
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	401a      	ands	r2, r3
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800348c:	f04f 31ff 	mov.w	r1, #4294967295
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	fa01 f303 	lsl.w	r3, r1, r3
 8003496:	43d9      	mvns	r1, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800349c:	4313      	orrs	r3, r2
         );
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3724      	adds	r7, #36	@ 0x24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b082      	sub	sp, #8
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7ff ff6a 	bl	800338c <__NVIC_SetPriorityGrouping>
}
 80034b8:	bf00      	nop
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80034ce:	f7ff ff81 	bl	80033d4 <__NVIC_GetPriorityGrouping>
 80034d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	68b9      	ldr	r1, [r7, #8]
 80034d8:	6978      	ldr	r0, [r7, #20]
 80034da:	f7ff ffb3 	bl	8003444 <NVIC_EncodePriority>
 80034de:	4602      	mov	r2, r0
 80034e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034e4:	4611      	mov	r1, r2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff ff82 	bl	80033f0 <__NVIC_SetPriority>
}
 80034ec:	bf00      	nop
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3b01      	subs	r3, #1
 8003500:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003504:	d301      	bcc.n	800350a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003506:	2301      	movs	r3, #1
 8003508:	e00d      	b.n	8003526 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800350a:	4a0a      	ldr	r2, [pc, #40]	@ (8003534 <HAL_SYSTICK_Config+0x40>)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3b01      	subs	r3, #1
 8003510:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003512:	4b08      	ldr	r3, [pc, #32]	@ (8003534 <HAL_SYSTICK_Config+0x40>)
 8003514:	2200      	movs	r2, #0
 8003516:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003518:	4b06      	ldr	r3, [pc, #24]	@ (8003534 <HAL_SYSTICK_Config+0x40>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a05      	ldr	r2, [pc, #20]	@ (8003534 <HAL_SYSTICK_Config+0x40>)
 800351e:	f043 0303 	orr.w	r3, r3, #3
 8003522:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	e000e010 	.word	0xe000e010

08003538 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b04      	cmp	r3, #4
 8003544:	d844      	bhi.n	80035d0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003546:	a201      	add	r2, pc, #4	@ (adr r2, 800354c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354c:	0800356f 	.word	0x0800356f
 8003550:	0800358d 	.word	0x0800358d
 8003554:	080035af 	.word	0x080035af
 8003558:	080035d1 	.word	0x080035d1
 800355c:	08003561 	.word	0x08003561
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003560:	4b1f      	ldr	r3, [pc, #124]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a1e      	ldr	r2, [pc, #120]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003566:	f043 0304 	orr.w	r3, r3, #4
 800356a:	6013      	str	r3, [r2, #0]
      break;
 800356c:	e031      	b.n	80035d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800356e:	4b1c      	ldr	r3, [pc, #112]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a1b      	ldr	r2, [pc, #108]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003574:	f023 0304 	bic.w	r3, r3, #4
 8003578:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800357a:	4b1a      	ldr	r3, [pc, #104]	@ (80035e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800357c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003580:	4a18      	ldr	r2, [pc, #96]	@ (80035e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003582:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003586:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800358a:	e022      	b.n	80035d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800358c:	4b14      	ldr	r3, [pc, #80]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a13      	ldr	r2, [pc, #76]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003592:	f023 0304 	bic.w	r3, r3, #4
 8003596:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003598:	4b12      	ldr	r3, [pc, #72]	@ (80035e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800359a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800359e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80035a2:	4a10      	ldr	r2, [pc, #64]	@ (80035e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80035a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80035a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80035ac:	e011      	b.n	80035d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80035ae:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a0b      	ldr	r2, [pc, #44]	@ (80035e0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035b4:	f023 0304 	bic.w	r3, r3, #4
 80035b8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80035ba:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80035bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035c0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80035c4:	4a07      	ldr	r2, [pc, #28]	@ (80035e4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80035c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80035ce:	e000      	b.n	80035d2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80035d0:	bf00      	nop
  }
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	e000e010 	.word	0xe000e010
 80035e4:	46020c00 	.word	0x46020c00

080035e8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80035ee:	4b19      	ldr	r3, [pc, #100]	@ (8003654 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80035fa:	2304      	movs	r3, #4
 80035fc:	607b      	str	r3, [r7, #4]
 80035fe:	e021      	b.n	8003644 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003600:	4b15      	ldr	r3, [pc, #84]	@ (8003658 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003602:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003606:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800360a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003612:	d011      	beq.n	8003638 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800361a:	d810      	bhi.n	800363e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d004      	beq.n	800362c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003628:	d003      	beq.n	8003632 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800362a:	e008      	b.n	800363e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800362c:	2300      	movs	r3, #0
 800362e:	607b      	str	r3, [r7, #4]
        break;
 8003630:	e008      	b.n	8003644 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003632:	2301      	movs	r3, #1
 8003634:	607b      	str	r3, [r7, #4]
        break;
 8003636:	e005      	b.n	8003644 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003638:	2302      	movs	r3, #2
 800363a:	607b      	str	r3, [r7, #4]
        break;
 800363c:	e002      	b.n	8003644 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800363e:	2300      	movs	r3, #0
 8003640:	607b      	str	r3, [r7, #4]
        break;
 8003642:	bf00      	nop
    }
  }
  return systick_source;
 8003644:	687b      	ldr	r3, [r7, #4]
}
 8003646:	4618      	mov	r0, r3
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000e010 	.word	0xe000e010
 8003658:	46020c00 	.word	0x46020c00

0800365c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	@ 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800366e:	e1c2      	b.n	80039f6 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	2101      	movs	r1, #1
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	fa01 f303 	lsl.w	r3, r1, r3
 800367c:	4013      	ands	r3, r2
 800367e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 81b2 	beq.w	80039f0 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a55      	ldr	r2, [pc, #340]	@ (80037e4 <HAL_GPIO_Init+0x188>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d15d      	bne.n	8003750 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800369a:	2201      	movs	r2, #1
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	fa02 f303 	lsl.w	r3, r2, r3
 80036a2:	43db      	mvns	r3, r3
 80036a4:	69fa      	ldr	r2, [r7, #28]
 80036a6:	4013      	ands	r3, r2
 80036a8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 0201 	and.w	r2, r3, #1
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69fa      	ldr	r2, [r7, #28]
 80036c2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80036c4:	4a48      	ldr	r2, [pc, #288]	@ (80037e8 <HAL_GPIO_Init+0x18c>)
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80036cc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80036ce:	4a46      	ldr	r2, [pc, #280]	@ (80037e8 <HAL_GPIO_Init+0x18c>)
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	4413      	add	r3, r2
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	08da      	lsrs	r2, r3, #3
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	3208      	adds	r2, #8
 80036e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	220f      	movs	r2, #15
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	43db      	mvns	r3, r3
 80036f8:	69fa      	ldr	r2, [r7, #28]
 80036fa:	4013      	ands	r3, r2
 80036fc:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	f003 0307 	and.w	r3, r3, #7
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	220b      	movs	r2, #11
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	69fa      	ldr	r2, [r7, #28]
 800370e:	4313      	orrs	r3, r2
 8003710:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	08da      	lsrs	r2, r3, #3
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	3208      	adds	r2, #8
 800371a:	69f9      	ldr	r1, [r7, #28]
 800371c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	2203      	movs	r2, #3
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	69fa      	ldr	r2, [r7, #28]
 8003734:	4013      	ands	r3, r2
 8003736:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	2202      	movs	r2, #2
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	4313      	orrs	r3, r2
 8003746:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	69fa      	ldr	r2, [r7, #28]
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	e067      	b.n	8003820 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d003      	beq.n	8003760 <HAL_GPIO_Init+0x104>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b12      	cmp	r3, #18
 800375e:	d145      	bne.n	80037ec <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	08da      	lsrs	r2, r3, #3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3208      	adds	r2, #8
 8003768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800376c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	220f      	movs	r2, #15
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	69fa      	ldr	r2, [r7, #28]
 8003780:	4013      	ands	r3, r2
 8003782:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	f003 020f 	and.w	r2, r3, #15
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	69fa      	ldr	r2, [r7, #28]
 800379a:	4313      	orrs	r3, r2
 800379c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	08da      	lsrs	r2, r3, #3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	3208      	adds	r2, #8
 80037a6:	69f9      	ldr	r1, [r7, #28]
 80037a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	2203      	movs	r2, #3
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	43db      	mvns	r3, r3
 80037be:	69fa      	ldr	r2, [r7, #28]
 80037c0:	4013      	ands	r3, r2
 80037c2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0203 	and.w	r2, r3, #3
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	69fa      	ldr	r2, [r7, #28]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	69fa      	ldr	r2, [r7, #28]
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	e01e      	b.n	8003820 <HAL_GPIO_Init+0x1c4>
 80037e2:	bf00      	nop
 80037e4:	46020000 	.word	0x46020000
 80037e8:	0800e138 	.word	0x0800e138
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	2203      	movs	r2, #3
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	69fa      	ldr	r2, [r7, #28]
 8003800:	4013      	ands	r3, r2
 8003802:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f003 0203 	and.w	r2, r3, #3
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	69fa      	ldr	r2, [r7, #28]
 8003816:	4313      	orrs	r3, r2
 8003818:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	69fa      	ldr	r2, [r7, #28]
 800381e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b01      	cmp	r3, #1
 8003826:	d00b      	beq.n	8003840 <HAL_GPIO_Init+0x1e4>
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b02      	cmp	r3, #2
 800382e:	d007      	beq.n	8003840 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003834:	2b11      	cmp	r3, #17
 8003836:	d003      	beq.n	8003840 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	2b12      	cmp	r3, #18
 800383e:	d130      	bne.n	80038a2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	2203      	movs	r2, #3
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	69fa      	ldr	r2, [r7, #28]
 8003854:	4013      	ands	r3, r2
 8003856:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	69fa      	ldr	r2, [r7, #28]
 8003866:	4313      	orrs	r3, r2
 8003868:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	69fa      	ldr	r2, [r7, #28]
 800386e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8003876:	2201      	movs	r2, #1
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	43db      	mvns	r3, r3
 8003880:	69fa      	ldr	r2, [r7, #28]
 8003882:	4013      	ands	r3, r2
 8003884:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	091b      	lsrs	r3, r3, #4
 800388c:	f003 0201 	and.w	r2, r3, #1
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	69fa      	ldr	r2, [r7, #28]
 8003898:	4313      	orrs	r3, r2
 800389a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	69fa      	ldr	r2, [r7, #28]
 80038a0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b03      	cmp	r3, #3
 80038a8:	d107      	bne.n	80038ba <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d11b      	bne.n	80038ea <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d017      	beq.n	80038ea <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	2203      	movs	r2, #3
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	69fa      	ldr	r2, [r7, #28]
 80038ce:	4013      	ands	r3, r2
 80038d0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	689a      	ldr	r2, [r3, #8]
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	69fa      	ldr	r2, [r7, #28]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	69fa      	ldr	r2, [r7, #28]
 80038e8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d07c      	beq.n	80039f0 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80038f6:	4a47      	ldr	r2, [pc, #284]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	3318      	adds	r3, #24
 80038fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003902:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	220f      	movs	r2, #15
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	4013      	ands	r3, r2
 8003918:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	0a9a      	lsrs	r2, r3, #10
 800391e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a18 <HAL_GPIO_Init+0x3bc>)
 8003920:	4013      	ands	r3, r2
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	f002 0203 	and.w	r2, r2, #3
 8003928:	00d2      	lsls	r2, r2, #3
 800392a:	4093      	lsls	r3, r2
 800392c:	69fa      	ldr	r2, [r7, #28]
 800392e:	4313      	orrs	r3, r2
 8003930:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003932:	4938      	ldr	r1, [pc, #224]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	089b      	lsrs	r3, r3, #2
 8003938:	3318      	adds	r3, #24
 800393a:	69fa      	ldr	r2, [r7, #28]
 800393c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003940:	4b34      	ldr	r3, [pc, #208]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	43db      	mvns	r3, r3
 800394a:	69fa      	ldr	r2, [r7, #28]
 800394c:	4013      	ands	r3, r2
 800394e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800395c:	69fa      	ldr	r2, [r7, #28]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	4313      	orrs	r3, r2
 8003962:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8003964:	4a2b      	ldr	r2, [pc, #172]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800396a:	4b2a      	ldr	r3, [pc, #168]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	43db      	mvns	r3, r3
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	4013      	ands	r3, r2
 8003978:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8003986:	69fa      	ldr	r2, [r7, #28]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4313      	orrs	r3, r2
 800398c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800398e:	4a21      	ldr	r2, [pc, #132]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003994:	4b1f      	ldr	r3, [pc, #124]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 8003996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800399a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	43db      	mvns	r3, r3
 80039a0:	69fa      	ldr	r2, [r7, #28]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80039b2:	69fa      	ldr	r2, [r7, #28]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80039ba:	4a16      	ldr	r2, [pc, #88]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80039c2:	4b14      	ldr	r3, [pc, #80]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 80039c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69fa      	ldr	r2, [r7, #28]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 80039e0:	69fa      	ldr	r2, [r7, #28]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80039e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003a14 <HAL_GPIO_Init+0x3b8>)
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	3301      	adds	r3, #1
 80039f4:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f47f ae35 	bne.w	8003670 <HAL_GPIO_Init+0x14>
  }
}
 8003a06:	bf00      	nop
 8003a08:	bf00      	nop
 8003a0a:	3724      	adds	r7, #36	@ 0x24
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	46022000 	.word	0x46022000
 8003a18:	002f7f7f 	.word	0x002f7f7f

08003a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	460b      	mov	r3, r1
 8003a26:	807b      	strh	r3, [r7, #2]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a2c:	787b      	ldrb	r3, [r7, #1]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a32:	887a      	ldrh	r2, [r7, #2]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003a38:	e002      	b.n	8003a40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8003a3a:	887a      	ldrh	r2, [r7, #2]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e08d      	b.n	8003b7a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d106      	bne.n	8003a78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7fe fa5c 	bl	8001f30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2224      	movs	r2, #36	@ 0x24
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0201 	bic.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003aac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d107      	bne.n	8003ac6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689a      	ldr	r2, [r3, #8]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ac2:	609a      	str	r2, [r3, #8]
 8003ac4:	e006      	b.n	8003ad4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003ad2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d108      	bne.n	8003aee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003aea:	605a      	str	r2, [r3, #4]
 8003aec:	e007      	b.n	8003afe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003afc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6812      	ldr	r2, [r2, #0]
 8003b08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68da      	ldr	r2, [r3, #12]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	69d9      	ldr	r1, [r3, #28]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1a      	ldr	r2, [r3, #32]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0201 	orr.w	r2, r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b20      	cmp	r3, #32
 8003b96:	d138      	bne.n	8003c0a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d101      	bne.n	8003ba6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e032      	b.n	8003c0c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2224      	movs	r2, #36	@ 0x24
 8003bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0201 	bic.w	r2, r2, #1
 8003bc4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003bd4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6819      	ldr	r1, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0201 	orr.w	r2, r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c06:	2300      	movs	r3, #0
 8003c08:	e000      	b.n	8003c0c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c0a:	2302      	movs	r3, #2
  }
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	d139      	bne.n	8003ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d101      	bne.n	8003c3c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	e033      	b.n	8003ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2224      	movs	r2, #36	@ 0x24
 8003c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c6a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	021b      	lsls	r3, r3, #8
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f042 0201 	orr.w	r2, r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	e000      	b.n	8003ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ca2:	2302      	movs	r3, #2
  }
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003cb8:	4b39      	ldr	r3, [pc, #228]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cc0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d10b      	bne.n	8003ce2 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd0:	d905      	bls.n	8003cde <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003cd2:	4b33      	ldr	r3, [pc, #204]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	4a32      	ldr	r2, [pc, #200]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cdc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	e057      	b.n	8003d92 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce8:	d90a      	bls.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003cea:	4b2d      	ldr	r3, [pc, #180]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cfc:	60d3      	str	r3, [r2, #12]
 8003cfe:	e007      	b.n	8003d10 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003d00:	4b27      	ldr	r3, [pc, #156]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003d08:	4925      	ldr	r1, [pc, #148]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003d10:	4b24      	ldr	r3, [pc, #144]	@ (8003da4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a24      	ldr	r2, [pc, #144]	@ (8003da8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003d16:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1a:	099b      	lsrs	r3, r3, #6
 8003d1c:	2232      	movs	r2, #50	@ 0x32
 8003d1e:	fb02 f303 	mul.w	r3, r2, r3
 8003d22:	4a21      	ldr	r2, [pc, #132]	@ (8003da8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003d24:	fba2 2303 	umull	r2, r3, r2, r3
 8003d28:	099b      	lsrs	r3, r3, #6
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003d2e:	e002      	b.n	8003d36 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003d36:	4b1a      	ldr	r3, [pc, #104]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d102      	bne.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1f3      	bne.n	8003d30 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d01b      	beq.n	8003d86 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003d4e:	4b15      	ldr	r3, [pc, #84]	@ (8003da4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a15      	ldr	r2, [pc, #84]	@ (8003da8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003d54:	fba2 2303 	umull	r2, r3, r2, r3
 8003d58:	099b      	lsrs	r3, r3, #6
 8003d5a:	2232      	movs	r2, #50	@ 0x32
 8003d5c:	fb02 f303 	mul.w	r3, r2, r3
 8003d60:	4a11      	ldr	r2, [pc, #68]	@ (8003da8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	099b      	lsrs	r3, r3, #6
 8003d68:	3301      	adds	r3, #1
 8003d6a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003d6c:	e002      	b.n	8003d74 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	3b01      	subs	r3, #1
 8003d72:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003d74:	4b0a      	ldr	r3, [pc, #40]	@ (8003da0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d102      	bne.n	8003d86 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f3      	bne.n	8003d6e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e000      	b.n	8003d92 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3714      	adds	r7, #20
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	46020800 	.word	0x46020800
 8003da4:	20000004 	.word	0x20000004
 8003da8:	10624dd3 	.word	0x10624dd3

08003dac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003db0:	4b04      	ldr	r3, [pc, #16]	@ (8003dc4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	46020800 	.word	0x46020800

08003dc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08e      	sub	sp, #56	@ 0x38
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	f000 bec8 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003de2:	4b99      	ldr	r3, [pc, #612]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	f003 030c 	and.w	r3, r3, #12
 8003dea:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dec:	4b96      	ldr	r3, [pc, #600]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 816c 	beq.w	80040dc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d007      	beq.n	8003e1a <HAL_RCC_OscConfig+0x52>
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0c:	2b0c      	cmp	r3, #12
 8003e0e:	f040 80de 	bne.w	8003fce <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	f040 80da 	bne.w	8003fce <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69db      	ldr	r3, [r3, #28]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d102      	bne.n	8003e28 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	f000 bea5 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e2c:	4b86      	ldr	r3, [pc, #536]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d004      	beq.n	8003e42 <HAL_RCC_OscConfig+0x7a>
 8003e38:	4b83      	ldr	r3, [pc, #524]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e40:	e005      	b.n	8003e4e <HAL_RCC_OscConfig+0x86>
 8003e42:	4b81      	ldr	r3, [pc, #516]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e48:	041b      	lsls	r3, r3, #16
 8003e4a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d255      	bcs.n	8003efe <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10a      	bne.n	8003e6e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f001 f9d9 	bl	8005214 <RCC_SetFlashLatencyFromMSIRange>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	f000 be82 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003e6e:	4b76      	ldr	r3, [pc, #472]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	4a75      	ldr	r2, [pc, #468]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e74:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e78:	6093      	str	r3, [r2, #8]
 8003e7a:	4b73      	ldr	r3, [pc, #460]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	4970      	ldr	r1, [pc, #448]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003e94:	d309      	bcc.n	8003eaa <HAL_RCC_OscConfig+0xe2>
 8003e96:	4b6c      	ldr	r3, [pc, #432]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f023 021f 	bic.w	r2, r3, #31
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	4969      	ldr	r1, [pc, #420]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60cb      	str	r3, [r1, #12]
 8003ea8:	e07e      	b.n	8003fa8 <HAL_RCC_OscConfig+0x1e0>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	da0a      	bge.n	8003ec8 <HAL_RCC_OscConfig+0x100>
 8003eb2:	4b65      	ldr	r3, [pc, #404]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	015b      	lsls	r3, r3, #5
 8003ec0:	4961      	ldr	r1, [pc, #388]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60cb      	str	r3, [r1, #12]
 8003ec6:	e06f      	b.n	8003fa8 <HAL_RCC_OscConfig+0x1e0>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ed0:	d30a      	bcc.n	8003ee8 <HAL_RCC_OscConfig+0x120>
 8003ed2:	4b5d      	ldr	r3, [pc, #372]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	029b      	lsls	r3, r3, #10
 8003ee0:	4959      	ldr	r1, [pc, #356]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	60cb      	str	r3, [r1, #12]
 8003ee6:	e05f      	b.n	8003fa8 <HAL_RCC_OscConfig+0x1e0>
 8003ee8:	4b57      	ldr	r3, [pc, #348]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a1b      	ldr	r3, [r3, #32]
 8003ef4:	03db      	lsls	r3, r3, #15
 8003ef6:	4954      	ldr	r1, [pc, #336]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	60cb      	str	r3, [r1, #12]
 8003efc:	e054      	b.n	8003fa8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003efe:	4b52      	ldr	r3, [pc, #328]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	4a51      	ldr	r2, [pc, #324]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f08:	6093      	str	r3, [r2, #8]
 8003f0a:	4b4f      	ldr	r3, [pc, #316]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	494c      	ldr	r1, [pc, #304]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f20:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003f24:	d309      	bcc.n	8003f3a <HAL_RCC_OscConfig+0x172>
 8003f26:	4b48      	ldr	r3, [pc, #288]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f023 021f 	bic.w	r2, r3, #31
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	4945      	ldr	r1, [pc, #276]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60cb      	str	r3, [r1, #12]
 8003f38:	e028      	b.n	8003f8c <HAL_RCC_OscConfig+0x1c4>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	da0a      	bge.n	8003f58 <HAL_RCC_OscConfig+0x190>
 8003f42:	4b41      	ldr	r3, [pc, #260]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	015b      	lsls	r3, r3, #5
 8003f50:	493d      	ldr	r1, [pc, #244]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60cb      	str	r3, [r1, #12]
 8003f56:	e019      	b.n	8003f8c <HAL_RCC_OscConfig+0x1c4>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f60:	d30a      	bcc.n	8003f78 <HAL_RCC_OscConfig+0x1b0>
 8003f62:	4b39      	ldr	r3, [pc, #228]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	029b      	lsls	r3, r3, #10
 8003f70:	4935      	ldr	r1, [pc, #212]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	60cb      	str	r3, [r1, #12]
 8003f76:	e009      	b.n	8003f8c <HAL_RCC_OscConfig+0x1c4>
 8003f78:	4b33      	ldr	r3, [pc, #204]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a1b      	ldr	r3, [r3, #32]
 8003f84:	03db      	lsls	r3, r3, #15
 8003f86:	4930      	ldr	r1, [pc, #192]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10a      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	4618      	mov	r0, r3
 8003f98:	f001 f93c 	bl	8005214 <RCC_SetFlashLatencyFromMSIRange>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f000 bde5 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003fa8:	f001 f8de 	bl	8005168 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003fac:	4b27      	ldr	r3, [pc, #156]	@ (800404c <HAL_RCC_OscConfig+0x284>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff f931 	bl	8003218 <HAL_InitTick>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 808a 	beq.w	80040da <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003fc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fca:	f000 bdd2 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d066      	beq.n	80040a4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a1b      	ldr	r2, [pc, #108]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003fe2:	f7ff f9a3 	bl	800332c <HAL_GetTick>
 8003fe6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003fe8:	e009      	b.n	8003ffe <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fea:	f7ff f99f 	bl	800332c <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d902      	bls.n	8003ffe <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	f000 bdba 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003ffe:	4b12      	ldr	r3, [pc, #72]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0304 	and.w	r3, r3, #4
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0ef      	beq.n	8003fea <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800400a:	4b0f      	ldr	r3, [pc, #60]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	4a0e      	ldr	r2, [pc, #56]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8004010:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004014:	6093      	str	r3, [r2, #8]
 8004016:	4b0c      	ldr	r3, [pc, #48]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	4909      	ldr	r1, [pc, #36]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8004024:	4313      	orrs	r3, r2
 8004026:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004030:	d30e      	bcc.n	8004050 <HAL_RCC_OscConfig+0x288>
 8004032:	4b05      	ldr	r3, [pc, #20]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	f023 021f 	bic.w	r2, r3, #31
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	4902      	ldr	r1, [pc, #8]	@ (8004048 <HAL_RCC_OscConfig+0x280>)
 8004040:	4313      	orrs	r3, r2
 8004042:	60cb      	str	r3, [r1, #12]
 8004044:	e04a      	b.n	80040dc <HAL_RCC_OscConfig+0x314>
 8004046:	bf00      	nop
 8004048:	46020c00 	.word	0x46020c00
 800404c:	20000008 	.word	0x20000008
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	2b00      	cmp	r3, #0
 8004056:	da0a      	bge.n	800406e <HAL_RCC_OscConfig+0x2a6>
 8004058:	4b98      	ldr	r3, [pc, #608]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	015b      	lsls	r3, r3, #5
 8004066:	4995      	ldr	r1, [pc, #596]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004068:	4313      	orrs	r3, r2
 800406a:	60cb      	str	r3, [r1, #12]
 800406c:	e036      	b.n	80040dc <HAL_RCC_OscConfig+0x314>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004076:	d30a      	bcc.n	800408e <HAL_RCC_OscConfig+0x2c6>
 8004078:	4b90      	ldr	r3, [pc, #576]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	029b      	lsls	r3, r3, #10
 8004086:	498d      	ldr	r1, [pc, #564]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004088:	4313      	orrs	r3, r2
 800408a:	60cb      	str	r3, [r1, #12]
 800408c:	e026      	b.n	80040dc <HAL_RCC_OscConfig+0x314>
 800408e:	4b8b      	ldr	r3, [pc, #556]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	03db      	lsls	r3, r3, #15
 800409c:	4987      	ldr	r1, [pc, #540]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	60cb      	str	r3, [r1, #12]
 80040a2:	e01b      	b.n	80040dc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80040a4:	4b85      	ldr	r3, [pc, #532]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a84      	ldr	r2, [pc, #528]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040aa:	f023 0301 	bic.w	r3, r3, #1
 80040ae:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80040b0:	f7ff f93c 	bl	800332c <HAL_GetTick>
 80040b4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80040b6:	e009      	b.n	80040cc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040b8:	f7ff f938 	bl	800332c <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d902      	bls.n	80040cc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	f000 bd53 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80040cc:	4b7b      	ldr	r3, [pc, #492]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1ef      	bne.n	80040b8 <HAL_RCC_OscConfig+0x2f0>
 80040d8:	e000      	b.n	80040dc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80040da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 808b 	beq.w	8004200 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80040ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	d005      	beq.n	80040fc <HAL_RCC_OscConfig+0x334>
 80040f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f2:	2b0c      	cmp	r3, #12
 80040f4:	d109      	bne.n	800410a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80040f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f8:	2b03      	cmp	r3, #3
 80040fa:	d106      	bne.n	800410a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d17d      	bne.n	8004200 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	f000 bd34 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004112:	d106      	bne.n	8004122 <HAL_RCC_OscConfig+0x35a>
 8004114:	4b69      	ldr	r3, [pc, #420]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a68      	ldr	r2, [pc, #416]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800411a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	e041      	b.n	80041a6 <HAL_RCC_OscConfig+0x3de>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800412a:	d112      	bne.n	8004152 <HAL_RCC_OscConfig+0x38a>
 800412c:	4b63      	ldr	r3, [pc, #396]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a62      	ldr	r2, [pc, #392]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004132:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004136:	6013      	str	r3, [r2, #0]
 8004138:	4b60      	ldr	r3, [pc, #384]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a5f      	ldr	r2, [pc, #380]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800413e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004142:	6013      	str	r3, [r2, #0]
 8004144:	4b5d      	ldr	r3, [pc, #372]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a5c      	ldr	r2, [pc, #368]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800414a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	e029      	b.n	80041a6 <HAL_RCC_OscConfig+0x3de>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800415a:	d112      	bne.n	8004182 <HAL_RCC_OscConfig+0x3ba>
 800415c:	4b57      	ldr	r3, [pc, #348]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a56      	ldr	r2, [pc, #344]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004162:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004166:	6013      	str	r3, [r2, #0]
 8004168:	4b54      	ldr	r3, [pc, #336]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a53      	ldr	r2, [pc, #332]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800416e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004172:	6013      	str	r3, [r2, #0]
 8004174:	4b51      	ldr	r3, [pc, #324]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a50      	ldr	r2, [pc, #320]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800417a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800417e:	6013      	str	r3, [r2, #0]
 8004180:	e011      	b.n	80041a6 <HAL_RCC_OscConfig+0x3de>
 8004182:	4b4e      	ldr	r3, [pc, #312]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a4d      	ldr	r2, [pc, #308]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004188:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	4b4b      	ldr	r3, [pc, #300]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a4a      	ldr	r2, [pc, #296]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004194:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	4b48      	ldr	r3, [pc, #288]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a47      	ldr	r2, [pc, #284]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80041a4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d014      	beq.n	80041d8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80041ae:	f7ff f8bd 	bl	800332c <HAL_GetTick>
 80041b2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041b4:	e009      	b.n	80041ca <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041b6:	f7ff f8b9 	bl	800332c <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b64      	cmp	r3, #100	@ 0x64
 80041c2:	d902      	bls.n	80041ca <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	f000 bcd4 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041ca:	4b3c      	ldr	r3, [pc, #240]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0ef      	beq.n	80041b6 <HAL_RCC_OscConfig+0x3ee>
 80041d6:	e013      	b.n	8004200 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80041d8:	f7ff f8a8 	bl	800332c <HAL_GetTick>
 80041dc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041de:	e009      	b.n	80041f4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041e0:	f7ff f8a4 	bl	800332c <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b64      	cmp	r3, #100	@ 0x64
 80041ec:	d902      	bls.n	80041f4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	f000 bcbf 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041f4:	4b31      	ldr	r3, [pc, #196]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1ef      	bne.n	80041e0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d05f      	beq.n	80042cc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800420c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800420e:	2b04      	cmp	r3, #4
 8004210:	d005      	beq.n	800421e <HAL_RCC_OscConfig+0x456>
 8004212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004214:	2b0c      	cmp	r3, #12
 8004216:	d114      	bne.n	8004242 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800421a:	2b02      	cmp	r3, #2
 800421c:	d111      	bne.n	8004242 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d102      	bne.n	800422c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	f000 bca3 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800422c:	4b23      	ldr	r3, [pc, #140]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	041b      	lsls	r3, r3, #16
 800423a:	4920      	ldr	r1, [pc, #128]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800423c:	4313      	orrs	r3, r2
 800423e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004240:	e044      	b.n	80042cc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d024      	beq.n	8004294 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800424a:	4b1c      	ldr	r3, [pc, #112]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a1b      	ldr	r2, [pc, #108]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004254:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004256:	f7ff f869 	bl	800332c <HAL_GetTick>
 800425a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800425c:	e009      	b.n	8004272 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800425e:	f7ff f865 	bl	800332c <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d902      	bls.n	8004272 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	f000 bc80 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004272:	4b12      	ldr	r3, [pc, #72]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0ef      	beq.n	800425e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800427e:	4b0f      	ldr	r3, [pc, #60]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	041b      	lsls	r3, r3, #16
 800428c:	490b      	ldr	r1, [pc, #44]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800428e:	4313      	orrs	r3, r2
 8004290:	610b      	str	r3, [r1, #16]
 8004292:	e01b      	b.n	80042cc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8004294:	4b09      	ldr	r3, [pc, #36]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a08      	ldr	r2, [pc, #32]	@ (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800429a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800429e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80042a0:	f7ff f844 	bl	800332c <HAL_GetTick>
 80042a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042a6:	e00b      	b.n	80042c0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042a8:	f7ff f840 	bl	800332c <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d904      	bls.n	80042c0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	f000 bc5b 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
 80042bc:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042c0:	4baf      	ldr	r3, [pc, #700]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1ed      	bne.n	80042a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0308 	and.w	r3, r3, #8
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 80c8 	beq.w	800446a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80042da:	2300      	movs	r3, #0
 80042dc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042e0:	4ba7      	ldr	r3, [pc, #668]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80042e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042e6:	f003 0304 	and.w	r3, r3, #4
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d111      	bne.n	8004312 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ee:	4ba4      	ldr	r3, [pc, #656]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80042f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042f4:	4aa2      	ldr	r2, [pc, #648]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80042f6:	f043 0304 	orr.w	r3, r3, #4
 80042fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80042fe:	4ba0      	ldr	r3, [pc, #640]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004300:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800430c:	2301      	movs	r3, #1
 800430e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004312:	4b9c      	ldr	r3, [pc, #624]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 8004314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d119      	bne.n	8004352 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800431e:	4b99      	ldr	r3, [pc, #612]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 8004320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004322:	4a98      	ldr	r2, [pc, #608]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800432a:	f7fe ffff 	bl	800332c <HAL_GetTick>
 800432e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004330:	e009      	b.n	8004346 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004332:	f7fe fffb 	bl	800332c <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d902      	bls.n	8004346 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	f000 bc16 	b.w	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004346:	4b8f      	ldr	r3, [pc, #572]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 8004348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d0ef      	beq.n	8004332 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d05f      	beq.n	800441a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800435a:	4b89      	ldr	r3, [pc, #548]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800435c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004360:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699a      	ldr	r2, [r3, #24]
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800436c:	429a      	cmp	r2, r3
 800436e:	d037      	beq.n	80043e0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d006      	beq.n	8004388 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e3f4      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004388:	6a3b      	ldr	r3, [r7, #32]
 800438a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d01b      	beq.n	80043ca <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8004392:	4b7b      	ldr	r3, [pc, #492]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004394:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004398:	4a79      	ldr	r2, [pc, #484]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800439a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800439e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80043a2:	f7fe ffc3 	bl	800332c <HAL_GetTick>
 80043a6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043a8:	e008      	b.n	80043bc <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043aa:	f7fe ffbf 	bl	800332c <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b05      	cmp	r3, #5
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e3da      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043bc:	4b70      	ldr	r3, [pc, #448]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80043be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1ef      	bne.n	80043aa <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80043ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80043cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043d0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	4969      	ldr	r1, [pc, #420]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80043e0:	4b67      	ldr	r3, [pc, #412]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80043e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043e6:	4a66      	ldr	r2, [pc, #408]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 80043e8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80043f0:	f7fe ff9c 	bl	800332c <HAL_GetTick>
 80043f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f8:	f7fe ff98 	bl	800332c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b05      	cmp	r3, #5
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e3b3      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800440a:	4b5d      	ldr	r3, [pc, #372]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800440c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004410:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0ef      	beq.n	80043f8 <HAL_RCC_OscConfig+0x630>
 8004418:	e01b      	b.n	8004452 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800441a:	4b59      	ldr	r3, [pc, #356]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800441c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004420:	4a57      	ldr	r2, [pc, #348]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004422:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004426:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800442a:	f7fe ff7f 	bl	800332c <HAL_GetTick>
 800442e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004432:	f7fe ff7b 	bl	800332c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b05      	cmp	r3, #5
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e396      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004444:	4b4e      	ldr	r3, [pc, #312]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004446:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800444a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1ef      	bne.n	8004432 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004452:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004456:	2b01      	cmp	r3, #1
 8004458:	d107      	bne.n	800446a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800445a:	4b49      	ldr	r3, [pc, #292]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800445c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004460:	4a47      	ldr	r2, [pc, #284]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004462:	f023 0304 	bic.w	r3, r3, #4
 8004466:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b00      	cmp	r3, #0
 8004474:	f000 8111 	beq.w	800469a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004478:	2300      	movs	r3, #0
 800447a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800447e:	4b40      	ldr	r3, [pc, #256]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	d111      	bne.n	80044b0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800448c:	4b3c      	ldr	r3, [pc, #240]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800448e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004492:	4a3b      	ldr	r2, [pc, #236]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004494:	f043 0304 	orr.w	r3, r3, #4
 8004498:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800449c:	4b38      	ldr	r3, [pc, #224]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800449e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	613b      	str	r3, [r7, #16]
 80044a8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80044aa:	2301      	movs	r3, #1
 80044ac:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80044b0:	4b34      	ldr	r3, [pc, #208]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 80044b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d118      	bne.n	80044ee <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80044bc:	4b31      	ldr	r3, [pc, #196]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 80044be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c0:	4a30      	ldr	r2, [pc, #192]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044c8:	f7fe ff30 	bl	800332c <HAL_GetTick>
 80044cc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044d0:	f7fe ff2c 	bl	800332c <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e347      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80044e2:	4b28      	ldr	r3, [pc, #160]	@ (8004584 <HAL_RCC_OscConfig+0x7bc>)
 80044e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0f0      	beq.n	80044d0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d01f      	beq.n	800453a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 0304 	and.w	r3, r3, #4
 8004502:	2b00      	cmp	r3, #0
 8004504:	d010      	beq.n	8004528 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004506:	4b1e      	ldr	r3, [pc, #120]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004508:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800450c:	4a1c      	ldr	r2, [pc, #112]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800450e:	f043 0304 	orr.w	r3, r3, #4
 8004512:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004516:	4b1a      	ldr	r3, [pc, #104]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004518:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800451c:	4a18      	ldr	r2, [pc, #96]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800451e:	f043 0301 	orr.w	r3, r3, #1
 8004522:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004526:	e018      	b.n	800455a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004528:	4b15      	ldr	r3, [pc, #84]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800452a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800452e:	4a14      	ldr	r2, [pc, #80]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004530:	f043 0301 	orr.w	r3, r3, #1
 8004534:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004538:	e00f      	b.n	800455a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800453a:	4b11      	ldr	r3, [pc, #68]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800453c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004540:	4a0f      	ldr	r2, [pc, #60]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004542:	f023 0301 	bic.w	r3, r3, #1
 8004546:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800454a:	4b0d      	ldr	r3, [pc, #52]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 800454c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004550:	4a0b      	ldr	r2, [pc, #44]	@ (8004580 <HAL_RCC_OscConfig+0x7b8>)
 8004552:	f023 0304 	bic.w	r3, r3, #4
 8004556:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d057      	beq.n	8004612 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004562:	f7fe fee3 	bl	800332c <HAL_GetTick>
 8004566:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004568:	e00e      	b.n	8004588 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456a:	f7fe fedf 	bl	800332c <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004578:	4293      	cmp	r3, r2
 800457a:	d905      	bls.n	8004588 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e2f8      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
 8004580:	46020c00 	.word	0x46020c00
 8004584:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004588:	4b9c      	ldr	r3, [pc, #624]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800458a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0e9      	beq.n	800456a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d01b      	beq.n	80045da <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80045a2:	4b96      	ldr	r3, [pc, #600]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80045a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045a8:	4a94      	ldr	r2, [pc, #592]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80045aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80045b2:	e00a      	b.n	80045ca <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b4:	f7fe feba 	bl	800332c <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e2d3      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80045ca:	4b8c      	ldr	r3, [pc, #560]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80045cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0ed      	beq.n	80045b4 <HAL_RCC_OscConfig+0x7ec>
 80045d8:	e053      	b.n	8004682 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80045da:	4b88      	ldr	r3, [pc, #544]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80045dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045e0:	4a86      	ldr	r2, [pc, #536]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80045e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80045ea:	e00a      	b.n	8004602 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ec:	f7fe fe9e 	bl	800332c <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d901      	bls.n	8004602 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e2b7      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004602:	4b7e      	ldr	r3, [pc, #504]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004604:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004608:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1ed      	bne.n	80045ec <HAL_RCC_OscConfig+0x824>
 8004610:	e037      	b.n	8004682 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8004612:	f7fe fe8b 	bl	800332c <HAL_GetTick>
 8004616:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004618:	e00a      	b.n	8004630 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800461a:	f7fe fe87 	bl	800332c <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004628:	4293      	cmp	r3, r2
 800462a:	d901      	bls.n	8004630 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e2a0      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004630:	4b72      	ldr	r3, [pc, #456]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004632:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1ed      	bne.n	800461a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800463e:	4b6f      	ldr	r3, [pc, #444]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004648:	2b00      	cmp	r3, #0
 800464a:	d01a      	beq.n	8004682 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800464c:	4b6b      	ldr	r3, [pc, #428]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800464e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004652:	4a6a      	ldr	r2, [pc, #424]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004654:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004658:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800465c:	e00a      	b.n	8004674 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800465e:	f7fe fe65 	bl	800332c <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800466c:	4293      	cmp	r3, r2
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e27e      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004674:	4b61      	ldr	r3, [pc, #388]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004676:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800467a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1ed      	bne.n	800465e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004682:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004686:	2b01      	cmp	r3, #1
 8004688:	d107      	bne.n	800469a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468a:	4b5c      	ldr	r3, [pc, #368]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800468c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004690:	4a5a      	ldr	r2, [pc, #360]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004692:	f023 0304 	bic.w	r3, r3, #4
 8004696:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d036      	beq.n	8004714 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d019      	beq.n	80046e2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80046ae:	4b53      	ldr	r3, [pc, #332]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a52      	ldr	r2, [pc, #328]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80046b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80046b8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80046ba:	f7fe fe37 	bl	800332c <HAL_GetTick>
 80046be:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80046c0:	e008      	b.n	80046d4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046c2:	f7fe fe33 	bl	800332c <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e24e      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80046d4:	4b49      	ldr	r3, [pc, #292]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0f0      	beq.n	80046c2 <HAL_RCC_OscConfig+0x8fa>
 80046e0:	e018      	b.n	8004714 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80046e2:	4b46      	ldr	r3, [pc, #280]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a45      	ldr	r2, [pc, #276]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80046e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046ec:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80046ee:	f7fe fe1d 	bl	800332c <HAL_GetTick>
 80046f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80046f4:	e008      	b.n	8004708 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046f6:	f7fe fe19 	bl	800332c <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e234      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004708:	4b3c      	ldr	r3, [pc, #240]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1f0      	bne.n	80046f6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471c:	2b00      	cmp	r3, #0
 800471e:	d036      	beq.n	800478e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004724:	2b00      	cmp	r3, #0
 8004726:	d019      	beq.n	800475c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004728:	4b34      	ldr	r3, [pc, #208]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a33      	ldr	r2, [pc, #204]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800472e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004732:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004734:	f7fe fdfa 	bl	800332c <HAL_GetTick>
 8004738:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800473c:	f7fe fdf6 	bl	800332c <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e211      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800474e:	4b2b      	ldr	r3, [pc, #172]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0f0      	beq.n	800473c <HAL_RCC_OscConfig+0x974>
 800475a:	e018      	b.n	800478e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800475c:	4b27      	ldr	r3, [pc, #156]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a26      	ldr	r2, [pc, #152]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004766:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004768:	f7fe fde0 	bl	800332c <HAL_GetTick>
 800476c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004770:	f7fe fddc 	bl	800332c <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e1f7      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004782:	4b1e      	ldr	r3, [pc, #120]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004796:	2b00      	cmp	r3, #0
 8004798:	d07f      	beq.n	800489a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d062      	beq.n	8004868 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80047a2:	4b16      	ldr	r3, [pc, #88]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	4a15      	ldr	r2, [pc, #84]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047ac:	6093      	str	r3, [r2, #8]
 80047ae:	4b13      	ldr	r3, [pc, #76]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	4910      	ldr	r1, [pc, #64]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80047c8:	d309      	bcc.n	80047de <HAL_RCC_OscConfig+0xa16>
 80047ca:	4b0c      	ldr	r3, [pc, #48]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	f023 021f 	bic.w	r2, r3, #31
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	4909      	ldr	r1, [pc, #36]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	60cb      	str	r3, [r1, #12]
 80047dc:	e02a      	b.n	8004834 <HAL_RCC_OscConfig+0xa6c>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	da0c      	bge.n	8004800 <HAL_RCC_OscConfig+0xa38>
 80047e6:	4b05      	ldr	r3, [pc, #20]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	015b      	lsls	r3, r3, #5
 80047f4:	4901      	ldr	r1, [pc, #4]	@ (80047fc <HAL_RCC_OscConfig+0xa34>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	60cb      	str	r3, [r1, #12]
 80047fa:	e01b      	b.n	8004834 <HAL_RCC_OscConfig+0xa6c>
 80047fc:	46020c00 	.word	0x46020c00
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004808:	d30a      	bcc.n	8004820 <HAL_RCC_OscConfig+0xa58>
 800480a:	4ba1      	ldr	r3, [pc, #644]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	029b      	lsls	r3, r3, #10
 8004818:	499d      	ldr	r1, [pc, #628]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800481a:	4313      	orrs	r3, r2
 800481c:	60cb      	str	r3, [r1, #12]
 800481e:	e009      	b.n	8004834 <HAL_RCC_OscConfig+0xa6c>
 8004820:	4b9b      	ldr	r3, [pc, #620]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	03db      	lsls	r3, r3, #15
 800482e:	4998      	ldr	r1, [pc, #608]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004830:	4313      	orrs	r3, r2
 8004832:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004834:	4b96      	ldr	r3, [pc, #600]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a95      	ldr	r2, [pc, #596]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800483a:	f043 0310 	orr.w	r3, r3, #16
 800483e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004840:	f7fe fd74 	bl	800332c <HAL_GetTick>
 8004844:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004848:	f7fe fd70 	bl	800332c <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e18b      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800485a:	4b8d      	ldr	r3, [pc, #564]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0f0      	beq.n	8004848 <HAL_RCC_OscConfig+0xa80>
 8004866:	e018      	b.n	800489a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004868:	4b89      	ldr	r3, [pc, #548]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a88      	ldr	r2, [pc, #544]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800486e:	f023 0310 	bic.w	r3, r3, #16
 8004872:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004874:	f7fe fd5a 	bl	800332c <HAL_GetTick>
 8004878:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800487c:	f7fe fd56 	bl	800332c <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e171      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800488e:	4b80      	ldr	r3, [pc, #512]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 8166 	beq.w	8004b70 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80048a4:	2300      	movs	r3, #0
 80048a6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048aa:	4b79      	ldr	r3, [pc, #484]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	f003 030c 	and.w	r3, r3, #12
 80048b2:	2b0c      	cmp	r3, #12
 80048b4:	f000 80f2 	beq.w	8004a9c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048bc:	2b02      	cmp	r3, #2
 80048be:	f040 80c5 	bne.w	8004a4c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80048c2:	4b73      	ldr	r3, [pc, #460]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a72      	ldr	r2, [pc, #456]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80048c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048cc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80048ce:	f7fe fd2d 	bl	800332c <HAL_GetTick>
 80048d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80048d4:	e008      	b.n	80048e8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d6:	f7fe fd29 	bl	800332c <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e144      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80048e8:	4b69      	ldr	r3, [pc, #420]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1f0      	bne.n	80048d6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048f4:	4b66      	ldr	r3, [pc, #408]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80048f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048fa:	f003 0304 	and.w	r3, r3, #4
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d111      	bne.n	8004926 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004902:	4b63      	ldr	r3, [pc, #396]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004904:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004908:	4a61      	ldr	r2, [pc, #388]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800490a:	f043 0304 	orr.w	r3, r3, #4
 800490e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004912:	4b5f      	ldr	r3, [pc, #380]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004914:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004918:	f003 0304 	and.w	r3, r3, #4
 800491c:	60fb      	str	r3, [r7, #12]
 800491e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004920:	2301      	movs	r3, #1
 8004922:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004926:	4b5b      	ldr	r3, [pc, #364]	@ (8004a94 <HAL_RCC_OscConfig+0xccc>)
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800492e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004932:	d102      	bne.n	800493a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004934:	2301      	movs	r3, #1
 8004936:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800493a:	4b56      	ldr	r3, [pc, #344]	@ (8004a94 <HAL_RCC_OscConfig+0xccc>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	4a55      	ldr	r2, [pc, #340]	@ (8004a94 <HAL_RCC_OscConfig+0xccc>)
 8004940:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004944:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004946:	4b52      	ldr	r3, [pc, #328]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800494e:	f023 0303 	bic.w	r3, r3, #3
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800495a:	3a01      	subs	r2, #1
 800495c:	0212      	lsls	r2, r2, #8
 800495e:	4311      	orrs	r1, r2
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004964:	430a      	orrs	r2, r1
 8004966:	494a      	ldr	r1, [pc, #296]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004968:	4313      	orrs	r3, r2
 800496a:	628b      	str	r3, [r1, #40]	@ 0x28
 800496c:	4b48      	ldr	r3, [pc, #288]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 800496e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004970:	4b49      	ldr	r3, [pc, #292]	@ (8004a98 <HAL_RCC_OscConfig+0xcd0>)
 8004972:	4013      	ands	r3, r2
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004978:	3a01      	subs	r2, #1
 800497a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004982:	3a01      	subs	r2, #1
 8004984:	0252      	lsls	r2, r2, #9
 8004986:	b292      	uxth	r2, r2
 8004988:	4311      	orrs	r1, r2
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800498e:	3a01      	subs	r2, #1
 8004990:	0412      	lsls	r2, r2, #16
 8004992:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004996:	4311      	orrs	r1, r2
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800499c:	3a01      	subs	r2, #1
 800499e:	0612      	lsls	r2, r2, #24
 80049a0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80049a4:	430a      	orrs	r2, r1
 80049a6:	493a      	ldr	r1, [pc, #232]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80049ac:	4b38      	ldr	r3, [pc, #224]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b0:	4a37      	ldr	r2, [pc, #220]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049b2:	f023 0310 	bic.w	r3, r3, #16
 80049b6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049bc:	4a34      	ldr	r2, [pc, #208]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80049c2:	4b33      	ldr	r3, [pc, #204]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c6:	4a32      	ldr	r2, [pc, #200]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049c8:	f043 0310 	orr.w	r3, r3, #16
 80049cc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80049ce:	4b30      	ldr	r3, [pc, #192]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d2:	f023 020c 	bic.w	r2, r3, #12
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049da:	492d      	ldr	r1, [pc, #180]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80049e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d105      	bne.n	80049f4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80049e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004a94 <HAL_RCC_OscConfig+0xccc>)
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	4a29      	ldr	r2, [pc, #164]	@ (8004a94 <HAL_RCC_OscConfig+0xccc>)
 80049ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049f2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80049f4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d107      	bne.n	8004a0c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80049fc:	4b24      	ldr	r3, [pc, #144]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 80049fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a02:	4a23      	ldr	r2, [pc, #140]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a04:	f023 0304 	bic.w	r3, r3, #4
 8004a08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8004a0c:	4b20      	ldr	r3, [pc, #128]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a1f      	ldr	r2, [pc, #124]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a16:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004a18:	f7fe fc88 	bl	800332c <HAL_GetTick>
 8004a1c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a20:	f7fe fc84 	bl	800332c <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e09f      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004a32:	4b17      	ldr	r3, [pc, #92]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f0      	beq.n	8004a20 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004a3e:	4b14      	ldr	r3, [pc, #80]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a42:	4a13      	ldr	r2, [pc, #76]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a48:	6293      	str	r3, [r2, #40]	@ 0x28
 8004a4a:	e091      	b.n	8004b70 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004a4c:	4b10      	ldr	r3, [pc, #64]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0f      	ldr	r2, [pc, #60]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a56:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004a58:	f7fe fc68 	bl	800332c <HAL_GetTick>
 8004a5c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a60:	f7fe fc64 	bl	800332c <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e07f      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a72:	4b07      	ldr	r3, [pc, #28]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1f0      	bne.n	8004a60 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004a7e:	4b04      	ldr	r3, [pc, #16]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a82:	4a03      	ldr	r2, [pc, #12]	@ (8004a90 <HAL_RCC_OscConfig+0xcc8>)
 8004a84:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004a88:	f023 0303 	bic.w	r3, r3, #3
 8004a8c:	6293      	str	r3, [r2, #40]	@ 0x28
 8004a8e:	e06f      	b.n	8004b70 <HAL_RCC_OscConfig+0xda8>
 8004a90:	46020c00 	.word	0x46020c00
 8004a94:	46020800 	.word	0x46020800
 8004a98:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004a9c:	4b37      	ldr	r3, [pc, #220]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004aa2:	4b36      	ldr	r3, [pc, #216]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d039      	beq.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	f003 0203 	and.w	r2, r3, #3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d132      	bne.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	0a1b      	lsrs	r3, r3, #8
 8004ac2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aca:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d129      	bne.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d122      	bne.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ae8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d11a      	bne.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	0a5b      	lsrs	r3, r3, #9
 8004af2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004afa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d111      	bne.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	0c1b      	lsrs	r3, r3, #16
 8004b04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b0c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d108      	bne.n	8004b24 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	0e1b      	lsrs	r3, r3, #24
 8004b16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d001      	beq.n	8004b28 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e024      	b.n	8004b72 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004b28:	4b14      	ldr	r3, [pc, #80]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2c:	08db      	lsrs	r3, r3, #3
 8004b2e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d01a      	beq.n	8004b70 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004b3a:	4b10      	ldr	r3, [pc, #64]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004b40:	f023 0310 	bic.w	r3, r3, #16
 8004b44:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b46:	f7fe fbf1 	bl	800332c <HAL_GetTick>
 8004b4a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004b4c:	bf00      	nop
 8004b4e:	f7fe fbed 	bl	800332c <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d0f9      	beq.n	8004b4e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b5e:	4a07      	ldr	r2, [pc, #28]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004b64:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b68:	4a04      	ldr	r2, [pc, #16]	@ (8004b7c <HAL_RCC_OscConfig+0xdb4>)
 8004b6a:	f043 0310 	orr.w	r3, r3, #16
 8004b6e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3738      	adds	r7, #56	@ 0x38
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	46020c00 	.word	0x46020c00

08004b80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b086      	sub	sp, #24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d101      	bne.n	8004b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e1d9      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b94:	4b9b      	ldr	r3, [pc, #620]	@ (8004e04 <HAL_RCC_ClockConfig+0x284>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 030f 	and.w	r3, r3, #15
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d910      	bls.n	8004bc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ba2:	4b98      	ldr	r3, [pc, #608]	@ (8004e04 <HAL_RCC_ClockConfig+0x284>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f023 020f 	bic.w	r2, r3, #15
 8004baa:	4996      	ldr	r1, [pc, #600]	@ (8004e04 <HAL_RCC_ClockConfig+0x284>)
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bb2:	4b94      	ldr	r3, [pc, #592]	@ (8004e04 <HAL_RCC_ClockConfig+0x284>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 030f 	and.w	r3, r3, #15
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d001      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e1c1      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d010      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	695a      	ldr	r2, [r3, #20]
 8004bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d908      	bls.n	8004bf2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004be0:	4b89      	ldr	r3, [pc, #548]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	4986      	ldr	r1, [pc, #536]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0308 	and.w	r3, r3, #8
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d012      	beq.n	8004c24 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691a      	ldr	r2, [r3, #16]
 8004c02:	4b81      	ldr	r3, [pc, #516]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	091b      	lsrs	r3, r3, #4
 8004c08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d909      	bls.n	8004c24 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004c10:	4b7d      	ldr	r3, [pc, #500]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c12:	6a1b      	ldr	r3, [r3, #32]
 8004c14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	011b      	lsls	r3, r3, #4
 8004c1e:	497a      	ldr	r1, [pc, #488]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d010      	beq.n	8004c52 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68da      	ldr	r2, [r3, #12]
 8004c34:	4b74      	ldr	r3, [pc, #464]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d908      	bls.n	8004c52 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004c40:	4b71      	ldr	r3, [pc, #452]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	496e      	ldr	r1, [pc, #440]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0302 	and.w	r3, r3, #2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d010      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	4b69      	ldr	r3, [pc, #420]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d908      	bls.n	8004c80 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004c6e:	4b66      	ldr	r3, [pc, #408]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	f023 020f 	bic.w	r2, r3, #15
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	4963      	ldr	r1, [pc, #396]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 80d2 	beq.w	8004e32 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d143      	bne.n	8004d22 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c9a:	4b5b      	ldr	r3, [pc, #364]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d110      	bne.n	8004cca <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004ca8:	4b57      	ldr	r3, [pc, #348]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cae:	4a56      	ldr	r2, [pc, #344]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004cb0:	f043 0304 	orr.w	r3, r3, #4
 8004cb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004cb8:	4b53      	ldr	r3, [pc, #332]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004cca:	f7fe fb2f 	bl	800332c <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004cd0:	4b4e      	ldr	r3, [pc, #312]	@ (8004e0c <HAL_RCC_ClockConfig+0x28c>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00f      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004cdc:	e008      	b.n	8004cf0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004cde:	f7fe fb25 	bl	800332c <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e12b      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004cf0:	4b46      	ldr	r3, [pc, #280]	@ (8004e0c <HAL_RCC_ClockConfig+0x28c>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d0f0      	beq.n	8004cde <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004cfc:	7dfb      	ldrb	r3, [r7, #23]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d107      	bne.n	8004d12 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004d02:	4b41      	ldr	r3, [pc, #260]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d08:	4a3f      	ldr	r2, [pc, #252]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d0a:	f023 0304 	bic.w	r3, r3, #4
 8004d0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004d12:	4b3d      	ldr	r3, [pc, #244]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d121      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e112      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d107      	bne.n	8004d3a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d2a:	4b37      	ldr	r3, [pc, #220]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d115      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e106      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d107      	bne.n	8004d52 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004d42:	4b31      	ldr	r3, [pc, #196]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0304 	and.w	r3, r3, #4
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d109      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e0fa      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d52:	4b2d      	ldr	r3, [pc, #180]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e0f2      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004d62:	4b29      	ldr	r3, [pc, #164]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d64:	69db      	ldr	r3, [r3, #28]
 8004d66:	f023 0203 	bic.w	r2, r3, #3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	4926      	ldr	r1, [pc, #152]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004d74:	f7fe fada 	bl	800332c <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b03      	cmp	r3, #3
 8004d80:	d112      	bne.n	8004da8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d82:	e00a      	b.n	8004d9a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d84:	f7fe fad2 	bl	800332c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e0d6      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d9a:	4b1b      	ldr	r3, [pc, #108]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b0c      	cmp	r3, #12
 8004da4:	d1ee      	bne.n	8004d84 <HAL_RCC_ClockConfig+0x204>
 8004da6:	e044      	b.n	8004e32 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d112      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004db0:	e00a      	b.n	8004dc8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004db2:	f7fe fabb 	bl	800332c <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e0bf      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	f003 030c 	and.w	r3, r3, #12
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	d1ee      	bne.n	8004db2 <HAL_RCC_ClockConfig+0x232>
 8004dd4:	e02d      	b.n	8004e32 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d123      	bne.n	8004e26 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004dde:	e00a      	b.n	8004df6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004de0:	f7fe faa4 	bl	800332c <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e0a8      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004df6:	4b04      	ldr	r3, [pc, #16]	@ (8004e08 <HAL_RCC_ClockConfig+0x288>)
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	f003 030c 	and.w	r3, r3, #12
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1ee      	bne.n	8004de0 <HAL_RCC_ClockConfig+0x260>
 8004e02:	e016      	b.n	8004e32 <HAL_RCC_ClockConfig+0x2b2>
 8004e04:	40022000 	.word	0x40022000
 8004e08:	46020c00 	.word	0x46020c00
 8004e0c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e10:	f7fe fa8c 	bl	800332c <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e090      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e26:	4b4a      	ldr	r3, [pc, #296]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	f003 030c 	and.w	r3, r3, #12
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d1ee      	bne.n	8004e10 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d010      	beq.n	8004e60 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	4b43      	ldr	r3, [pc, #268]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	f003 030f 	and.w	r3, r3, #15
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d208      	bcs.n	8004e60 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004e4e:	4b40      	ldr	r3, [pc, #256]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f023 020f 	bic.w	r2, r3, #15
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	493d      	ldr	r1, [pc, #244]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e60:	4b3c      	ldr	r3, [pc, #240]	@ (8004f54 <HAL_RCC_ClockConfig+0x3d4>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 030f 	and.w	r3, r3, #15
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d210      	bcs.n	8004e90 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e6e:	4b39      	ldr	r3, [pc, #228]	@ (8004f54 <HAL_RCC_ClockConfig+0x3d4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f023 020f 	bic.w	r2, r3, #15
 8004e76:	4937      	ldr	r1, [pc, #220]	@ (8004f54 <HAL_RCC_ClockConfig+0x3d4>)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e7e:	4b35      	ldr	r3, [pc, #212]	@ (8004f54 <HAL_RCC_ClockConfig+0x3d4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 030f 	and.w	r3, r3, #15
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d001      	beq.n	8004e90 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e05b      	b.n	8004f48 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d010      	beq.n	8004ebe <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d208      	bcs.n	8004ebe <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004eac:	4b28      	ldr	r3, [pc, #160]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	4925      	ldr	r1, [pc, #148]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0308 	and.w	r3, r3, #8
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d012      	beq.n	8004ef0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	4b20      	ldr	r3, [pc, #128]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	091b      	lsrs	r3, r3, #4
 8004ed4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d209      	bcs.n	8004ef0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004edc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	4919      	ldr	r1, [pc, #100]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0310 	and.w	r3, r3, #16
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d010      	beq.n	8004f1e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	695a      	ldr	r2, [r3, #20]
 8004f00:	4b13      	ldr	r3, [pc, #76]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d208      	bcs.n	8004f1e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004f0c:	4b10      	ldr	r3, [pc, #64]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	490d      	ldr	r1, [pc, #52]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004f1e:	f000 f821 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8004f22:	4602      	mov	r2, r0
 8004f24:	4b0a      	ldr	r3, [pc, #40]	@ (8004f50 <HAL_RCC_ClockConfig+0x3d0>)
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	f003 030f 	and.w	r3, r3, #15
 8004f2c:	490a      	ldr	r1, [pc, #40]	@ (8004f58 <HAL_RCC_ClockConfig+0x3d8>)
 8004f2e:	5ccb      	ldrb	r3, [r1, r3]
 8004f30:	fa22 f303 	lsr.w	r3, r2, r3
 8004f34:	4a09      	ldr	r2, [pc, #36]	@ (8004f5c <HAL_RCC_ClockConfig+0x3dc>)
 8004f36:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004f38:	4b09      	ldr	r3, [pc, #36]	@ (8004f60 <HAL_RCC_ClockConfig+0x3e0>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7fe f96b 	bl	8003218 <HAL_InitTick>
 8004f42:	4603      	mov	r3, r0
 8004f44:	73fb      	strb	r3, [r7, #15]

  return status;
 8004f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	46020c00 	.word	0x46020c00
 8004f54:	40022000 	.word	0x40022000
 8004f58:	0800e0e0 	.word	0x0800e0e0
 8004f5c:	20000004 	.word	0x20000004
 8004f60:	20000008 	.word	0x20000008

08004f64 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b08b      	sub	sp, #44	@ 0x2c
 8004f68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f72:	4b78      	ldr	r3, [pc, #480]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	f003 030c 	and.w	r3, r3, #12
 8004f7a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f7c:	4b75      	ldr	r3, [pc, #468]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d005      	beq.n	8004f98 <HAL_RCC_GetSysClockFreq+0x34>
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	2b0c      	cmp	r3, #12
 8004f90:	d121      	bne.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d11e      	bne.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004f98:	4b6e      	ldr	r3, [pc, #440]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d107      	bne.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004fa4:	4b6b      	ldr	r3, [pc, #428]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fa6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004faa:	0b1b      	lsrs	r3, r3, #12
 8004fac:	f003 030f 	and.w	r3, r3, #15
 8004fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb2:	e005      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004fb4:	4b67      	ldr	r3, [pc, #412]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	0f1b      	lsrs	r3, r3, #28
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004fc0:	4a65      	ldr	r2, [pc, #404]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d110      	bne.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fd4:	e00d      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fd6:	4b5f      	ldr	r3, [pc, #380]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	f003 030c 	and.w	r3, r3, #12
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d102      	bne.n	8004fe8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fe2:	4b5e      	ldr	r3, [pc, #376]	@ (800515c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004fe4:	623b      	str	r3, [r7, #32]
 8004fe6:	e004      	b.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	2b08      	cmp	r3, #8
 8004fec:	d101      	bne.n	8004ff2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fee:	4b5b      	ldr	r3, [pc, #364]	@ (800515c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004ff0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	2b0c      	cmp	r3, #12
 8004ff6:	f040 80a5 	bne.w	8005144 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004ffa:	4b56      	ldr	r3, [pc, #344]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffe:	f003 0303 	and.w	r3, r3, #3
 8005002:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005004:	4b53      	ldr	r3, [pc, #332]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005008:	0a1b      	lsrs	r3, r3, #8
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	3301      	adds	r3, #1
 8005010:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005012:	4b50      	ldr	r3, [pc, #320]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	091b      	lsrs	r3, r3, #4
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800501e:	4b4d      	ldr	r3, [pc, #308]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005022:	08db      	lsrs	r3, r3, #3
 8005024:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	fb02 f303 	mul.w	r3, r2, r3
 800502e:	ee07 3a90 	vmov	s15, r3
 8005032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005036:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	2b02      	cmp	r3, #2
 800503e:	d003      	beq.n	8005048 <HAL_RCC_GetSysClockFreq+0xe4>
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	2b03      	cmp	r3, #3
 8005044:	d022      	beq.n	800508c <HAL_RCC_GetSysClockFreq+0x128>
 8005046:	e043      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005052:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005160 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800505a:	4b3e      	ldr	r3, [pc, #248]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800505c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800506a:	ed97 6a01 	vldr	s12, [r7, #4]
 800506e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005164 <HAL_RCC_GetSysClockFreq+0x200>
 8005072:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005076:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800507a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800507e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005086:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800508a:	e046      	b.n	800511a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	ee07 3a90 	vmov	s15, r3
 8005092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005096:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005160 <HAL_RCC_GetSysClockFreq+0x1fc>
 800509a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800509e:	4b2d      	ldr	r3, [pc, #180]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80050a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050ae:	ed97 6a01 	vldr	s12, [r7, #4]
 80050b2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005164 <HAL_RCC_GetSysClockFreq+0x200>
 80050b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050ce:	e024      	b.n	800511a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d2:	ee07 3a90 	vmov	s15, r3
 80050d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	ee07 3a90 	vmov	s15, r3
 80050e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80050ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f0:	ee07 3a90 	vmov	s15, r3
 80050f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050f8:	ed97 6a01 	vldr	s12, [r7, #4]
 80050fc:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005164 <HAL_RCC_GetSysClockFreq+0x200>
 8005100:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005104:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005108:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800510c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005114:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005118:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800511a:	4b0e      	ldr	r3, [pc, #56]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800511c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511e:	0e1b      	lsrs	r3, r3, #24
 8005120:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005124:	3301      	adds	r3, #1
 8005126:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	ee07 3a90 	vmov	s15, r3
 800512e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005132:	edd7 6a07 	vldr	s13, [r7, #28]
 8005136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800513a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800513e:	ee17 3a90 	vmov	r3, s15
 8005142:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005144:	6a3b      	ldr	r3, [r7, #32]
}
 8005146:	4618      	mov	r0, r3
 8005148:	372c      	adds	r7, #44	@ 0x2c
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	46020c00 	.word	0x46020c00
 8005158:	0800e0f8 	.word	0x0800e0f8
 800515c:	00f42400 	.word	0x00f42400
 8005160:	4b742400 	.word	0x4b742400
 8005164:	46000000 	.word	0x46000000

08005168 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800516c:	f7ff fefa 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8005170:	4602      	mov	r2, r0
 8005172:	4b07      	ldr	r3, [pc, #28]	@ (8005190 <HAL_RCC_GetHCLKFreq+0x28>)
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	4906      	ldr	r1, [pc, #24]	@ (8005194 <HAL_RCC_GetHCLKFreq+0x2c>)
 800517c:	5ccb      	ldrb	r3, [r1, r3]
 800517e:	fa22 f303 	lsr.w	r3, r2, r3
 8005182:	4a05      	ldr	r2, [pc, #20]	@ (8005198 <HAL_RCC_GetHCLKFreq+0x30>)
 8005184:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005186:	4b04      	ldr	r3, [pc, #16]	@ (8005198 <HAL_RCC_GetHCLKFreq+0x30>)
 8005188:	681b      	ldr	r3, [r3, #0]
}
 800518a:	4618      	mov	r0, r3
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	46020c00 	.word	0x46020c00
 8005194:	0800e0e0 	.word	0x0800e0e0
 8005198:	20000004 	.word	0x20000004

0800519c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80051a0:	f7ff ffe2 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 80051a4:	4602      	mov	r2, r0
 80051a6:	4b05      	ldr	r3, [pc, #20]	@ (80051bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	091b      	lsrs	r3, r3, #4
 80051ac:	f003 0307 	and.w	r3, r3, #7
 80051b0:	4903      	ldr	r1, [pc, #12]	@ (80051c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051b2:	5ccb      	ldrb	r3, [r1, r3]
 80051b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	46020c00 	.word	0x46020c00
 80051c0:	0800e0f0 	.word	0x0800e0f0

080051c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80051c8:	f7ff ffce 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 80051cc:	4602      	mov	r2, r0
 80051ce:	4b05      	ldr	r3, [pc, #20]	@ (80051e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	0a1b      	lsrs	r3, r3, #8
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	4903      	ldr	r1, [pc, #12]	@ (80051e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051da:	5ccb      	ldrb	r3, [r1, r3]
 80051dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	46020c00 	.word	0x46020c00
 80051e8:	0800e0f0 	.word	0x0800e0f0

080051ec <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80051f0:	f7ff ffba 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 80051f4:	4602      	mov	r2, r0
 80051f6:	4b05      	ldr	r3, [pc, #20]	@ (800520c <HAL_RCC_GetPCLK3Freq+0x20>)
 80051f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fa:	091b      	lsrs	r3, r3, #4
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	4903      	ldr	r1, [pc, #12]	@ (8005210 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005202:	5ccb      	ldrb	r3, [r1, r3]
 8005204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005208:	4618      	mov	r0, r3
 800520a:	bd80      	pop	{r7, pc}
 800520c:	46020c00 	.word	0x46020c00
 8005210:	0800e0f0 	.word	0x0800e0f0

08005214 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800521c:	4b3e      	ldr	r3, [pc, #248]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800521e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005222:	f003 0304 	and.w	r3, r3, #4
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800522a:	f7fe fdbf 	bl	8003dac <HAL_PWREx_GetVoltageRange>
 800522e:	6178      	str	r0, [r7, #20]
 8005230:	e019      	b.n	8005266 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005232:	4b39      	ldr	r3, [pc, #228]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005234:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005238:	4a37      	ldr	r2, [pc, #220]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800523a:	f043 0304 	orr.w	r3, r3, #4
 800523e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005242:	4b35      	ldr	r3, [pc, #212]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005244:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005248:	f003 0304 	and.w	r3, r3, #4
 800524c:	60fb      	str	r3, [r7, #12]
 800524e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005250:	f7fe fdac 	bl	8003dac <HAL_PWREx_GetVoltageRange>
 8005254:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005256:	4b30      	ldr	r3, [pc, #192]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005258:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800525c:	4a2e      	ldr	r2, [pc, #184]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800525e:	f023 0304 	bic.w	r3, r3, #4
 8005262:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800526c:	d003      	beq.n	8005276 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005274:	d109      	bne.n	800528a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800527c:	d202      	bcs.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800527e:	2301      	movs	r3, #1
 8005280:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005282:	e033      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005284:	2300      	movs	r3, #0
 8005286:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005288:	e030      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005290:	d208      	bcs.n	80052a4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005298:	d102      	bne.n	80052a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800529a:	2303      	movs	r3, #3
 800529c:	613b      	str	r3, [r7, #16]
 800529e:	e025      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e035      	b.n	8005310 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052aa:	d90f      	bls.n	80052cc <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d109      	bne.n	80052c6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80052b8:	d902      	bls.n	80052c0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80052ba:	2300      	movs	r3, #0
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	e015      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80052c0:	2301      	movs	r3, #1
 80052c2:	613b      	str	r3, [r7, #16]
 80052c4:	e012      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80052c6:	2300      	movs	r3, #0
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	e00f      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052d2:	d109      	bne.n	80052e8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052da:	d102      	bne.n	80052e2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80052dc:	2301      	movs	r3, #1
 80052de:	613b      	str	r3, [r7, #16]
 80052e0:	e004      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80052e2:	2302      	movs	r3, #2
 80052e4:	613b      	str	r3, [r7, #16]
 80052e6:	e001      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80052e8:	2301      	movs	r3, #1
 80052ea:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052ec:	4b0b      	ldr	r3, [pc, #44]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f023 020f 	bic.w	r2, r3, #15
 80052f4:	4909      	ldr	r1, [pc, #36]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80052fc:	4b07      	ldr	r3, [pc, #28]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 030f 	and.w	r3, r3, #15
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	429a      	cmp	r2, r3
 8005308:	d001      	beq.n	800530e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e000      	b.n	8005310 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	46020c00 	.word	0x46020c00
 800531c:	40022000 	.word	0x40022000

08005320 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005324:	b0b6      	sub	sp, #216	@ 0xd8
 8005326:	af00      	add	r7, sp, #0
 8005328:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800532c:	2300      	movs	r3, #0
 800532e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005332:	2300      	movs	r3, #0
 8005334:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005338:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800533c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005340:	f002 0401 	and.w	r4, r2, #1
 8005344:	2500      	movs	r5, #0
 8005346:	ea54 0305 	orrs.w	r3, r4, r5
 800534a:	d00b      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800534c:	4bc5      	ldr	r3, [pc, #788]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800534e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005352:	f023 0103 	bic.w	r1, r3, #3
 8005356:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800535a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800535c:	4ac1      	ldr	r2, [pc, #772]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800535e:	430b      	orrs	r3, r1
 8005360:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005364:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536c:	f002 0804 	and.w	r8, r2, #4
 8005370:	f04f 0900 	mov.w	r9, #0
 8005374:	ea58 0309 	orrs.w	r3, r8, r9
 8005378:	d00b      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800537a:	4bba      	ldr	r3, [pc, #744]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800537c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005380:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005384:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538a:	4ab6      	ldr	r2, [pc, #728]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800538c:	430b      	orrs	r3, r1
 800538e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539a:	f002 0a08 	and.w	sl, r2, #8
 800539e:	f04f 0b00 	mov.w	fp, #0
 80053a2:	ea5a 030b 	orrs.w	r3, sl, fp
 80053a6:	d00b      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80053a8:	4bae      	ldr	r3, [pc, #696]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80053aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80053b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b8:	4aaa      	ldr	r2, [pc, #680]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80053ba:	430b      	orrs	r3, r1
 80053bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c8:	f002 0310 	and.w	r3, r2, #16
 80053cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053d0:	2300      	movs	r3, #0
 80053d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80053d6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80053da:	460b      	mov	r3, r1
 80053dc:	4313      	orrs	r3, r2
 80053de:	d00b      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80053e0:	4ba0      	ldr	r3, [pc, #640]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80053e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f0:	4a9c      	ldr	r2, [pc, #624]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80053f2:	430b      	orrs	r3, r1
 80053f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005400:	f002 0320 	and.w	r3, r2, #32
 8005404:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005408:	2300      	movs	r3, #0
 800540a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800540e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005412:	460b      	mov	r3, r1
 8005414:	4313      	orrs	r3, r2
 8005416:	d00b      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005418:	4b92      	ldr	r3, [pc, #584]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800541a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800541e:	f023 0107 	bic.w	r1, r3, #7
 8005422:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005428:	4a8e      	ldr	r2, [pc, #568]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800542a:	430b      	orrs	r3, r1
 800542c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005430:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800543c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005440:	2300      	movs	r3, #0
 8005442:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005446:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800544a:	460b      	mov	r3, r1
 800544c:	4313      	orrs	r3, r2
 800544e:	d00b      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005450:	4b84      	ldr	r3, [pc, #528]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005456:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800545a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800545e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005460:	4a80      	ldr	r2, [pc, #512]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005462:	430b      	orrs	r3, r1
 8005464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005468:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800546c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005470:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005474:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005478:	2300      	movs	r3, #0
 800547a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800547e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005482:	460b      	mov	r3, r1
 8005484:	4313      	orrs	r3, r2
 8005486:	d00b      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005488:	4b76      	ldr	r3, [pc, #472]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800548a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800548e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005492:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005496:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005498:	4a72      	ldr	r2, [pc, #456]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800549a:	430b      	orrs	r3, r1
 800549c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80054ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80054b0:	2300      	movs	r3, #0
 80054b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054b6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80054ba:	460b      	mov	r3, r1
 80054bc:	4313      	orrs	r3, r2
 80054be:	d00b      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80054c0:	4b68      	ldr	r3, [pc, #416]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80054c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80054ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054d0:	4a64      	ldr	r2, [pc, #400]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80054d2:	430b      	orrs	r3, r1
 80054d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80054e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054e8:	2300      	movs	r3, #0
 80054ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054ee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80054f2:	460b      	mov	r3, r1
 80054f4:	4313      	orrs	r3, r2
 80054f6:	d00b      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80054f8:	4b5a      	ldr	r3, [pc, #360]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80054fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054fe:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005502:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005508:	4a56      	ldr	r2, [pc, #344]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800550a:	430b      	orrs	r3, r1
 800550c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005510:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005518:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800551c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005520:	2300      	movs	r3, #0
 8005522:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005526:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800552a:	460b      	mov	r3, r1
 800552c:	4313      	orrs	r3, r2
 800552e:	d00b      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005530:	4b4c      	ldr	r3, [pc, #304]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005532:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005536:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800553a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800553e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005540:	4a48      	ldr	r2, [pc, #288]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005542:	430b      	orrs	r3, r1
 8005544:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005548:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005554:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005558:	2300      	movs	r3, #0
 800555a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800555e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005562:	460b      	mov	r3, r1
 8005564:	4313      	orrs	r3, r2
 8005566:	d00b      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005568:	4b3e      	ldr	r3, [pc, #248]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800556a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800556e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005572:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005576:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005578:	4a3a      	ldr	r2, [pc, #232]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800557a:	430b      	orrs	r3, r1
 800557c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005580:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005588:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800558c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800558e:	2300      	movs	r3, #0
 8005590:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005592:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005596:	460b      	mov	r3, r1
 8005598:	4313      	orrs	r3, r2
 800559a:	d00b      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800559c:	4b31      	ldr	r3, [pc, #196]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800559e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055ac:	4a2d      	ldr	r2, [pc, #180]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80055ae:	430b      	orrs	r3, r1
 80055b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80055c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80055c2:	2300      	movs	r3, #0
 80055c4:	677b      	str	r3, [r7, #116]	@ 0x74
 80055c6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80055ca:	460b      	mov	r3, r1
 80055cc:	4313      	orrs	r3, r2
 80055ce:	d04f      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80055d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055d8:	2b80      	cmp	r3, #128	@ 0x80
 80055da:	d02d      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80055dc:	2b80      	cmp	r3, #128	@ 0x80
 80055de:	d827      	bhi.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80055e0:	2b60      	cmp	r3, #96	@ 0x60
 80055e2:	d02b      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80055e4:	2b60      	cmp	r3, #96	@ 0x60
 80055e6:	d823      	bhi.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80055e8:	2b40      	cmp	r3, #64	@ 0x40
 80055ea:	d006      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80055ec:	2b40      	cmp	r3, #64	@ 0x40
 80055ee:	d81f      	bhi.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d009      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80055f4:	2b20      	cmp	r3, #32
 80055f6:	d011      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80055f8:	e01a      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80055fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80055fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055fe:	4a19      	ldr	r2, [pc, #100]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005604:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005606:	e01a      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005608:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800560c:	3308      	adds	r3, #8
 800560e:	4618      	mov	r0, r3
 8005610:	f002 f914 	bl	800783c <RCCEx_PLL2_Config>
 8005614:	4603      	mov	r3, r0
 8005616:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800561a:	e010      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800561c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005620:	332c      	adds	r3, #44	@ 0x2c
 8005622:	4618      	mov	r0, r3
 8005624:	f002 f9a2 	bl	800796c <RCCEx_PLL3_Config>
 8005628:	4603      	mov	r3, r0
 800562a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800562e:	e006      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005636:	e002      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8005638:	bf00      	nop
 800563a:	e000      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 800563c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800563e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d110      	bne.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005646:	4b07      	ldr	r3, [pc, #28]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005648:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800564c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8005650:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005654:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005658:	4a02      	ldr	r2, [pc, #8]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800565a:	430b      	orrs	r3, r1
 800565c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005660:	e006      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005662:	bf00      	nop
 8005664:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005668:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800566c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005670:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005678:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800567c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800567e:	2300      	movs	r3, #0
 8005680:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005682:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005686:	460b      	mov	r3, r1
 8005688:	4313      	orrs	r3, r2
 800568a:	d046      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800568c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005690:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005694:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005698:	d028      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800569a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800569e:	d821      	bhi.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80056a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056a4:	d022      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80056a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056aa:	d81b      	bhi.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80056ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056b0:	d01c      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80056b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056b6:	d815      	bhi.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80056b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056bc:	d008      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 80056be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056c2:	d80f      	bhi.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d011      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80056c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056cc:	d00e      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80056ce:	e009      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056d4:	3308      	adds	r3, #8
 80056d6:	4618      	mov	r0, r3
 80056d8:	f002 f8b0 	bl	800783c <RCCEx_PLL2_Config>
 80056dc:	4603      	mov	r3, r0
 80056de:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80056e2:	e004      	b.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80056ea:	e000      	b.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 80056ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ee:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10d      	bne.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80056f6:	4bb6      	ldr	r3, [pc, #728]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80056f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005700:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005704:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005708:	4ab1      	ldr	r2, [pc, #708]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800570a:	430b      	orrs	r3, r1
 800570c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005710:	e003      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005712:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005716:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800571a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800571e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005722:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005726:	663b      	str	r3, [r7, #96]	@ 0x60
 8005728:	2300      	movs	r3, #0
 800572a:	667b      	str	r3, [r7, #100]	@ 0x64
 800572c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005730:	460b      	mov	r3, r1
 8005732:	4313      	orrs	r3, r2
 8005734:	d03e      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800573a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800573e:	2b04      	cmp	r3, #4
 8005740:	d81d      	bhi.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8005742:	a201      	add	r2, pc, #4	@ (adr r2, 8005748 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8005744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005748:	08005787 	.word	0x08005787
 800574c:	0800575d 	.word	0x0800575d
 8005750:	0800576b 	.word	0x0800576b
 8005754:	08005787 	.word	0x08005787
 8005758:	08005787 	.word	0x08005787
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800575c:	4b9c      	ldr	r3, [pc, #624]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800575e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005760:	4a9b      	ldr	r2, [pc, #620]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005762:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005766:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005768:	e00e      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800576a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800576e:	332c      	adds	r3, #44	@ 0x2c
 8005770:	4618      	mov	r0, r3
 8005772:	f002 f8fb 	bl	800796c <RCCEx_PLL3_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800577c:	e004      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005784:	e000      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8005786:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005788:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005790:	4b8f      	ldr	r3, [pc, #572]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005792:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005796:	f023 0107 	bic.w	r1, r3, #7
 800579a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800579e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057a2:	4a8b      	ldr	r2, [pc, #556]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80057a4:	430b      	orrs	r3, r1
 80057a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80057aa:	e003      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ac:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80057b0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80057b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057bc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80057c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057c2:	2300      	movs	r3, #0
 80057c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057c6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80057ca:	460b      	mov	r3, r1
 80057cc:	4313      	orrs	r3, r2
 80057ce:	d04a      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80057d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057dc:	d028      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80057de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057e2:	d821      	bhi.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80057e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057e8:	d024      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80057ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80057ee:	d81b      	bhi.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80057f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057f4:	d00e      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80057f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057fa:	d815      	bhi.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d01b      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005804:	d110      	bne.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005806:	4b72      	ldr	r3, [pc, #456]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580a:	4a71      	ldr	r2, [pc, #452]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800580c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005810:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005812:	e012      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005814:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005818:	332c      	adds	r3, #44	@ 0x2c
 800581a:	4618      	mov	r0, r3
 800581c:	f002 f8a6 	bl	800796c <RCCEx_PLL3_Config>
 8005820:	4603      	mov	r3, r0
 8005822:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005826:	e008      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800582e:	e004      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005830:	bf00      	nop
 8005832:	e002      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005834:	bf00      	nop
 8005836:	e000      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005838:	bf00      	nop
    }
    if (ret == HAL_OK)
 800583a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10d      	bne.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005842:	4b63      	ldr	r3, [pc, #396]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005844:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005848:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800584c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005854:	4a5e      	ldr	r2, [pc, #376]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005856:	430b      	orrs	r3, r1
 8005858:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800585c:	e003      	b.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800585e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005862:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005866:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005872:	653b      	str	r3, [r7, #80]	@ 0x50
 8005874:	2300      	movs	r3, #0
 8005876:	657b      	str	r3, [r7, #84]	@ 0x54
 8005878:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800587c:	460b      	mov	r3, r1
 800587e:	4313      	orrs	r3, r2
 8005880:	f000 80ba 	beq.w	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005884:	2300      	movs	r3, #0
 8005886:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800588a:	4b51      	ldr	r3, [pc, #324]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800588c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005890:	f003 0304 	and.w	r3, r3, #4
 8005894:	2b00      	cmp	r3, #0
 8005896:	d113      	bne.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005898:	4b4d      	ldr	r3, [pc, #308]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800589a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800589e:	4a4c      	ldr	r2, [pc, #304]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80058a0:	f043 0304 	orr.w	r3, r3, #4
 80058a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80058a8:	4b49      	ldr	r3, [pc, #292]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80058aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058ae:	f003 0304 	and.w	r3, r3, #4
 80058b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 80058ba:	2301      	movs	r3, #1
 80058bc:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80058c0:	4b44      	ldr	r3, [pc, #272]	@ (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80058c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c4:	4a43      	ldr	r2, [pc, #268]	@ (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80058c6:	f043 0301 	orr.w	r3, r3, #1
 80058ca:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058cc:	f7fd fd2e 	bl	800332c <HAL_GetTick>
 80058d0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80058d4:	e00b      	b.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d6:	f7fd fd29 	bl	800332c <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d903      	bls.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80058ec:	e005      	b.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80058ee:	4b39      	ldr	r3, [pc, #228]	@ (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80058f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d0ed      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 80058fa:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d16a      	bne.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005902:	4b33      	ldr	r3, [pc, #204]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005908:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800590c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005910:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005914:	2b00      	cmp	r3, #0
 8005916:	d023      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8005918:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800591c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8005920:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005924:	4293      	cmp	r3, r2
 8005926:	d01b      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005928:	4b29      	ldr	r3, [pc, #164]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800592a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800592e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005932:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005936:	4b26      	ldr	r3, [pc, #152]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800593c:	4a24      	ldr	r2, [pc, #144]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800593e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005942:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005946:	4b22      	ldr	r3, [pc, #136]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005948:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800594c:	4a20      	ldr	r2, [pc, #128]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800594e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005952:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005956:	4a1e      	ldr	r2, [pc, #120]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005958:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800595c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005960:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	2b00      	cmp	r3, #0
 800596a:	d019      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800596c:	f7fd fcde 	bl	800332c <HAL_GetTick>
 8005970:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005974:	e00d      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005976:	f7fd fcd9 	bl	800332c <HAL_GetTick>
 800597a:	4602      	mov	r2, r0
 800597c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005980:	1ad2      	subs	r2, r2, r3
 8005982:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005986:	429a      	cmp	r2, r3
 8005988:	d903      	bls.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8005990:	e006      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005992:	4b0f      	ldr	r3, [pc, #60]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005994:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0ea      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 80059a0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10d      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80059a8:	4b09      	ldr	r3, [pc, #36]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80059aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059b6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80059ba:	4a05      	ldr	r2, [pc, #20]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80059bc:	430b      	orrs	r3, r1
 80059be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80059c2:	e00d      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059c4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80059c8:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 80059cc:	e008      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 80059ce:	bf00      	nop
 80059d0:	46020c00 	.word	0x46020c00
 80059d4:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80059dc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059e0:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d107      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059e8:	4bb2      	ldr	r3, [pc, #712]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80059ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059ee:	4ab1      	ldr	r2, [pc, #708]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80059f0:	f023 0304 	bic.w	r3, r3, #4
 80059f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80059f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005a04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a06:	2300      	movs	r3, #0
 8005a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a0a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4313      	orrs	r3, r2
 8005a12:	d042      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005a14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a1c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005a20:	d022      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8005a22:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005a26:	d81b      	bhi.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005a28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a2c:	d011      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8005a2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a32:	d815      	bhi.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d019      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005a38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a3c:	d110      	bne.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a42:	3308      	adds	r3, #8
 8005a44:	4618      	mov	r0, r3
 8005a46:	f001 fef9 	bl	800783c <RCCEx_PLL2_Config>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005a50:	e00d      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a52:	4b98      	ldr	r3, [pc, #608]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a56:	4a97      	ldr	r2, [pc, #604]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005a58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a5c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005a5e:	e006      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005a66:	e002      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8005a68:	bf00      	nop
 8005a6a:	e000      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8005a6c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005a6e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10d      	bne.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005a76:	4b8f      	ldr	r3, [pc, #572]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a7c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005a80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a88:	4a8a      	ldr	r2, [pc, #552]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005a90:	e003      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a92:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005a96:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005a9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005aa6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aac:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	d02d      	beq.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005ab6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005abe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ac2:	d00b      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8005ac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ac8:	d804      	bhi.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d008      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8005ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ad2:	d007      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005ada:	e004      	b.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005adc:	bf00      	nop
 8005ade:	e002      	b.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005ae0:	bf00      	nop
 8005ae2:	e000      	b.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005ae4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005ae6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d10d      	bne.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005aee:	4b71      	ldr	r3, [pc, #452]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005af0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005af4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005af8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b00:	4a6c      	ldr	r2, [pc, #432]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b02:	430b      	orrs	r3, r1
 8005b04:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b08:	e003      	b.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b0a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005b0e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8005b12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b20:	2300      	movs	r3, #0
 8005b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b24:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005b28:	460b      	mov	r3, r1
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	d00c      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8005b2e:	4b61      	ldr	r3, [pc, #388]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b34:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8005b38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b40:	4a5c      	ldr	r2, [pc, #368]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b42:	430b      	orrs	r3, r1
 8005b44:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005b48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005b54:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b56:	2300      	movs	r3, #0
 8005b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b5a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4313      	orrs	r3, r2
 8005b62:	d019      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005b64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b70:	d105      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b72:	4b50      	ldr	r3, [pc, #320]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b76:	4a4f      	ldr	r2, [pc, #316]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b7c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005b7e:	4b4d      	ldr	r3, [pc, #308]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b80:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b84:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005b88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b90:	4a48      	ldr	r2, [pc, #288]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005b92:	430b      	orrs	r3, r1
 8005b94:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005b98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005baa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005bae:	460b      	mov	r3, r1
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	d00c      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bc2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005bc6:	493b      	ldr	r1, [pc, #236]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005bce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005bda:	623b      	str	r3, [r7, #32]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	627b      	str	r3, [r7, #36]	@ 0x24
 8005be0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005be4:	460b      	mov	r3, r1
 8005be6:	4313      	orrs	r3, r2
 8005be8:	d00c      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005bea:	4b32      	ldr	r3, [pc, #200]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bf0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bf8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005bfc:	492d      	ldr	r1, [pc, #180]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005c04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005c10:	61bb      	str	r3, [r7, #24]
 8005c12:	2300      	movs	r3, #0
 8005c14:	61fb      	str	r3, [r7, #28]
 8005c16:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	d00c      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005c20:	4b24      	ldr	r3, [pc, #144]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005c22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c26:	f023 0218 	bic.w	r2, r3, #24
 8005c2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005c32:	4920      	ldr	r1, [pc, #128]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005c3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c42:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005c46:	613b      	str	r3, [r7, #16]
 8005c48:	2300      	movs	r3, #0
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005c50:	460b      	mov	r3, r1
 8005c52:	4313      	orrs	r3, r2
 8005c54:	d034      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005c56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c5a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c62:	d105      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c64:	4b13      	ldr	r3, [pc, #76]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c68:	4a12      	ldr	r2, [pc, #72]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005c6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c6e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005c70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c74:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c78:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c7c:	d108      	bne.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c82:	3308      	adds	r3, #8
 8005c84:	4618      	mov	r0, r3
 8005c86:	f001 fdd9 	bl	800783c <RCCEx_PLL2_Config>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8005c90:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10f      	bne.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005c98:	4b06      	ldr	r3, [pc, #24]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005c9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ca2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ca6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005caa:	4902      	ldr	r1, [pc, #8]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005cb2:	e005      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8005cb4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cb8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005cbc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005cc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005ccc:	60bb      	str	r3, [r7, #8]
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	d03a      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005cdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ce4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ce8:	d00e      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8005cea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cee:	d815      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d017      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005cf4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005cf8:	d110      	bne.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cfa:	4b27      	ldr	r3, [pc, #156]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfe:	4a26      	ldr	r2, [pc, #152]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005d00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d04:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005d06:	e00e      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d0c:	3308      	adds	r3, #8
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f001 fd94 	bl	800783c <RCCEx_PLL2_Config>
 8005d14:	4603      	mov	r3, r0
 8005d16:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005d1a:	e004      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005d22:	e000      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8005d24:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005d26:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10d      	bne.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d34:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d40:	4915      	ldr	r1, [pc, #84]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005d48:	e003      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005d4e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005d52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005d5e:	603b      	str	r3, [r7, #0]
 8005d60:	2300      	movs	r3, #0
 8005d62:	607b      	str	r3, [r7, #4]
 8005d64:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	d00c      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005d70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d74:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005d78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d7c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d80:	4905      	ldr	r1, [pc, #20]	@ (8005d98 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005d88:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	37d8      	adds	r7, #216	@ 0xd8
 8005d90:	46bd      	mov	sp, r7
 8005d92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d96:	bf00      	nop
 8005d98:	46020c00 	.word	0x46020c00

08005d9c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b089      	sub	sp, #36	@ 0x24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005da4:	4ba6      	ldr	r3, [pc, #664]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005da8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dac:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005dae:	4ba4      	ldr	r3, [pc, #656]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db2:	f003 0303 	and.w	r3, r3, #3
 8005db6:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005db8:	4ba1      	ldr	r3, [pc, #644]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbc:	0a1b      	lsrs	r3, r3, #8
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005dc6:	4b9e      	ldr	r3, [pc, #632]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	f003 0301 	and.w	r3, r3, #1
 8005dd0:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005dd2:	4b9b      	ldr	r3, [pc, #620]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd6:	08db      	lsrs	r3, r3, #3
 8005dd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	fb02 f303 	mul.w	r3, r2, r3
 8005de2:	ee07 3a90 	vmov	s15, r3
 8005de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dea:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2b03      	cmp	r3, #3
 8005df2:	d062      	beq.n	8005eba <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	f200 8081 	bhi.w	8005efe <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d024      	beq.n	8005e4c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d17a      	bne.n	8005efe <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e12:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006044 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e1a:	4b89      	ldr	r3, [pc, #548]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e22:	ee07 3a90 	vmov	s15, r3
 8005e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e2e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006048 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e4a:	e08f      	b.n	8005f6c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005e4c:	4b7c      	ldr	r3, [pc, #496]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d005      	beq.n	8005e64 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005e58:	4b79      	ldr	r3, [pc, #484]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	0f1b      	lsrs	r3, r3, #28
 8005e5e:	f003 030f 	and.w	r3, r3, #15
 8005e62:	e006      	b.n	8005e72 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005e64:	4b76      	ldr	r3, [pc, #472]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e6a:	041b      	lsls	r3, r3, #16
 8005e6c:	0f1b      	lsrs	r3, r3, #28
 8005e6e:	f003 030f 	and.w	r3, r3, #15
 8005e72:	4a76      	ldr	r2, [pc, #472]	@ (800604c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e78:	ee07 3a90 	vmov	s15, r3
 8005e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	ee07 3a90 	vmov	s15, r3
 8005e94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e98:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e9c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006048 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005ea0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ea4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ea8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eac:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005eb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005eb8:	e058      	b.n	8005f6c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	ee07 3a90 	vmov	s15, r3
 8005ec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ec4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006044 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005ec8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ecc:	4b5c      	ldr	r3, [pc, #368]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed4:	ee07 3a90 	vmov	s15, r3
 8005ed8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005edc:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ee0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006048 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005ee4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ee8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005eec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ef8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005efc:	e036      	b.n	8005f6c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005efe:	4b50      	ldr	r3, [pc, #320]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d005      	beq.n	8005f16 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8005f0a:	4b4d      	ldr	r3, [pc, #308]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	0f1b      	lsrs	r3, r3, #28
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	e006      	b.n	8005f24 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8005f16:	4b4a      	ldr	r3, [pc, #296]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f1c:	041b      	lsls	r3, r3, #16
 8005f1e:	0f1b      	lsrs	r3, r3, #28
 8005f20:	f003 030f 	and.w	r3, r3, #15
 8005f24:	4a49      	ldr	r2, [pc, #292]	@ (800604c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f2a:	ee07 3a90 	vmov	s15, r3
 8005f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	ee07 3a90 	vmov	s15, r3
 8005f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	ee07 3a90 	vmov	s15, r3
 8005f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f4e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006048 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005f52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f6a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005f6c:	4b34      	ldr	r3, [pc, #208]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d017      	beq.n	8005fa8 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005f78:	4b31      	ldr	r3, [pc, #196]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f7c:	0a5b      	lsrs	r3, r3, #9
 8005f7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f82:	ee07 3a90 	vmov	s15, r3
 8005f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005f8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f8e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005f92:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f9e:	ee17 2a90 	vmov	r2, s15
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	e002      	b.n	8005fae <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005fae:	4b24      	ldr	r3, [pc, #144]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d017      	beq.n	8005fea <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005fba:	4b21      	ldr	r3, [pc, #132]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fbe:	0c1b      	lsrs	r3, r3, #16
 8005fc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fc4:	ee07 3a90 	vmov	s15, r3
 8005fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005fcc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fd0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005fd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fe0:	ee17 2a90 	vmov	r2, s15
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	605a      	str	r2, [r3, #4]
 8005fe8:	e002      	b.n	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005ff0:	4b13      	ldr	r3, [pc, #76]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d017      	beq.n	800602c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ffc:	4b10      	ldr	r3, [pc, #64]	@ (8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006000:	0e1b      	lsrs	r3, r3, #24
 8006002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006006:	ee07 3a90 	vmov	s15, r3
 800600a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800600e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006012:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006016:	edd7 6a07 	vldr	s13, [r7, #28]
 800601a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800601e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006022:	ee17 2a90 	vmov	r2, s15
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800602a:	e002      	b.n	8006032 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	609a      	str	r2, [r3, #8]
}
 8006032:	bf00      	nop
 8006034:	3724      	adds	r7, #36	@ 0x24
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	46020c00 	.word	0x46020c00
 8006044:	4b742400 	.word	0x4b742400
 8006048:	46000000 	.word	0x46000000
 800604c:	0800e0f8 	.word	0x0800e0f8

08006050 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006050:	b480      	push	{r7}
 8006052:	b089      	sub	sp, #36	@ 0x24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006058:	4ba6      	ldr	r3, [pc, #664]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800605a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800605c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006060:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006062:	4ba4      	ldr	r3, [pc, #656]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006066:	f003 0303 	and.w	r3, r3, #3
 800606a:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800606c:	4ba1      	ldr	r3, [pc, #644]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800606e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006070:	0a1b      	lsrs	r3, r3, #8
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	3301      	adds	r3, #1
 8006078:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800607a:	4b9e      	ldr	r3, [pc, #632]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800607c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607e:	091b      	lsrs	r3, r3, #4
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006086:	4b9b      	ldr	r3, [pc, #620]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608a:	08db      	lsrs	r3, r3, #3
 800608c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	fb02 f303 	mul.w	r3, r2, r3
 8006096:	ee07 3a90 	vmov	s15, r3
 800609a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800609e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d062      	beq.n	800616e <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2b03      	cmp	r3, #3
 80060ac:	f200 8081 	bhi.w	80061b2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d024      	beq.n	8006100 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d17a      	bne.n	80061b2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80062f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80060ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ce:	4b89      	ldr	r3, [pc, #548]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80060d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d6:	ee07 3a90 	vmov	s15, r3
 80060da:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80060de:	ed97 6a02 	vldr	s12, [r7, #8]
 80060e2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80062fc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80060e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80060ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80060ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80060f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80060fe:	e08f      	b.n	8006220 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006100:	4b7c      	ldr	r3, [pc, #496]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d005      	beq.n	8006118 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800610c:	4b79      	ldr	r3, [pc, #484]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	0f1b      	lsrs	r3, r3, #28
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	e006      	b.n	8006126 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006118:	4b76      	ldr	r3, [pc, #472]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800611a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800611e:	041b      	lsls	r3, r3, #16
 8006120:	0f1b      	lsrs	r3, r3, #28
 8006122:	f003 030f 	and.w	r3, r3, #15
 8006126:	4a76      	ldr	r2, [pc, #472]	@ (8006300 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800612c:	ee07 3a90 	vmov	s15, r3
 8006130:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	ee07 3a90 	vmov	s15, r3
 800613a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	ee07 3a90 	vmov	s15, r3
 8006148:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800614c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006150:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80062fc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006154:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006158:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800615c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006160:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006168:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800616c:	e058      	b.n	8006220 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	ee07 3a90 	vmov	s15, r3
 8006174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006178:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800617c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006180:	4b5c      	ldr	r3, [pc, #368]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006188:	ee07 3a90 	vmov	s15, r3
 800618c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006190:	ed97 6a02 	vldr	s12, [r7, #8]
 8006194:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80062fc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006198:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800619c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80061a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80061a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ac:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80061b0:	e036      	b.n	8006220 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80061b2:	4b50      	ldr	r3, [pc, #320]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d005      	beq.n	80061ca <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80061be:	4b4d      	ldr	r3, [pc, #308]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	0f1b      	lsrs	r3, r3, #28
 80061c4:	f003 030f 	and.w	r3, r3, #15
 80061c8:	e006      	b.n	80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80061ca:	4b4a      	ldr	r3, [pc, #296]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80061d0:	041b      	lsls	r3, r3, #16
 80061d2:	0f1b      	lsrs	r3, r3, #28
 80061d4:	f003 030f 	and.w	r3, r3, #15
 80061d8:	4a49      	ldr	r2, [pc, #292]	@ (8006300 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80061da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061de:	ee07 3a90 	vmov	s15, r3
 80061e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	ee07 3a90 	vmov	s15, r3
 80061ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	ee07 3a90 	vmov	s15, r3
 80061fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006202:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80062fc <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800620a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800620e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006212:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800621a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800621e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006220:	4b34      	ldr	r3, [pc, #208]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d017      	beq.n	800625c <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800622c:	4b31      	ldr	r3, [pc, #196]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800622e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006230:	0a5b      	lsrs	r3, r3, #9
 8006232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006236:	ee07 3a90 	vmov	s15, r3
 800623a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800623e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006242:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006246:	edd7 6a07 	vldr	s13, [r7, #28]
 800624a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800624e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006252:	ee17 2a90 	vmov	r2, s15
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	e002      	b.n	8006262 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006262:	4b24      	ldr	r3, [pc, #144]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d017      	beq.n	800629e <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800626e:	4b21      	ldr	r3, [pc, #132]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006272:	0c1b      	lsrs	r3, r3, #16
 8006274:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006278:	ee07 3a90 	vmov	s15, r3
 800627c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006280:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006284:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006288:	edd7 6a07 	vldr	s13, [r7, #28]
 800628c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006294:	ee17 2a90 	vmov	r2, s15
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	605a      	str	r2, [r3, #4]
 800629c:	e002      	b.n	80062a4 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80062a4:	4b13      	ldr	r3, [pc, #76]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d017      	beq.n	80062e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80062b0:	4b10      	ldr	r3, [pc, #64]	@ (80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b4:	0e1b      	lsrs	r3, r3, #24
 80062b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062ba:	ee07 3a90 	vmov	s15, r3
 80062be:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80062c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062c6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80062ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80062ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062d6:	ee17 2a90 	vmov	r2, s15
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80062de:	e002      	b.n	80062e6 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	609a      	str	r2, [r3, #8]
}
 80062e6:	bf00      	nop
 80062e8:	3724      	adds	r7, #36	@ 0x24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	46020c00 	.word	0x46020c00
 80062f8:	4b742400 	.word	0x4b742400
 80062fc:	46000000 	.word	0x46000000
 8006300:	0800e0f8 	.word	0x0800e0f8

08006304 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006304:	b480      	push	{r7}
 8006306:	b089      	sub	sp, #36	@ 0x24
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800630c:	4ba6      	ldr	r3, [pc, #664]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800630e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006314:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006316:	4ba4      	ldr	r3, [pc, #656]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8006320:	4ba1      	ldr	r3, [pc, #644]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006324:	0a1b      	lsrs	r3, r3, #8
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	3301      	adds	r3, #1
 800632c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800632e:	4b9e      	ldr	r3, [pc, #632]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006332:	091b      	lsrs	r3, r3, #4
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800633a:	4b9b      	ldr	r3, [pc, #620]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800633c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633e:	08db      	lsrs	r3, r3, #3
 8006340:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	fb02 f303 	mul.w	r3, r2, r3
 800634a:	ee07 3a90 	vmov	s15, r3
 800634e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006352:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2b03      	cmp	r3, #3
 800635a:	d062      	beq.n	8006422 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	2b03      	cmp	r3, #3
 8006360:	f200 8081 	bhi.w	8006466 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d024      	beq.n	80063b4 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2b02      	cmp	r3, #2
 800636e:	d17a      	bne.n	8006466 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	ee07 3a90 	vmov	s15, r3
 8006376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800637a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80065ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800637e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006382:	4b89      	ldr	r3, [pc, #548]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006392:	ed97 6a02 	vldr	s12, [r7, #8]
 8006396:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80065b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800639a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800639e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80063a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80063aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ae:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80063b2:	e08f      	b.n	80064d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80063b4:	4b7c      	ldr	r3, [pc, #496]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d005      	beq.n	80063cc <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80063c0:	4b79      	ldr	r3, [pc, #484]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	0f1b      	lsrs	r3, r3, #28
 80063c6:	f003 030f 	and.w	r3, r3, #15
 80063ca:	e006      	b.n	80063da <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80063cc:	4b76      	ldr	r3, [pc, #472]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80063d2:	041b      	lsls	r3, r3, #16
 80063d4:	0f1b      	lsrs	r3, r3, #28
 80063d6:	f003 030f 	and.w	r3, r3, #15
 80063da:	4a76      	ldr	r2, [pc, #472]	@ (80065b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80063dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063e0:	ee07 3a90 	vmov	s15, r3
 80063e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	ee07 3a90 	vmov	s15, r3
 80063fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006400:	ed97 6a02 	vldr	s12, [r7, #8]
 8006404:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80065b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006408:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800640c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006410:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006414:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800641c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006420:	e058      	b.n	80064d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	ee07 3a90 	vmov	s15, r3
 8006428:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800642c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80065ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006430:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006434:	4b5c      	ldr	r3, [pc, #368]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800643c:	ee07 3a90 	vmov	s15, r3
 8006440:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006444:	ed97 6a02 	vldr	s12, [r7, #8]
 8006448:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80065b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800644c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006450:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006454:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006458:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800645c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006460:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006464:	e036      	b.n	80064d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006466:	4b50      	ldr	r3, [pc, #320]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800646e:	2b00      	cmp	r3, #0
 8006470:	d005      	beq.n	800647e <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8006472:	4b4d      	ldr	r3, [pc, #308]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	0f1b      	lsrs	r3, r3, #28
 8006478:	f003 030f 	and.w	r3, r3, #15
 800647c:	e006      	b.n	800648c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800647e:	4b4a      	ldr	r3, [pc, #296]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006480:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006484:	041b      	lsls	r3, r3, #16
 8006486:	0f1b      	lsrs	r3, r3, #28
 8006488:	f003 030f 	and.w	r3, r3, #15
 800648c:	4a49      	ldr	r2, [pc, #292]	@ (80065b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800648e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006492:	ee07 3a90 	vmov	s15, r3
 8006496:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	ee07 3a90 	vmov	s15, r3
 80064a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	ee07 3a90 	vmov	s15, r3
 80064ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80064b6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80065b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80064ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80064ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80064d2:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80064d4:	4b34      	ldr	r3, [pc, #208]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d017      	beq.n	8006510 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80064e0:	4b31      	ldr	r3, [pc, #196]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064e4:	0a5b      	lsrs	r3, r3, #9
 80064e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ea:	ee07 3a90 	vmov	s15, r3
 80064ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80064f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064f6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80064fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80064fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006502:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006506:	ee17 2a90 	vmov	r2, s15
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	601a      	str	r2, [r3, #0]
 800650e:	e002      	b.n	8006516 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006516:	4b24      	ldr	r3, [pc, #144]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d017      	beq.n	8006552 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006522:	4b21      	ldr	r3, [pc, #132]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006526:	0c1b      	lsrs	r3, r3, #16
 8006528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800652c:	ee07 3a90 	vmov	s15, r3
 8006530:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006534:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006538:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800653c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006540:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006544:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006548:	ee17 2a90 	vmov	r2, s15
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	605a      	str	r2, [r3, #4]
 8006550:	e002      	b.n	8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006558:	4b13      	ldr	r3, [pc, #76]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800655a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800655c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006560:	2b00      	cmp	r3, #0
 8006562:	d017      	beq.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006564:	4b10      	ldr	r3, [pc, #64]	@ (80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006568:	0e1b      	lsrs	r3, r3, #24
 800656a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800656e:	ee07 3a90 	vmov	s15, r3
 8006572:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006576:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800657a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800657e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006586:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800658a:	ee17 2a90 	vmov	r2, s15
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006592:	e002      	b.n	800659a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	609a      	str	r2, [r3, #8]
}
 800659a:	bf00      	nop
 800659c:	3724      	adds	r7, #36	@ 0x24
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	46020c00 	.word	0x46020c00
 80065ac:	4b742400 	.word	0x4b742400
 80065b0:	46000000 	.word	0x46000000
 80065b4:	0800e0f8 	.word	0x0800e0f8

080065b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08e      	sub	sp, #56	@ 0x38
 80065bc:	af00      	add	r7, sp, #0
 80065be:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80065c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065c6:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80065ca:	430b      	orrs	r3, r1
 80065cc:	d145      	bne.n	800665a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80065ce:	4b9b      	ldr	r3, [pc, #620]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80065d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065d8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80065da:	4b98      	ldr	r3, [pc, #608]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80065dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d108      	bne.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80065e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065ee:	d104      	bne.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80065f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f6:	f001 b912 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80065fa:	4b90      	ldr	r3, [pc, #576]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80065fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006604:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006608:	d114      	bne.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006610:	d110      	bne.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006612:	4b8a      	ldr	r3, [pc, #552]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006614:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800661c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006620:	d103      	bne.n	800662a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8006622:	23fa      	movs	r3, #250	@ 0xfa
 8006624:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006626:	f001 b8fa 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800662a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800662e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006630:	f001 b8f5 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006634:	4b81      	ldr	r3, [pc, #516]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800663c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006640:	d107      	bne.n	8006652 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8006642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006648:	d103      	bne.n	8006652 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800664a:	4b7d      	ldr	r3, [pc, #500]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800664c:	637b      	str	r3, [r7, #52]	@ 0x34
 800664e:	f001 b8e6 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006652:	2300      	movs	r3, #0
 8006654:	637b      	str	r3, [r7, #52]	@ 0x34
 8006656:	f001 b8e2 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800665a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800665e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006662:	430b      	orrs	r3, r1
 8006664:	d151      	bne.n	800670a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006666:	4b75      	ldr	r3, [pc, #468]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006668:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800666c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8006670:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006674:	2b80      	cmp	r3, #128	@ 0x80
 8006676:	d035      	beq.n	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667a:	2b80      	cmp	r3, #128	@ 0x80
 800667c:	d841      	bhi.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800667e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006680:	2b60      	cmp	r3, #96	@ 0x60
 8006682:	d02a      	beq.n	80066da <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006686:	2b60      	cmp	r3, #96	@ 0x60
 8006688:	d83b      	bhi.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800668a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668c:	2b40      	cmp	r3, #64	@ 0x40
 800668e:	d009      	beq.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006692:	2b40      	cmp	r3, #64	@ 0x40
 8006694:	d835      	bhi.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00c      	beq.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800669c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669e:	2b20      	cmp	r3, #32
 80066a0:	d012      	beq.n	80066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80066a2:	e02e      	b.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7ff fb77 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80066ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066b2:	f001 b8b4 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066b6:	f107 0318 	add.w	r3, r7, #24
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fcc8 	bl	8006050 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066c4:	f001 b8ab 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066c8:	f107 030c 	add.w	r3, r7, #12
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7ff fe19 	bl	8006304 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066d6:	f001 b8a2 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80066da:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80066de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066e0:	f001 b89d 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066e4:	4b55      	ldr	r3, [pc, #340]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066f0:	d103      	bne.n	80066fa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80066f2:	4b54      	ldr	r3, [pc, #336]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80066f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80066f6:	f001 b892 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80066fa:	2300      	movs	r3, #0
 80066fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066fe:	f001 b88e 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8006702:	2300      	movs	r3, #0
 8006704:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006706:	f001 b88a 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800670a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800670e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006712:	430b      	orrs	r3, r1
 8006714:	d126      	bne.n	8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8006716:	4b49      	ldr	r3, [pc, #292]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006718:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800671c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006720:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8006722:	4b46      	ldr	r3, [pc, #280]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800672a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800672e:	d106      	bne.n	800673e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8006730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006732:	2b00      	cmp	r3, #0
 8006734:	d103      	bne.n	800673e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 8006736:	4b43      	ldr	r3, [pc, #268]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006738:	637b      	str	r3, [r7, #52]	@ 0x34
 800673a:	f001 b870 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800673e:	4b3f      	ldr	r3, [pc, #252]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800674a:	d107      	bne.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006752:	d103      	bne.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8006754:	4b3c      	ldr	r3, [pc, #240]	@ (8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8006756:	637b      	str	r3, [r7, #52]	@ 0x34
 8006758:	f001 b861 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800675c:	2300      	movs	r3, #0
 800675e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006760:	f001 b85d 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006764:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006768:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800676c:	430b      	orrs	r3, r1
 800676e:	d171      	bne.n	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006770:	4b32      	ldr	r3, [pc, #200]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006776:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800677a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800677c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006782:	d034      	beq.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8006784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006786:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800678a:	d853      	bhi.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800678c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006792:	d00b      	beq.n	80067ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006796:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800679a:	d84b      	bhi.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800679c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d016      	beq.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 80067a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067a8:	d009      	beq.n	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 80067aa:	e043      	b.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7ff faf3 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80067b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ba:	f001 b830 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067be:	f107 0318 	add.w	r3, r7, #24
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7ff fc44 	bl	8006050 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067cc:	f001 b827 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80067d0:	4b1a      	ldr	r3, [pc, #104]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067dc:	d103      	bne.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 80067de:	4b1b      	ldr	r3, [pc, #108]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80067e0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80067e2:	f001 b81c 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ea:	f001 b818 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80067ee:	4b13      	ldr	r3, [pc, #76]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0320 	and.w	r3, r3, #32
 80067f6:	2b20      	cmp	r3, #32
 80067f8:	d118      	bne.n	800682c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80067fa:	4b10      	ldr	r3, [pc, #64]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d005      	beq.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006806:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	0e1b      	lsrs	r3, r3, #24
 800680c:	f003 030f 	and.w	r3, r3, #15
 8006810:	e006      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8006812:	4b0a      	ldr	r3, [pc, #40]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006814:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006818:	041b      	lsls	r3, r3, #16
 800681a:	0e1b      	lsrs	r3, r3, #24
 800681c:	f003 030f 	and.w	r3, r3, #15
 8006820:	4a0b      	ldr	r2, [pc, #44]	@ (8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006826:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006828:	f000 bff9 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800682c:	2300      	movs	r3, #0
 800682e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006830:	f000 bff5 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8006834:	2300      	movs	r3, #0
 8006836:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006838:	f000 bff1 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800683c:	46020c00 	.word	0x46020c00
 8006840:	0007a120 	.word	0x0007a120
 8006844:	00f42400 	.word	0x00f42400
 8006848:	007a1200 	.word	0x007a1200
 800684c:	02dc6c00 	.word	0x02dc6c00
 8006850:	0800e0f8 	.word	0x0800e0f8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006854:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006858:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800685c:	430b      	orrs	r3, r1
 800685e:	d17f      	bne.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006860:	4ba8      	ldr	r3, [pc, #672]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006862:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800686a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686e:	2b00      	cmp	r3, #0
 8006870:	d165      	bne.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006872:	4ba4      	ldr	r3, [pc, #656]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006878:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800687c:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800687e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006880:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006884:	d034      	beq.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8006886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006888:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800688c:	d853      	bhi.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800688e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006890:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006894:	d00b      	beq.n	80068ae <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800689c:	d84b      	bhi.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800689e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d016      	beq.n	80068d2 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 80068a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068aa:	d009      	beq.n	80068c0 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 80068ac:	e043      	b.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7ff fa72 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80068bc:	f000 bfaf 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068c0:	f107 0318 	add.w	r3, r7, #24
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff fbc3 	bl	8006050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80068ce:	f000 bfa6 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80068d2:	4b8c      	ldr	r3, [pc, #560]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068de:	d103      	bne.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 80068e0:	4b89      	ldr	r3, [pc, #548]	@ (8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 80068e2:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80068e4:	f000 bf9b 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80068e8:	2300      	movs	r3, #0
 80068ea:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80068ec:	f000 bf97 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80068f0:	4b84      	ldr	r3, [pc, #528]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b20      	cmp	r3, #32
 80068fa:	d118      	bne.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80068fc:	4b81      	ldr	r3, [pc, #516]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d005      	beq.n	8006914 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8006908:	4b7e      	ldr	r3, [pc, #504]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	0e1b      	lsrs	r3, r3, #24
 800690e:	f003 030f 	and.w	r3, r3, #15
 8006912:	e006      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8006914:	4b7b      	ldr	r3, [pc, #492]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006916:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800691a:	041b      	lsls	r3, r3, #16
 800691c:	0e1b      	lsrs	r3, r3, #24
 800691e:	f003 030f 	and.w	r3, r3, #15
 8006922:	4a7a      	ldr	r2, [pc, #488]	@ (8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8006924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006928:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800692a:	f000 bf78 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 800692e:	2300      	movs	r3, #0
 8006930:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006932:	f000 bf74 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 8006936:	2300      	movs	r3, #0
 8006938:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800693a:	f000 bf70 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800693e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006940:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006944:	d108      	bne.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800694a:	4618      	mov	r0, r3
 800694c:	f7ff fa26 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006952:	637b      	str	r3, [r7, #52]	@ 0x34
 8006954:	f000 bf63 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8006958:	2300      	movs	r3, #0
 800695a:	637b      	str	r3, [r7, #52]	@ 0x34
 800695c:	f000 bf5f 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006960:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006964:	1e51      	subs	r1, r2, #1
 8006966:	430b      	orrs	r3, r1
 8006968:	d136      	bne.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800696a:	4b66      	ldr	r3, [pc, #408]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800696c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006970:	f003 0303 	and.w	r3, r3, #3
 8006974:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006978:	2b00      	cmp	r3, #0
 800697a:	d104      	bne.n	8006986 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800697c:	f7fe fc22 	bl	80051c4 <HAL_RCC_GetPCLK2Freq>
 8006980:	6378      	str	r0, [r7, #52]	@ 0x34
 8006982:	f000 bf4c 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006988:	2b01      	cmp	r3, #1
 800698a:	d104      	bne.n	8006996 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800698c:	f7fe faea 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006990:	6378      	str	r0, [r7, #52]	@ 0x34
 8006992:	f000 bf44 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006996:	4b5b      	ldr	r3, [pc, #364]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800699e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069a2:	d106      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 80069a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d103      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 80069aa:	4b59      	ldr	r3, [pc, #356]	@ (8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80069ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80069ae:	f000 bf36 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80069b2:	4b54      	ldr	r3, [pc, #336]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80069b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069b8:	f003 0302 	and.w	r3, r3, #2
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d107      	bne.n	80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80069c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c2:	2b03      	cmp	r3, #3
 80069c4:	d104      	bne.n	80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 80069c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80069cc:	f000 bf27 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80069d4:	f000 bf23 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80069d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069dc:	1f11      	subs	r1, r2, #4
 80069de:	430b      	orrs	r3, r1
 80069e0:	d136      	bne.n	8006a50 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80069e2:	4b48      	ldr	r3, [pc, #288]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80069e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80069ec:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80069ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d104      	bne.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80069f4:	f7fe fbd2 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 80069f8:	6378      	str	r0, [r7, #52]	@ 0x34
 80069fa:	f000 bf10 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80069fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a00:	2b10      	cmp	r3, #16
 8006a02:	d104      	bne.n	8006a0e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006a04:	f7fe faae 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006a08:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a0a:	f000 bf08 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a1a:	d106      	bne.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1e:	2b20      	cmp	r3, #32
 8006a20:	d103      	bne.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8006a22:	4b3b      	ldr	r3, [pc, #236]	@ (8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a26:	f000 befa 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006a2a:	4b36      	ldr	r3, [pc, #216]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006a2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d107      	bne.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	2b30      	cmp	r3, #48	@ 0x30
 8006a3c:	d104      	bne.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8006a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a44:	f000 beeb 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a4c:	f000 bee7 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a54:	f1a2 0108 	sub.w	r1, r2, #8
 8006a58:	430b      	orrs	r3, r1
 8006a5a:	d136      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006a5c:	4b29      	ldr	r3, [pc, #164]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a62:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006a66:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d104      	bne.n	8006a78 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006a6e:	f7fe fb95 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 8006a72:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a74:	f000 bed3 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	2b40      	cmp	r3, #64	@ 0x40
 8006a7c:	d104      	bne.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006a7e:	f7fe fa71 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006a82:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a84:	f000 becb 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006a88:	4b1e      	ldr	r3, [pc, #120]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a94:	d106      	bne.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8006a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a98:	2b80      	cmp	r3, #128	@ 0x80
 8006a9a:	d103      	bne.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8006a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006a9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aa0:	f000 bebd 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006aa4:	4b17      	ldr	r3, [pc, #92]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006aa6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d107      	bne.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ab6:	d104      	bne.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8006ab8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006abe:	f000 beae 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac6:	f000 beaa 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006aca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ace:	f1a2 0110 	sub.w	r1, r2, #16
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	d141      	bne.n	8006b5a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006adc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ae0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d104      	bne.n	8006af2 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006ae8:	f7fe fb58 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 8006aec:	6378      	str	r0, [r7, #52]	@ 0x34
 8006aee:	f000 be96 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006af8:	d10c      	bne.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006afa:	f7fe fa33 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006afe:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b00:	f000 be8d 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006b04:	46020c00 	.word	0x46020c00
 8006b08:	02dc6c00 	.word	0x02dc6c00
 8006b0c:	0800e0f8 	.word	0x0800e0f8
 8006b10:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006b14:	4baa      	ldr	r3, [pc, #680]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b20:	d107      	bne.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8006b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b28:	d103      	bne.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8006b2a:	4ba6      	ldr	r3, [pc, #664]	@ (8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006b2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b2e:	f000 be76 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006b32:	4ba3      	ldr	r3, [pc, #652]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006b34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d108      	bne.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8006b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b46:	d104      	bne.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8006b48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b4e:	f000 be66 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006b52:	2300      	movs	r3, #0
 8006b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b56:	f000 be62 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b5e:	f1a2 0120 	sub.w	r1, r2, #32
 8006b62:	430b      	orrs	r3, r1
 8006b64:	d158      	bne.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006b66:	4b96      	ldr	r3, [pc, #600]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006b68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d104      	bne.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006b78:	f7fe fb38 	bl	80051ec <HAL_RCC_GetPCLK3Freq>
 8006b7c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b7e:	f000 be4e 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d104      	bne.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b88:	f7fe f9ec 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006b8c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b8e:	f000 be46 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006b92:	4b8b      	ldr	r3, [pc, #556]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b9e:	d106      	bne.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d103      	bne.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8006ba6:	4b87      	ldr	r3, [pc, #540]	@ (8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006baa:	f000 be38 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006bae:	4b84      	ldr	r3, [pc, #528]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d107      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	2b03      	cmp	r3, #3
 8006bc0:	d104      	bne.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8006bc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bc8:	f000 be29 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006bcc:	4b7c      	ldr	r3, [pc, #496]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0320 	and.w	r3, r3, #32
 8006bd4:	2b20      	cmp	r3, #32
 8006bd6:	d11b      	bne.n	8006c10 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8006bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bda:	2b04      	cmp	r3, #4
 8006bdc:	d118      	bne.n	8006c10 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006bde:	4b78      	ldr	r3, [pc, #480]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d005      	beq.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8006bea:	4b75      	ldr	r3, [pc, #468]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	0e1b      	lsrs	r3, r3, #24
 8006bf0:	f003 030f 	and.w	r3, r3, #15
 8006bf4:	e006      	b.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8006bf6:	4b72      	ldr	r3, [pc, #456]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006bf8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006bfc:	041b      	lsls	r3, r3, #16
 8006bfe:	0e1b      	lsrs	r3, r3, #24
 8006c00:	f003 030f 	and.w	r3, r3, #15
 8006c04:	4a70      	ldr	r2, [pc, #448]	@ (8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c0c:	f000 be07 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8006c10:	2300      	movs	r3, #0
 8006c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c14:	f000 be03 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8006c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c1c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006c20:	430b      	orrs	r3, r1
 8006c22:	d16c      	bne.n	8006cfe <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006c24:	4b66      	ldr	r3, [pc, #408]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006c26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c2a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006c2e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c36:	d104      	bne.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006c38:	f7fe f994 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006c3c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c3e:	f000 bdee 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c48:	d108      	bne.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c4a:	f107 0318 	add.w	r3, r7, #24
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f7ff f9fe 	bl	8006050 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c58:	f000 bde1 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d104      	bne.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006c62:	f7fe fa81 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 8006c66:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c68:	f000 bdd9 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006c72:	d122      	bne.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006c74:	4b52      	ldr	r3, [pc, #328]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0320 	and.w	r3, r3, #32
 8006c7c:	2b20      	cmp	r3, #32
 8006c7e:	d118      	bne.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c80:	4b4f      	ldr	r3, [pc, #316]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d005      	beq.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8006c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	0e1b      	lsrs	r3, r3, #24
 8006c92:	f003 030f 	and.w	r3, r3, #15
 8006c96:	e006      	b.n	8006ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8006c98:	4b49      	ldr	r3, [pc, #292]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006c9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c9e:	041b      	lsls	r3, r3, #16
 8006ca0:	0e1b      	lsrs	r3, r3, #24
 8006ca2:	f003 030f 	and.w	r3, r3, #15
 8006ca6:	4a48      	ldr	r2, [pc, #288]	@ (8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cae:	f000 bdb6 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb6:	f000 bdb2 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006cba:	4b41      	ldr	r3, [pc, #260]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cc6:	d107      	bne.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cce:	d103      	bne.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8006cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cd4:	f000 bda3 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006cd8:	4b39      	ldr	r3, [pc, #228]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ce0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ce4:	d107      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cec:	d103      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 8006cee:	4b35      	ldr	r3, [pc, #212]	@ (8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cf2:	f000 bd94 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cfa:	f000 bd90 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8006cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d02:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006d06:	430b      	orrs	r3, r1
 8006d08:	d160      	bne.n	8006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8006d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006d0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d10:	f003 0307 	and.w	r3, r3, #7
 8006d14:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d84c      	bhi.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8006d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8006d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d22:	bf00      	nop
 8006d24:	08006d5d 	.word	0x08006d5d
 8006d28:	08006d39 	.word	0x08006d39
 8006d2c:	08006d4b 	.word	0x08006d4b
 8006d30:	08006d67 	.word	0x08006d67
 8006d34:	08006d71 	.word	0x08006d71
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7ff f82d 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d46:	f000 bd6a 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d4a:	f107 030c 	add.w	r3, r7, #12
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7ff fad8 	bl	8006304 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d58:	f000 bd61 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006d5c:	f7fe fa04 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 8006d60:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006d62:	f000 bd5c 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006d66:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006d6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d6c:	f000 bd57 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006d70:	4b13      	ldr	r3, [pc, #76]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0320 	and.w	r3, r3, #32
 8006d78:	2b20      	cmp	r3, #32
 8006d7a:	d118      	bne.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d7c:	4b10      	ldr	r3, [pc, #64]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d005      	beq.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006d88:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	0e1b      	lsrs	r3, r3, #24
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	e006      	b.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8006d94:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006d96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d9a:	041b      	lsls	r3, r3, #16
 8006d9c:	0e1b      	lsrs	r3, r3, #24
 8006d9e:	f003 030f 	and.w	r3, r3, #15
 8006da2:	4a09      	ldr	r2, [pc, #36]	@ (8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006daa:	f000 bd38 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006db2:	f000 bd34 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8006db6:	2300      	movs	r3, #0
 8006db8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dba:	f000 bd30 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006dbe:	bf00      	nop
 8006dc0:	46020c00 	.word	0x46020c00
 8006dc4:	00f42400 	.word	0x00f42400
 8006dc8:	0800e0f8 	.word	0x0800e0f8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dd0:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006dd4:	430b      	orrs	r3, r1
 8006dd6:	d167      	bne.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006dd8:	4ba0      	ldr	r3, [pc, #640]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006dda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dde:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006de2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dea:	d036      	beq.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006df2:	d855      	bhi.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dfa:	d029      	beq.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006e02:	d84d      	bhi.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e0a:	d013      	beq.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8006e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e12:	d845      	bhi.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d015      	beq.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e20:	d13e      	bne.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7fe ffb8 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e30:	f000 bcf5 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e34:	f107 030c 	add.w	r3, r7, #12
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7ff fa63 	bl	8006304 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e42:	f000 bcec 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006e46:	f7fe f98f 	bl	8005168 <HAL_RCC_GetHCLKFreq>
 8006e4a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006e4c:	f000 bce7 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006e50:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006e54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e56:	f000 bce2 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e5a:	4b80      	ldr	r3, [pc, #512]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0320 	and.w	r3, r3, #32
 8006e62:	2b20      	cmp	r3, #32
 8006e64:	d118      	bne.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e66:	4b7d      	ldr	r3, [pc, #500]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d005      	beq.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8006e72:	4b7a      	ldr	r3, [pc, #488]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	0e1b      	lsrs	r3, r3, #24
 8006e78:	f003 030f 	and.w	r3, r3, #15
 8006e7c:	e006      	b.n	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8006e7e:	4b77      	ldr	r3, [pc, #476]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006e80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e84:	041b      	lsls	r3, r3, #16
 8006e86:	0e1b      	lsrs	r3, r3, #24
 8006e88:	f003 030f 	and.w	r3, r3, #15
 8006e8c:	4a74      	ldr	r2, [pc, #464]	@ (8007060 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e92:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006e94:	f000 bcc3 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e9c:	f000 bcbf 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ea4:	f000 bcbb 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006ea8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eac:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8006eb0:	430b      	orrs	r3, r1
 8006eb2:	d14c      	bne.n	8006f4e <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006eb4:	4b69      	ldr	r3, [pc, #420]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006eba:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ebe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d104      	bne.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006ec6:	f7fe f969 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 8006eca:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ecc:	f000 bca7 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed6:	d104      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006ed8:	f7fe f844 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006edc:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ede:	f000 bc9e 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006ee2:	4b5e      	ldr	r3, [pc, #376]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eee:	d107      	bne.n	8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ef6:	d103      	bne.n	8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8006ef8:	4b5a      	ldr	r3, [pc, #360]	@ (8007064 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006efa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006efc:	f000 bc8f 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006f00:	4b56      	ldr	r3, [pc, #344]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0320 	and.w	r3, r3, #32
 8006f08:	2b20      	cmp	r3, #32
 8006f0a:	d11c      	bne.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8006f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f12:	d118      	bne.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f14:	4b51      	ldr	r3, [pc, #324]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8006f20:	4b4e      	ldr	r3, [pc, #312]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	0e1b      	lsrs	r3, r3, #24
 8006f26:	f003 030f 	and.w	r3, r3, #15
 8006f2a:	e006      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8006f2c:	4b4b      	ldr	r3, [pc, #300]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006f2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f32:	041b      	lsls	r3, r3, #16
 8006f34:	0e1b      	lsrs	r3, r3, #24
 8006f36:	f003 030f 	and.w	r3, r3, #15
 8006f3a:	4a49      	ldr	r2, [pc, #292]	@ (8007060 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f42:	f000 bc6c 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f4a:	f000 bc68 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006f4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f52:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006f56:	430b      	orrs	r3, r1
 8006f58:	d14c      	bne.n	8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006f5a:	4b40      	ldr	r3, [pc, #256]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f60:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f64:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d104      	bne.n	8006f76 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006f6c:	f7fe f916 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 8006f70:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f72:	f000 bc54 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f7c:	d104      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006f7e:	f7fd fff1 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8006f82:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f84:	f000 bc4b 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006f88:	4b34      	ldr	r3, [pc, #208]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f94:	d107      	bne.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f9c:	d103      	bne.n	8006fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 8006f9e:	4b31      	ldr	r3, [pc, #196]	@ (8007064 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fa2:	f000 bc3c 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	2b20      	cmp	r3, #32
 8006fb0:	d11c      	bne.n	8006fec <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006fb8:	d118      	bne.n	8006fec <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006fba:	4b28      	ldr	r3, [pc, #160]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d005      	beq.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8006fc6:	4b25      	ldr	r3, [pc, #148]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	0e1b      	lsrs	r3, r3, #24
 8006fcc:	f003 030f 	and.w	r3, r3, #15
 8006fd0:	e006      	b.n	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8006fd2:	4b22      	ldr	r3, [pc, #136]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8006fd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fd8:	041b      	lsls	r3, r3, #16
 8006fda:	0e1b      	lsrs	r3, r3, #24
 8006fdc:	f003 030f 	and.w	r3, r3, #15
 8006fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8007060 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fe8:	f000 bc19 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ff0:	f000 bc15 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006ff4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ff8:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006ffc:	430b      	orrs	r3, r1
 8006ffe:	d157      	bne.n	80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007000:	4b16      	ldr	r3, [pc, #88]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8007002:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007006:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800700a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800700c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007010:	d02a      	beq.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	2bc0      	cmp	r3, #192	@ 0xc0
 8007016:	d848      	bhi.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8007018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701a:	2b80      	cmp	r3, #128	@ 0x80
 800701c:	d00d      	beq.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800701e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007020:	2b80      	cmp	r3, #128	@ 0x80
 8007022:	d842      	bhi.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8007024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007026:	2b00      	cmp	r3, #0
 8007028:	d003      	beq.n	8007032 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	2b40      	cmp	r3, #64	@ 0x40
 800702e:	d011      	beq.n	8007054 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007030:	e03b      	b.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007032:	f7fe f8db 	bl	80051ec <HAL_RCC_GetPCLK3Freq>
 8007036:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007038:	e3f1      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800703a:	4b08      	ldr	r3, [pc, #32]	@ (800705c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007046:	d102      	bne.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8007048:	4b06      	ldr	r3, [pc, #24]	@ (8007064 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800704a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800704c:	e3e7      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007052:	e3e4      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007054:	f7fd ff86 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8007058:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800705a:	e3e0      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800705c:	46020c00 	.word	0x46020c00
 8007060:	0800e0f8 	.word	0x0800e0f8
 8007064:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007068:	4ba3      	ldr	r3, [pc, #652]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0320 	and.w	r3, r3, #32
 8007070:	2b20      	cmp	r3, #32
 8007072:	d117      	bne.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007074:	4ba0      	ldr	r3, [pc, #640]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d005      	beq.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8007080:	4b9d      	ldr	r3, [pc, #628]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	0e1b      	lsrs	r3, r3, #24
 8007086:	f003 030f 	and.w	r3, r3, #15
 800708a:	e006      	b.n	800709a <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 800708c:	4b9a      	ldr	r3, [pc, #616]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800708e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007092:	041b      	lsls	r3, r3, #16
 8007094:	0e1b      	lsrs	r3, r3, #24
 8007096:	f003 030f 	and.w	r3, r3, #15
 800709a:	4a98      	ldr	r2, [pc, #608]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800709c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070a0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80070a2:	e3bc      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80070a4:	2300      	movs	r3, #0
 80070a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070a8:	e3b9      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 80070aa:	2300      	movs	r3, #0
 80070ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070ae:	e3b6      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80070b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b4:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80070b8:	430b      	orrs	r3, r1
 80070ba:	d147      	bne.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80070bc:	4b8e      	ldr	r3, [pc, #568]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80070be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80070c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80070c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d103      	bne.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80070ce:	f7fe f865 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 80070d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80070d4:	e3a3      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070dc:	d103      	bne.n	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80070de:	f7fd ff41 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 80070e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80070e4:	e39b      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80070e6:	4b84      	ldr	r3, [pc, #528]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070f2:	d106      	bne.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 80070f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070fa:	d102      	bne.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 80070fc:	4b80      	ldr	r3, [pc, #512]	@ (8007300 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 80070fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007100:	e38d      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8007102:	4b7d      	ldr	r3, [pc, #500]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b20      	cmp	r3, #32
 800710c:	d11b      	bne.n	8007146 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 800710e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007110:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007114:	d117      	bne.n	8007146 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007116:	4b78      	ldr	r3, [pc, #480]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d005      	beq.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8007122:	4b75      	ldr	r3, [pc, #468]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	0e1b      	lsrs	r3, r3, #24
 8007128:	f003 030f 	and.w	r3, r3, #15
 800712c:	e006      	b.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800712e:	4b72      	ldr	r3, [pc, #456]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007130:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007134:	041b      	lsls	r3, r3, #16
 8007136:	0e1b      	lsrs	r3, r3, #24
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	4a6f      	ldr	r2, [pc, #444]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800713e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007142:	637b      	str	r3, [r7, #52]	@ 0x34
 8007144:	e36b      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007146:	2300      	movs	r3, #0
 8007148:	637b      	str	r3, [r7, #52]	@ 0x34
 800714a:	e368      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800714c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007150:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007154:	430b      	orrs	r3, r1
 8007156:	d164      	bne.n	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8007158:	4b67      	ldr	r3, [pc, #412]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800715a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800715e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007162:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007166:	2b00      	cmp	r3, #0
 8007168:	d120      	bne.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800716a:	4b63      	ldr	r3, [pc, #396]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b20      	cmp	r3, #32
 8007174:	d117      	bne.n	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007176:	4b60      	ldr	r3, [pc, #384]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d005      	beq.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8007182:	4b5d      	ldr	r3, [pc, #372]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	0e1b      	lsrs	r3, r3, #24
 8007188:	f003 030f 	and.w	r3, r3, #15
 800718c:	e006      	b.n	800719c <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 800718e:	4b5a      	ldr	r3, [pc, #360]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007190:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007194:	041b      	lsls	r3, r3, #16
 8007196:	0e1b      	lsrs	r3, r3, #24
 8007198:	f003 030f 	and.w	r3, r3, #15
 800719c:	4a57      	ldr	r2, [pc, #348]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800719e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071a4:	e33b      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80071a6:	2300      	movs	r3, #0
 80071a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071aa:	e338      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80071ac:	4b52      	ldr	r3, [pc, #328]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80071ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071ba:	d112      	bne.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 80071bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071c2:	d10e      	bne.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071c4:	4b4c      	ldr	r3, [pc, #304]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80071c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071d2:	d102      	bne.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 80071d4:	23fa      	movs	r3, #250	@ 0xfa
 80071d6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071d8:	e321      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80071da:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80071de:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071e0:	e31d      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80071e2:	4b45      	ldr	r3, [pc, #276]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071ee:	d106      	bne.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 80071f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071f6:	d102      	bne.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 80071f8:	4b41      	ldr	r3, [pc, #260]	@ (8007300 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 80071fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80071fc:	e30f      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80071fe:	4b3e      	ldr	r3, [pc, #248]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b02      	cmp	r3, #2
 800720a:	d107      	bne.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 800720c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007212:	d103      	bne.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8007214:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007218:	637b      	str	r3, [r7, #52]	@ 0x34
 800721a:	e300      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800721c:	2300      	movs	r3, #0
 800721e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007220:	e2fd      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8007222:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007226:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800722a:	430b      	orrs	r3, r1
 800722c:	d16a      	bne.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800722e:	4b32      	ldr	r3, [pc, #200]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007230:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007234:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007238:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800723a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723c:	2b00      	cmp	r3, #0
 800723e:	d120      	bne.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007240:	4b2d      	ldr	r3, [pc, #180]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0320 	and.w	r3, r3, #32
 8007248:	2b20      	cmp	r3, #32
 800724a:	d117      	bne.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800724c:	4b2a      	ldr	r3, [pc, #168]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d005      	beq.n	8007264 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8007258:	4b27      	ldr	r3, [pc, #156]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	0e1b      	lsrs	r3, r3, #24
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	e006      	b.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8007264:	4b24      	ldr	r3, [pc, #144]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007266:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800726a:	041b      	lsls	r3, r3, #16
 800726c:	0e1b      	lsrs	r3, r3, #24
 800726e:	f003 030f 	and.w	r3, r3, #15
 8007272:	4a22      	ldr	r2, [pc, #136]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8007274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
 800727a:	e2d0      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007280:	e2cd      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007282:	4b1d      	ldr	r3, [pc, #116]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8007284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007288:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800728c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007290:	d112      	bne.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007298:	d10e      	bne.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800729a:	4b17      	ldr	r3, [pc, #92]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800729c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072a8:	d102      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80072aa:	23fa      	movs	r3, #250	@ 0xfa
 80072ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80072ae:	e2b6      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80072b0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80072b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80072b6:	e2b2      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80072b8:	4b0f      	ldr	r3, [pc, #60]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072c4:	d106      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80072c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072cc:	d102      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80072ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007300 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 80072d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072d2:	e2a4      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80072d4:	4b08      	ldr	r3, [pc, #32]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80072d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072da:	f003 0302 	and.w	r3, r3, #2
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d107      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80072e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072e8:	d103      	bne.n	80072f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 80072ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f0:	e295      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80072f2:	2300      	movs	r3, #0
 80072f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f6:	e292      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80072f8:	46020c00 	.word	0x46020c00
 80072fc:	0800e0f8 	.word	0x0800e0f8
 8007300:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8007304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007308:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800730c:	430b      	orrs	r3, r1
 800730e:	d147      	bne.n	80073a0 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007310:	4b9a      	ldr	r3, [pc, #616]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007316:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800731a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	2b00      	cmp	r3, #0
 8007320:	d103      	bne.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007322:	f7fd ff3b 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 8007326:	6378      	str	r0, [r7, #52]	@ 0x34
 8007328:	e279      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800732a:	4b94      	ldr	r3, [pc, #592]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800732c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007338:	d112      	bne.n	8007360 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 800733a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007340:	d10e      	bne.n	8007360 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007342:	4b8e      	ldr	r3, [pc, #568]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007344:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800734c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007350:	d102      	bne.n	8007358 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8007352:	23fa      	movs	r3, #250	@ 0xfa
 8007354:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007356:	e262      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8007358:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800735c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800735e:	e25e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007360:	4b86      	ldr	r3, [pc, #536]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800736c:	d106      	bne.n	800737c <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 800736e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007370:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007374:	d102      	bne.n	800737c <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 8007376:	4b82      	ldr	r3, [pc, #520]	@ (8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007378:	637b      	str	r3, [r7, #52]	@ 0x34
 800737a:	e250      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800737c:	4b7f      	ldr	r3, [pc, #508]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800737e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007382:	f003 0302 	and.w	r3, r3, #2
 8007386:	2b02      	cmp	r3, #2
 8007388:	d107      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 800738a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007390:	d103      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 8007392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007396:	637b      	str	r3, [r7, #52]	@ 0x34
 8007398:	e241      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800739a:	2300      	movs	r3, #0
 800739c:	637b      	str	r3, [r7, #52]	@ 0x34
 800739e:	e23e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80073a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073a4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80073a8:	430b      	orrs	r3, r1
 80073aa:	d12d      	bne.n	8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80073ac:	4b73      	ldr	r3, [pc, #460]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80073ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073b2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80073b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80073b8:	4b70      	ldr	r3, [pc, #448]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073c4:	d105      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 80073c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d102      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 80073cc:	4b6c      	ldr	r3, [pc, #432]	@ (8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d0:	e225      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073d8:	d107      	bne.n	80073ea <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80073da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80073de:	4618      	mov	r0, r3
 80073e0:	f7fe fcdc 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80073e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e8:	e219      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80073ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073f0:	d107      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073f2:	f107 0318 	add.w	r3, r7, #24
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fe fe2a 	bl	8006050 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007400:	e20d      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	637b      	str	r3, [r7, #52]	@ 0x34
 8007406:	e20a      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8007408:	e9d7 2300 	ldrd	r2, r3, [r7]
 800740c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8007410:	430b      	orrs	r3, r1
 8007412:	d156      	bne.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007414:	4b59      	ldr	r3, [pc, #356]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800741a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800741e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007426:	d028      	beq.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800742e:	d845      	bhi.n	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8007430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007432:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007436:	d013      	beq.n	8007460 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8007438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800743e:	d83d      	bhi.n	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8007440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007442:	2b00      	cmp	r3, #0
 8007444:	d004      	beq.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800744c:	d004      	beq.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 800744e:	e035      	b.n	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007450:	f7fd feb8 	bl	80051c4 <HAL_RCC_GetPCLK2Freq>
 8007454:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007456:	e1e2      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007458:	f7fd fd84 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 800745c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800745e:	e1de      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007460:	4b46      	ldr	r3, [pc, #280]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800746c:	d102      	bne.n	8007474 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 800746e:	4b44      	ldr	r3, [pc, #272]	@ (8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007470:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007472:	e1d4      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007474:	2300      	movs	r3, #0
 8007476:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007478:	e1d1      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800747a:	4b40      	ldr	r3, [pc, #256]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0320 	and.w	r3, r3, #32
 8007482:	2b20      	cmp	r3, #32
 8007484:	d117      	bne.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007486:	4b3d      	ldr	r3, [pc, #244]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800748e:	2b00      	cmp	r3, #0
 8007490:	d005      	beq.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 8007492:	4b3a      	ldr	r3, [pc, #232]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	0e1b      	lsrs	r3, r3, #24
 8007498:	f003 030f 	and.w	r3, r3, #15
 800749c:	e006      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800749e:	4b37      	ldr	r3, [pc, #220]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80074a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074a4:	041b      	lsls	r3, r3, #16
 80074a6:	0e1b      	lsrs	r3, r3, #24
 80074a8:	f003 030f 	and.w	r3, r3, #15
 80074ac:	4a35      	ldr	r2, [pc, #212]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80074ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80074b4:	e1b3      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074ba:	e1b0      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074c0:	e1ad      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80074c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074c6:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80074ca:	430b      	orrs	r3, r1
 80074cc:	d15c      	bne.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80074ce:	4b2b      	ldr	r3, [pc, #172]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80074d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074d8:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074e0:	d028      	beq.n	8007534 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 80074e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074e8:	d845      	bhi.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074f0:	d013      	beq.n	800751a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074f8:	d83d      	bhi.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80074fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d004      	beq.n	800750a <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007506:	d004      	beq.n	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8007508:	e035      	b.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800750a:	f7fd fe47 	bl	800519c <HAL_RCC_GetPCLK1Freq>
 800750e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007510:	e185      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007512:	f7fd fd27 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 8007516:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007518:	e181      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800751a:	4b18      	ldr	r3, [pc, #96]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007526:	d102      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8007528:	4b15      	ldr	r3, [pc, #84]	@ (8007580 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800752a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800752c:	e177      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800752e:	2300      	movs	r3, #0
 8007530:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007532:	e174      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007534:	4b11      	ldr	r3, [pc, #68]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 0320 	and.w	r3, r3, #32
 800753c:	2b20      	cmp	r3, #32
 800753e:	d117      	bne.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007540:	4b0e      	ldr	r3, [pc, #56]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007548:	2b00      	cmp	r3, #0
 800754a:	d005      	beq.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 800754c:	4b0b      	ldr	r3, [pc, #44]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	0e1b      	lsrs	r3, r3, #24
 8007552:	f003 030f 	and.w	r3, r3, #15
 8007556:	e006      	b.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8007558:	4b08      	ldr	r3, [pc, #32]	@ (800757c <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800755a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800755e:	041b      	lsls	r3, r3, #16
 8007560:	0e1b      	lsrs	r3, r3, #24
 8007562:	f003 030f 	and.w	r3, r3, #15
 8007566:	4a07      	ldr	r2, [pc, #28]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800756c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800756e:	e156      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007570:	2300      	movs	r3, #0
 8007572:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007574:	e153      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007576:	2300      	movs	r3, #0
 8007578:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800757a:	e150      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800757c:	46020c00 	.word	0x46020c00
 8007580:	00f42400 	.word	0x00f42400
 8007584:	0800e0f8 	.word	0x0800e0f8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800758c:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007590:	430b      	orrs	r3, r1
 8007592:	d176      	bne.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007594:	4ba4      	ldr	r3, [pc, #656]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007596:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800759a:	f003 0318 	and.w	r3, r3, #24
 800759e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80075a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a2:	2b18      	cmp	r3, #24
 80075a4:	d86a      	bhi.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 80075a6:	a201      	add	r2, pc, #4	@ (adr r2, 80075ac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80075a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ac:	08007611 	.word	0x08007611
 80075b0:	0800767d 	.word	0x0800767d
 80075b4:	0800767d 	.word	0x0800767d
 80075b8:	0800767d 	.word	0x0800767d
 80075bc:	0800767d 	.word	0x0800767d
 80075c0:	0800767d 	.word	0x0800767d
 80075c4:	0800767d 	.word	0x0800767d
 80075c8:	0800767d 	.word	0x0800767d
 80075cc:	08007619 	.word	0x08007619
 80075d0:	0800767d 	.word	0x0800767d
 80075d4:	0800767d 	.word	0x0800767d
 80075d8:	0800767d 	.word	0x0800767d
 80075dc:	0800767d 	.word	0x0800767d
 80075e0:	0800767d 	.word	0x0800767d
 80075e4:	0800767d 	.word	0x0800767d
 80075e8:	0800767d 	.word	0x0800767d
 80075ec:	08007621 	.word	0x08007621
 80075f0:	0800767d 	.word	0x0800767d
 80075f4:	0800767d 	.word	0x0800767d
 80075f8:	0800767d 	.word	0x0800767d
 80075fc:	0800767d 	.word	0x0800767d
 8007600:	0800767d 	.word	0x0800767d
 8007604:	0800767d 	.word	0x0800767d
 8007608:	0800767d 	.word	0x0800767d
 800760c:	0800763b 	.word	0x0800763b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8007610:	f7fd fdec 	bl	80051ec <HAL_RCC_GetPCLK3Freq>
 8007614:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007616:	e102      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007618:	f7fd fca4 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 800761c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800761e:	e0fe      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007620:	4b81      	ldr	r3, [pc, #516]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007628:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800762c:	d102      	bne.n	8007634 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 800762e:	4b7f      	ldr	r3, [pc, #508]	@ (800782c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8007630:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007632:	e0f4      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007638:	e0f1      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800763a:	4b7b      	ldr	r3, [pc, #492]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0320 	and.w	r3, r3, #32
 8007642:	2b20      	cmp	r3, #32
 8007644:	d117      	bne.n	8007676 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007646:	4b78      	ldr	r3, [pc, #480]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d005      	beq.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007652:	4b75      	ldr	r3, [pc, #468]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	0e1b      	lsrs	r3, r3, #24
 8007658:	f003 030f 	and.w	r3, r3, #15
 800765c:	e006      	b.n	800766c <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 800765e:	4b72      	ldr	r3, [pc, #456]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007660:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007664:	041b      	lsls	r3, r3, #16
 8007666:	0e1b      	lsrs	r3, r3, #24
 8007668:	f003 030f 	and.w	r3, r3, #15
 800766c:	4a70      	ldr	r2, [pc, #448]	@ (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800766e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007672:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007674:	e0d3      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007676:	2300      	movs	r3, #0
 8007678:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800767a:	e0d0      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 800767c:	2300      	movs	r3, #0
 800767e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007680:	e0cd      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007682:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007686:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800768a:	430b      	orrs	r3, r1
 800768c:	d155      	bne.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800768e:	4b66      	ldr	r3, [pc, #408]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007690:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007694:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007698:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076a0:	d013      	beq.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 80076a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076a8:	d844      	bhi.n	8007734 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 80076aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076b0:	d013      	beq.n	80076da <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 80076b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076b8:	d83c      	bhi.n	8007734 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 80076ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d014      	beq.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 80076c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076c6:	d014      	beq.n	80076f2 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 80076c8:	e034      	b.n	8007734 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076ca:	f107 0318 	add.w	r3, r7, #24
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7fe fcbe 	bl	8006050 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076d8:	e0a1      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fe fb5c 	bl	8005d9c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80076e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076e8:	e099      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80076ea:	f7fd fc3b 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 80076ee:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80076f0:	e095      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80076f2:	4b4d      	ldr	r3, [pc, #308]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0320 	and.w	r3, r3, #32
 80076fa:	2b20      	cmp	r3, #32
 80076fc:	d117      	bne.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80076fe:	4b4a      	ldr	r3, [pc, #296]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d005      	beq.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 800770a:	4b47      	ldr	r3, [pc, #284]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	0e1b      	lsrs	r3, r3, #24
 8007710:	f003 030f 	and.w	r3, r3, #15
 8007714:	e006      	b.n	8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8007716:	4b44      	ldr	r3, [pc, #272]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007718:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800771c:	041b      	lsls	r3, r3, #16
 800771e:	0e1b      	lsrs	r3, r3, #24
 8007720:	f003 030f 	and.w	r3, r3, #15
 8007724:	4a42      	ldr	r2, [pc, #264]	@ (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800772a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800772c:	e077      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800772e:	2300      	movs	r3, #0
 8007730:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007732:	e074      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8007734:	2300      	movs	r3, #0
 8007736:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007738:	e071      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800773a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800773e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007742:	430b      	orrs	r3, r1
 8007744:	d131      	bne.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8007746:	4b38      	ldr	r3, [pc, #224]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007748:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800774c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007750:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8007752:	4b35      	ldr	r3, [pc, #212]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007758:	f003 0302 	and.w	r3, r3, #2
 800775c:	2b02      	cmp	r3, #2
 800775e:	d106      	bne.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8007760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007762:	2b00      	cmp	r3, #0
 8007764:	d103      	bne.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8007766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800776a:	637b      	str	r3, [r7, #52]	@ 0x34
 800776c:	e057      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800776e:	4b2e      	ldr	r3, [pc, #184]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800777c:	d112      	bne.n	80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 800777e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007784:	d10e      	bne.n	80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007786:	4b28      	ldr	r3, [pc, #160]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8007788:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800778c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007794:	d102      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8007796:	23fa      	movs	r3, #250	@ 0xfa
 8007798:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800779a:	e040      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800779c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80077a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80077a2:	e03c      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 80077a4:	2300      	movs	r3, #0
 80077a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a8:	e039      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 80077aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077ae:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80077b2:	430b      	orrs	r3, r1
 80077b4:	d131      	bne.n	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80077b6:	4b1c      	ldr	r3, [pc, #112]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80077b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80077bc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80077c0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80077c2:	4b19      	ldr	r3, [pc, #100]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077ce:	d105      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 80077d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d102      	bne.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 80077d6:	4b17      	ldr	r3, [pc, #92]	@ (8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 80077d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80077da:	e020      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80077dc:	4b12      	ldr	r3, [pc, #72]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077e8:	d106      	bne.n	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 80077ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077f0:	d102      	bne.n	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 80077f2:	4b11      	ldr	r3, [pc, #68]	@ (8007838 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80077f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f6:	e012      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80077f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007804:	d106      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8007806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800780c:	d102      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 800780e:	4b07      	ldr	r3, [pc, #28]	@ (800782c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8007810:	637b      	str	r3, [r7, #52]	@ 0x34
 8007812:	e004      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8007814:	2300      	movs	r3, #0
 8007816:	637b      	str	r3, [r7, #52]	@ 0x34
 8007818:	e001      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800781a:	2300      	movs	r3, #0
 800781c:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800781e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007820:	4618      	mov	r0, r3
 8007822:	3738      	adds	r7, #56	@ 0x38
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	46020c00 	.word	0x46020c00
 800782c:	00f42400 	.word	0x00f42400
 8007830:	0800e0f8 	.word	0x0800e0f8
 8007834:	02dc6c00 	.word	0x02dc6c00
 8007838:	016e3600 	.word	0x016e3600

0800783c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007844:	4b47      	ldr	r3, [pc, #284]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a46      	ldr	r2, [pc, #280]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 800784a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800784e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007850:	f7fb fd6c 	bl	800332c <HAL_GetTick>
 8007854:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007856:	e008      	b.n	800786a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007858:	f7fb fd68 	bl	800332c <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b02      	cmp	r3, #2
 8007864:	d901      	bls.n	800786a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e077      	b.n	800795a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800786a:	4b3e      	ldr	r3, [pc, #248]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1f0      	bne.n	8007858 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007876:	4b3b      	ldr	r3, [pc, #236]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800787a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800787e:	f023 0303 	bic.w	r3, r3, #3
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	6811      	ldr	r1, [r2, #0]
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	6852      	ldr	r2, [r2, #4]
 800788a:	3a01      	subs	r2, #1
 800788c:	0212      	lsls	r2, r2, #8
 800788e:	430a      	orrs	r2, r1
 8007890:	4934      	ldr	r1, [pc, #208]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007892:	4313      	orrs	r3, r2
 8007894:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007896:	4b33      	ldr	r3, [pc, #204]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007898:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800789a:	4b33      	ldr	r3, [pc, #204]	@ (8007968 <RCCEx_PLL2_Config+0x12c>)
 800789c:	4013      	ands	r3, r2
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	6892      	ldr	r2, [r2, #8]
 80078a2:	3a01      	subs	r2, #1
 80078a4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	68d2      	ldr	r2, [r2, #12]
 80078ac:	3a01      	subs	r2, #1
 80078ae:	0252      	lsls	r2, r2, #9
 80078b0:	b292      	uxth	r2, r2
 80078b2:	4311      	orrs	r1, r2
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	6912      	ldr	r2, [r2, #16]
 80078b8:	3a01      	subs	r2, #1
 80078ba:	0412      	lsls	r2, r2, #16
 80078bc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80078c0:	4311      	orrs	r1, r2
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	6952      	ldr	r2, [r2, #20]
 80078c6:	3a01      	subs	r2, #1
 80078c8:	0612      	lsls	r2, r2, #24
 80078ca:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80078ce:	430a      	orrs	r2, r1
 80078d0:	4924      	ldr	r1, [pc, #144]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078d2:	4313      	orrs	r3, r2
 80078d4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80078d6:	4b23      	ldr	r3, [pc, #140]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078da:	f023 020c 	bic.w	r2, r3, #12
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	4920      	ldr	r1, [pc, #128]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078e4:	4313      	orrs	r3, r2
 80078e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80078e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	491c      	ldr	r1, [pc, #112]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078f2:	4313      	orrs	r3, r2
 80078f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80078f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078fa:	4a1a      	ldr	r2, [pc, #104]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 80078fc:	f023 0310 	bic.w	r3, r3, #16
 8007900:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007902:	4b18      	ldr	r3, [pc, #96]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007906:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800790a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	69d2      	ldr	r2, [r2, #28]
 8007912:	00d2      	lsls	r2, r2, #3
 8007914:	4913      	ldr	r1, [pc, #76]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007916:	4313      	orrs	r3, r2
 8007918:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800791a:	4b12      	ldr	r3, [pc, #72]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 800791c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800791e:	4a11      	ldr	r2, [pc, #68]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007920:	f043 0310 	orr.w	r3, r3, #16
 8007924:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007926:	4b0f      	ldr	r3, [pc, #60]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a0e      	ldr	r2, [pc, #56]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 800792c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007930:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007932:	f7fb fcfb 	bl	800332c <HAL_GetTick>
 8007936:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007938:	e008      	b.n	800794c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800793a:	f7fb fcf7 	bl	800332c <HAL_GetTick>
 800793e:	4602      	mov	r2, r0
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	1ad3      	subs	r3, r2, r3
 8007944:	2b02      	cmp	r3, #2
 8007946:	d901      	bls.n	800794c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007948:	2303      	movs	r3, #3
 800794a:	e006      	b.n	800795a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800794c:	4b05      	ldr	r3, [pc, #20]	@ (8007964 <RCCEx_PLL2_Config+0x128>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0f0      	beq.n	800793a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007958:	2300      	movs	r3, #0

}
 800795a:	4618      	mov	r0, r3
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	46020c00 	.word	0x46020c00
 8007968:	80800000 	.word	0x80800000

0800796c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007974:	4b47      	ldr	r3, [pc, #284]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a46      	ldr	r2, [pc, #280]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 800797a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800797e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007980:	f7fb fcd4 	bl	800332c <HAL_GetTick>
 8007984:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007986:	e008      	b.n	800799a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007988:	f7fb fcd0 	bl	800332c <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	2b02      	cmp	r3, #2
 8007994:	d901      	bls.n	800799a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007996:	2303      	movs	r3, #3
 8007998:	e077      	b.n	8007a8a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800799a:	4b3e      	ldr	r3, [pc, #248]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1f0      	bne.n	8007988 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80079a6:	4b3b      	ldr	r3, [pc, #236]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 80079a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80079ae:	f023 0303 	bic.w	r3, r3, #3
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	6811      	ldr	r1, [r2, #0]
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	6852      	ldr	r2, [r2, #4]
 80079ba:	3a01      	subs	r2, #1
 80079bc:	0212      	lsls	r2, r2, #8
 80079be:	430a      	orrs	r2, r1
 80079c0:	4934      	ldr	r1, [pc, #208]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 80079c2:	4313      	orrs	r3, r2
 80079c4:	630b      	str	r3, [r1, #48]	@ 0x30
 80079c6:	4b33      	ldr	r3, [pc, #204]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 80079c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079ca:	4b33      	ldr	r3, [pc, #204]	@ (8007a98 <RCCEx_PLL3_Config+0x12c>)
 80079cc:	4013      	ands	r3, r2
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	6892      	ldr	r2, [r2, #8]
 80079d2:	3a01      	subs	r2, #1
 80079d4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	68d2      	ldr	r2, [r2, #12]
 80079dc:	3a01      	subs	r2, #1
 80079de:	0252      	lsls	r2, r2, #9
 80079e0:	b292      	uxth	r2, r2
 80079e2:	4311      	orrs	r1, r2
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	6912      	ldr	r2, [r2, #16]
 80079e8:	3a01      	subs	r2, #1
 80079ea:	0412      	lsls	r2, r2, #16
 80079ec:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80079f0:	4311      	orrs	r1, r2
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	6952      	ldr	r2, [r2, #20]
 80079f6:	3a01      	subs	r2, #1
 80079f8:	0612      	lsls	r2, r2, #24
 80079fa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80079fe:	430a      	orrs	r2, r1
 8007a00:	4924      	ldr	r1, [pc, #144]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a02:	4313      	orrs	r3, r2
 8007a04:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8007a06:	4b23      	ldr	r3, [pc, #140]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a0a:	f023 020c 	bic.w	r2, r3, #12
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	4920      	ldr	r1, [pc, #128]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007a18:	4b1e      	ldr	r3, [pc, #120]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a1b      	ldr	r3, [r3, #32]
 8007a20:	491c      	ldr	r1, [pc, #112]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007a26:	4b1b      	ldr	r3, [pc, #108]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a2c:	f023 0310 	bic.w	r3, r3, #16
 8007a30:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007a32:	4b18      	ldr	r3, [pc, #96]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a3a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	69d2      	ldr	r2, [r2, #28]
 8007a42:	00d2      	lsls	r2, r2, #3
 8007a44:	4913      	ldr	r1, [pc, #76]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a46:	4313      	orrs	r3, r2
 8007a48:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007a4a:	4b12      	ldr	r3, [pc, #72]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4e:	4a11      	ldr	r2, [pc, #68]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a50:	f043 0310 	orr.w	r3, r3, #16
 8007a54:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007a56:	4b0f      	ldr	r3, [pc, #60]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a60:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007a62:	f7fb fc63 	bl	800332c <HAL_GetTick>
 8007a66:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a68:	e008      	b.n	8007a7c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007a6a:	f7fb fc5f 	bl	800332c <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d901      	bls.n	8007a7c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e006      	b.n	8007a8a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a7c:	4b05      	ldr	r3, [pc, #20]	@ (8007a94 <RCCEx_PLL3_Config+0x128>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d0f0      	beq.n	8007a6a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	46020c00 	.word	0x46020c00
 8007a98:	80800000 	.word	0x80800000

08007a9c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e0fb      	b.n	8007ca6 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a7f      	ldr	r2, [pc, #508]	@ (8007cb0 <HAL_SPI_Init+0x214>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d004      	beq.n	8007ac2 <HAL_SPI_Init+0x26>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a7d      	ldr	r2, [pc, #500]	@ (8007cb4 <HAL_SPI_Init+0x218>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	e000      	b.n	8007ac4 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8007ac2:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a78      	ldr	r2, [pc, #480]	@ (8007cb0 <HAL_SPI_Init+0x214>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d004      	beq.n	8007ade <HAL_SPI_Init+0x42>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a76      	ldr	r2, [pc, #472]	@ (8007cb4 <HAL_SPI_Init+0x218>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d105      	bne.n	8007aea <HAL_SPI_Init+0x4e>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	2b0f      	cmp	r3, #15
 8007ae4:	d901      	bls.n	8007aea <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e0dd      	b.n	8007ca6 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 feb0 	bl	8008850 <SPI_GetPacketSize>
 8007af0:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a6e      	ldr	r2, [pc, #440]	@ (8007cb0 <HAL_SPI_Init+0x214>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d004      	beq.n	8007b06 <HAL_SPI_Init+0x6a>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a6c      	ldr	r2, [pc, #432]	@ (8007cb4 <HAL_SPI_Init+0x218>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d102      	bne.n	8007b0c <HAL_SPI_Init+0x70>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d816      	bhi.n	8007b3a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007b10:	4a69      	ldr	r2, [pc, #420]	@ (8007cb8 <HAL_SPI_Init+0x21c>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d00e      	beq.n	8007b34 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a68      	ldr	r2, [pc, #416]	@ (8007cbc <HAL_SPI_Init+0x220>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d009      	beq.n	8007b34 <HAL_SPI_Init+0x98>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a66      	ldr	r2, [pc, #408]	@ (8007cc0 <HAL_SPI_Init+0x224>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d004      	beq.n	8007b34 <HAL_SPI_Init+0x98>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a65      	ldr	r2, [pc, #404]	@ (8007cc4 <HAL_SPI_Init+0x228>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d104      	bne.n	8007b3e <HAL_SPI_Init+0xa2>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2b10      	cmp	r3, #16
 8007b38:	d901      	bls.n	8007b3e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e0b3      	b.n	8007ca6 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d106      	bne.n	8007b58 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f7fa fb5a 	bl	800220c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f022 0201 	bic.w	r2, r2, #1
 8007b6e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007b7a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	699b      	ldr	r3, [r3, #24]
 8007b80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b84:	d119      	bne.n	8007bba <HAL_SPI_Init+0x11e>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b8e:	d103      	bne.n	8007b98 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d008      	beq.n	8007baa <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d10c      	bne.n	8007bba <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007ba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ba8:	d107      	bne.n	8007bba <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007bb8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00f      	beq.n	8007be6 <HAL_SPI_Init+0x14a>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	2b06      	cmp	r3, #6
 8007bcc:	d90b      	bls.n	8007be6 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	430a      	orrs	r2, r1
 8007be2:	601a      	str	r2, [r3, #0]
 8007be4:	e007      	b.n	8007bf6 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007bf4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	69da      	ldr	r2, [r3, #28]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bfe:	431a      	orrs	r2, r3
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	431a      	orrs	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c08:	ea42 0103 	orr.w	r1, r2, r3
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	430a      	orrs	r2, r1
 8007c16:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	431a      	orrs	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	431a      	orrs	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	695b      	ldr	r3, [r3, #20]
 8007c38:	431a      	orrs	r2, r3
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	431a      	orrs	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	431a      	orrs	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	431a      	orrs	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c56:	431a      	orrs	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c62:	ea42 0103 	orr.w	r1, r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	430a      	orrs	r2, r1
 8007c70:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00a      	beq.n	8007c94 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	430a      	orrs	r2, r1
 8007c92:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	46002000 	.word	0x46002000
 8007cb4:	56002000 	.word	0x56002000
 8007cb8:	40013000 	.word	0x40013000
 8007cbc:	50013000 	.word	0x50013000
 8007cc0:	40003800 	.word	0x40003800
 8007cc4:	50003800 	.word	0x50003800

08007cc8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b088      	sub	sp, #32
 8007ccc:	af02      	add	r7, sp, #8
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	603b      	str	r3, [r7, #0]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3320      	adds	r3, #32
 8007cde:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a90      	ldr	r2, [pc, #576]	@ (8007f28 <HAL_SPI_Transmit+0x260>)
 8007ce6:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ce8:	f7fb fb20 	bl	800332c <HAL_GetTick>
 8007cec:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d001      	beq.n	8007cfe <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	e1f4      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d002      	beq.n	8007d0a <HAL_SPI_Transmit+0x42>
 8007d04:	88fb      	ldrh	r3, [r7, #6]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d101      	bne.n	8007d0e <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e1ec      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d101      	bne.n	8007d1c <HAL_SPI_Transmit+0x54>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	e1e5      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2203      	movs	r2, #3
 8007d28:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	88fa      	ldrh	r2, [r7, #6]
 8007d3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	88fa      	ldrh	r2, [r7, #6]
 8007d46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007d74:	d108      	bne.n	8007d88 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d84:	601a      	str	r2, [r3, #0]
 8007d86:	e009      	b.n	8007d9c <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007d9a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	0c1b      	lsrs	r3, r3, #16
 8007da4:	041b      	lsls	r3, r3, #16
 8007da6:	88f9      	ldrh	r1, [r7, #6]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	6812      	ldr	r2, [r2, #0]
 8007dac:	430b      	orrs	r3, r1
 8007dae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0201 	orr.w	r2, r2, #1
 8007dbe:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10c      	bne.n	8007de8 <HAL_SPI_Transmit+0x120>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dd6:	d107      	bne.n	8007de8 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007de6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	2b0f      	cmp	r3, #15
 8007dee:	d95b      	bls.n	8007ea8 <HAL_SPI_Transmit+0x1e0>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a4d      	ldr	r2, [pc, #308]	@ (8007f2c <HAL_SPI_Transmit+0x264>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d04f      	beq.n	8007e9a <HAL_SPI_Transmit+0x1d2>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a4c      	ldr	r2, [pc, #304]	@ (8007f30 <HAL_SPI_Transmit+0x268>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d04a      	beq.n	8007e9a <HAL_SPI_Transmit+0x1d2>
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a4a      	ldr	r2, [pc, #296]	@ (8007f34 <HAL_SPI_Transmit+0x26c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d045      	beq.n	8007e9a <HAL_SPI_Transmit+0x1d2>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a49      	ldr	r2, [pc, #292]	@ (8007f38 <HAL_SPI_Transmit+0x270>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d147      	bne.n	8007ea8 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007e18:	e03f      	b.n	8007e9a <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d114      	bne.n	8007e52 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	6812      	ldr	r2, [r2, #0]
 8007e32:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e38:	1d1a      	adds	r2, r3, #4
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	3b01      	subs	r3, #1
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007e50:	e023      	b.n	8007e9a <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e52:	f7fb fa6b 	bl	800332c <HAL_GetTick>
 8007e56:	4602      	mov	r2, r0
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	1ad3      	subs	r3, r2, r3
 8007e5c:	683a      	ldr	r2, [r7, #0]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d803      	bhi.n	8007e6a <HAL_SPI_Transmit+0x1a2>
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e68:	d102      	bne.n	8007e70 <HAL_SPI_Transmit+0x1a8>
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d114      	bne.n	8007e9a <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f000 fc1f 	bl	80086b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	e126      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1b9      	bne.n	8007e1a <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007ea6:	e0f9      	b.n	800809c <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	2b07      	cmp	r3, #7
 8007eae:	f240 80ee 	bls.w	800808e <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007eb2:	e067      	b.n	8007f84 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	695b      	ldr	r3, [r3, #20]
 8007eba:	f003 0302 	and.w	r3, r3, #2
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d13c      	bne.n	8007f3c <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d918      	bls.n	8007f00 <HAL_SPI_Transmit+0x238>
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d014      	beq.n	8007f00 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6812      	ldr	r2, [r2, #0]
 8007ee0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ee6:	1d1a      	adds	r2, r3, #4
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	3b02      	subs	r3, #2
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007efe:	e041      	b.n	8007f84 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f04:	881a      	ldrh	r2, [r3, #0]
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f0e:	1c9a      	adds	r2, r3, #2
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007f26:	e02d      	b.n	8007f84 <HAL_SPI_Transmit+0x2bc>
 8007f28:	46002000 	.word	0x46002000
 8007f2c:	40013000 	.word	0x40013000
 8007f30:	50013000 	.word	0x50013000
 8007f34:	40003800 	.word	0x40003800
 8007f38:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f3c:	f7fb f9f6 	bl	800332c <HAL_GetTick>
 8007f40:	4602      	mov	r2, r0
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d803      	bhi.n	8007f54 <HAL_SPI_Transmit+0x28c>
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f52:	d102      	bne.n	8007f5a <HAL_SPI_Transmit+0x292>
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d114      	bne.n	8007f84 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f000 fbaa 	bl	80086b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e0b1      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d191      	bne.n	8007eb4 <HAL_SPI_Transmit+0x1ec>
 8007f90:	e084      	b.n	800809c <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	695b      	ldr	r3, [r3, #20]
 8007f98:	f003 0302 	and.w	r3, r3, #2
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d152      	bne.n	8008046 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	2b03      	cmp	r3, #3
 8007faa:	d918      	bls.n	8007fde <HAL_SPI_Transmit+0x316>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fb0:	2b40      	cmp	r3, #64	@ 0x40
 8007fb2:	d914      	bls.n	8007fde <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6812      	ldr	r2, [r2, #0]
 8007fbe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fc4:	1d1a      	adds	r2, r3, #4
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	3b04      	subs	r3, #4
 8007fd4:	b29a      	uxth	r2, r3
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007fdc:	e057      	b.n	800808e <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d917      	bls.n	800801a <HAL_SPI_Transmit+0x352>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d013      	beq.n	800801a <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ff6:	881a      	ldrh	r2, [r3, #0]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008000:	1c9a      	adds	r2, r3, #2
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800800c:	b29b      	uxth	r3, r3
 800800e:	3b02      	subs	r3, #2
 8008010:	b29a      	uxth	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008018:	e039      	b.n	800808e <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3320      	adds	r3, #32
 8008024:	7812      	ldrb	r2, [r2, #0]
 8008026:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800802c:	1c5a      	adds	r2, r3, #1
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008038:	b29b      	uxth	r3, r3
 800803a:	3b01      	subs	r3, #1
 800803c:	b29a      	uxth	r2, r3
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008044:	e023      	b.n	800808e <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008046:	f7fb f971 	bl	800332c <HAL_GetTick>
 800804a:	4602      	mov	r2, r0
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	683a      	ldr	r2, [r7, #0]
 8008052:	429a      	cmp	r2, r3
 8008054:	d803      	bhi.n	800805e <HAL_SPI_Transmit+0x396>
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805c:	d102      	bne.n	8008064 <HAL_SPI_Transmit+0x39c>
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d114      	bne.n	800808e <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f000 fb25 	bl	80086b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008070:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800808a:	2303      	movs	r3, #3
 800808c:	e02c      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008094:	b29b      	uxth	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	f47f af7b 	bne.w	8007f92 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	2200      	movs	r2, #0
 80080a4:	2108      	movs	r1, #8
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f000 fba4 	bl	80087f4 <SPI_WaitOnFlagUntilTimeout>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d007      	beq.n	80080c2 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080b8:	f043 0220 	orr.w	r2, r3, #32
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f000 faf6 	bl	80086b4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d001      	beq.n	80080e6 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e000      	b.n	80080e8 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 80080e6:	2300      	movs	r3, #0
  }
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3718      	adds	r7, #24
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b088      	sub	sp, #32
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	603b      	str	r3, [r7, #0]
 80080fc:	4613      	mov	r3, r2
 80080fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008104:	095b      	lsrs	r3, r3, #5
 8008106:	b29b      	uxth	r3, r3
 8008108:	3301      	adds	r3, #1
 800810a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	3330      	adds	r3, #48	@ 0x30
 8008112:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a94      	ldr	r2, [pc, #592]	@ (800836c <HAL_SPI_Receive+0x27c>)
 800811a:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800811c:	f7fb f906 	bl	800332c <HAL_GetTick>
 8008120:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b01      	cmp	r3, #1
 800812c:	d001      	beq.n	8008132 <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 800812e:	2302      	movs	r3, #2
 8008130:	e2bc      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d002      	beq.n	800813e <HAL_SPI_Receive+0x4e>
 8008138:	88fb      	ldrh	r3, [r7, #6]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d101      	bne.n	8008142 <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	e2b4      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008148:	2b01      	cmp	r3, #1
 800814a:	d101      	bne.n	8008150 <HAL_SPI_Receive+0x60>
 800814c:	2302      	movs	r3, #2
 800814e:	e2ad      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2204      	movs	r2, #4
 800815c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	68ba      	ldr	r2, [r7, #8]
 800816c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	88fa      	ldrh	r2, [r7, #6]
 8008172:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	88fa      	ldrh	r2, [r7, #6]
 800817a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2200      	movs	r2, #0
 8008188:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2200      	movs	r2, #0
 8008190:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80081a8:	d108      	bne.n	80081bc <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081b8:	601a      	str	r2, [r3, #0]
 80081ba:	e009      	b.n	80081d0 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80081ce:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	0c1b      	lsrs	r3, r3, #16
 80081d8:	041b      	lsls	r3, r3, #16
 80081da:	88f9      	ldrh	r1, [r7, #6]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	6812      	ldr	r2, [r2, #0]
 80081e0:	430b      	orrs	r3, r1
 80081e2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f042 0201 	orr.w	r2, r2, #1
 80081f2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	69db      	ldr	r3, [r3, #28]
 80081fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10c      	bne.n	800821c <HAL_SPI_Receive+0x12c>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800820a:	d107      	bne.n	800821c <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800821a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	2b0f      	cmp	r3, #15
 8008222:	f240 809c 	bls.w	800835e <HAL_SPI_Receive+0x26e>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a51      	ldr	r2, [pc, #324]	@ (8008370 <HAL_SPI_Receive+0x280>)
 800822c:	4293      	cmp	r3, r2
 800822e:	f000 808e 	beq.w	800834e <HAL_SPI_Receive+0x25e>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a4f      	ldr	r2, [pc, #316]	@ (8008374 <HAL_SPI_Receive+0x284>)
 8008238:	4293      	cmp	r3, r2
 800823a:	f000 8088 	beq.w	800834e <HAL_SPI_Receive+0x25e>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a4d      	ldr	r2, [pc, #308]	@ (8008378 <HAL_SPI_Receive+0x288>)
 8008244:	4293      	cmp	r3, r2
 8008246:	f000 8082 	beq.w	800834e <HAL_SPI_Receive+0x25e>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a4b      	ldr	r2, [pc, #300]	@ (800837c <HAL_SPI_Receive+0x28c>)
 8008250:	4293      	cmp	r3, r2
 8008252:	f040 8084 	bne.w	800835e <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008256:	e07a      	b.n	800834e <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	695b      	ldr	r3, [r3, #20]
 800825e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b01      	cmp	r3, #1
 800826c:	d114      	bne.n	8008298 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008276:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008278:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800827e:	1d1a      	adds	r2, r3, #4
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800828a:	b29b      	uxth	r3, r3
 800828c:	3b01      	subs	r3, #1
 800828e:	b29a      	uxth	r2, r3
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008296:	e05a      	b.n	800834e <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800829e:	b29b      	uxth	r3, r3
 80082a0:	8bfa      	ldrh	r2, [r7, #30]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d919      	bls.n	80082da <HAL_SPI_Receive+0x1ea>
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d014      	beq.n	80082da <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80082ba:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082c0:	1d1a      	adds	r2, r3, #4
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	3b01      	subs	r3, #1
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80082d8:	e039      	b.n	800834e <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d010      	beq.n	8008306 <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082f2:	d12c      	bne.n	800834e <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	699a      	ldr	r2, [r3, #24]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008302:	619a      	str	r2, [r3, #24]
 8008304:	e023      	b.n	800834e <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008306:	f7fb f811 	bl	800332c <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	683a      	ldr	r2, [r7, #0]
 8008312:	429a      	cmp	r2, r3
 8008314:	d803      	bhi.n	800831e <HAL_SPI_Receive+0x22e>
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800831c:	d102      	bne.n	8008324 <HAL_SPI_Receive+0x234>
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d114      	bne.n	800834e <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f000 f9c5 	bl	80086b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008330:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e1ae      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008354:	b29b      	uxth	r3, r3
 8008356:	2b00      	cmp	r3, #0
 8008358:	f47f af7e 	bne.w	8008258 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800835c:	e193      	b.n	8008686 <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	2b07      	cmp	r3, #7
 8008364:	f240 8188 	bls.w	8008678 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008368:	e0b0      	b.n	80084cc <HAL_SPI_Receive+0x3dc>
 800836a:	bf00      	nop
 800836c:	46002000 	.word	0x46002000
 8008370:	40013000 	.word	0x40013000
 8008374:	50013000 	.word	0x50013000
 8008378:	40003800 	.word	0x40003800
 800837c:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	695b      	ldr	r3, [r3, #20]
 8008386:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b01      	cmp	r3, #1
 8008394:	d114      	bne.n	80083c0 <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800839a:	69ba      	ldr	r2, [r7, #24]
 800839c:	8812      	ldrh	r2, [r2, #0]
 800839e:	b292      	uxth	r2, r2
 80083a0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083a6:	1c9a      	adds	r2, r3, #2
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	3b01      	subs	r3, #1
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80083be:	e085      	b.n	80084cc <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	8bfa      	ldrh	r2, [r7, #30]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d924      	bls.n	8008418 <HAL_SPI_Receive+0x328>
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d01f      	beq.n	8008418 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083dc:	69ba      	ldr	r2, [r7, #24]
 80083de:	8812      	ldrh	r2, [r2, #0]
 80083e0:	b292      	uxth	r2, r2
 80083e2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083e8:	1c9a      	adds	r2, r3, #2
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083f2:	69ba      	ldr	r2, [r7, #24]
 80083f4:	8812      	ldrh	r2, [r2, #0]
 80083f6:	b292      	uxth	r2, r2
 80083f8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083fe:	1c9a      	adds	r2, r3, #2
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800840a:	b29b      	uxth	r3, r3
 800840c:	3b02      	subs	r3, #2
 800840e:	b29a      	uxth	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008416:	e059      	b.n	80084cc <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800841e:	b29b      	uxth	r3, r3
 8008420:	2b01      	cmp	r3, #1
 8008422:	d119      	bne.n	8008458 <HAL_SPI_Receive+0x368>
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800842a:	2b00      	cmp	r3, #0
 800842c:	d014      	beq.n	8008458 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008432:	69ba      	ldr	r2, [r7, #24]
 8008434:	8812      	ldrh	r2, [r2, #0]
 8008436:	b292      	uxth	r2, r2
 8008438:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800843e:	1c9a      	adds	r2, r3, #2
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800844a:	b29b      	uxth	r3, r3
 800844c:	3b01      	subs	r3, #1
 800844e:	b29a      	uxth	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008456:	e039      	b.n	80084cc <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800845e:	2b00      	cmp	r3, #0
 8008460:	d010      	beq.n	8008484 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800846c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008470:	d12c      	bne.n	80084cc <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	699a      	ldr	r2, [r3, #24]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008480:	619a      	str	r2, [r3, #24]
 8008482:	e023      	b.n	80084cc <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008484:	f7fa ff52 	bl	800332c <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	683a      	ldr	r2, [r7, #0]
 8008490:	429a      	cmp	r2, r3
 8008492:	d803      	bhi.n	800849c <HAL_SPI_Receive+0x3ac>
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849a:	d102      	bne.n	80084a2 <HAL_SPI_Receive+0x3b2>
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d114      	bne.n	80084cc <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 f906 	bl	80086b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e0ef      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	f47f af53 	bne.w	8008380 <HAL_SPI_Receive+0x290>
 80084da:	e0d4      	b.n	8008686 <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d117      	bne.n	8008522 <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084fe:	7812      	ldrb	r2, [r2, #0]
 8008500:	b2d2      	uxtb	r2, r2
 8008502:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008508:	1c5a      	adds	r2, r3, #1
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008514:	b29b      	uxth	r3, r3
 8008516:	3b01      	subs	r3, #1
 8008518:	b29a      	uxth	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008520:	e0aa      	b.n	8008678 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008528:	b29b      	uxth	r3, r3
 800852a:	8bfa      	ldrh	r2, [r7, #30]
 800852c:	429a      	cmp	r2, r3
 800852e:	d946      	bls.n	80085be <HAL_SPI_Receive+0x4ce>
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008536:	2b00      	cmp	r3, #0
 8008538:	d041      	beq.n	80085be <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008546:	7812      	ldrb	r2, [r2, #0]
 8008548:	b2d2      	uxtb	r2, r2
 800854a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008550:	1c5a      	adds	r2, r3, #1
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008562:	7812      	ldrb	r2, [r2, #0]
 8008564:	b2d2      	uxtb	r2, r2
 8008566:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800856c:	1c5a      	adds	r2, r3, #1
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800857e:	7812      	ldrb	r2, [r2, #0]
 8008580:	b2d2      	uxtb	r2, r2
 8008582:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008588:	1c5a      	adds	r2, r3, #1
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800859a:	7812      	ldrb	r2, [r2, #0]
 800859c:	b2d2      	uxtb	r2, r2
 800859e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085a4:	1c5a      	adds	r2, r3, #1
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	3b04      	subs	r3, #4
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80085bc:	e05c      	b.n	8008678 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	2b03      	cmp	r3, #3
 80085c8:	d81c      	bhi.n	8008604 <HAL_SPI_Receive+0x514>
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d017      	beq.n	8008604 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085e0:	7812      	ldrb	r2, [r2, #0]
 80085e2:	b2d2      	uxtb	r2, r2
 80085e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085ea:	1c5a      	adds	r2, r3, #1
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8008602:	e039      	b.n	8008678 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800860a:	2b00      	cmp	r3, #0
 800860c:	d010      	beq.n	8008630 <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800861c:	d12c      	bne.n	8008678 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	699a      	ldr	r2, [r3, #24]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800862c:	619a      	str	r2, [r3, #24]
 800862e:	e023      	b.n	8008678 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008630:	f7fa fe7c 	bl	800332c <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	429a      	cmp	r2, r3
 800863e:	d803      	bhi.n	8008648 <HAL_SPI_Receive+0x558>
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008646:	d102      	bne.n	800864e <HAL_SPI_Receive+0x55e>
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d114      	bne.n	8008678 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f000 f830 	bl	80086b4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800865a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8008674:	2303      	movs	r3, #3
 8008676:	e019      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800867e:	b29b      	uxth	r3, r3
 8008680:	2b00      	cmp	r3, #0
 8008682:	f47f af2b 	bne.w	80084dc <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f000 f814 	bl	80086b4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d001      	beq.n	80086aa <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e000      	b.n	80086ac <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 80086aa:	2300      	movs	r3, #0
  }
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3720      	adds	r7, #32
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b085      	sub	sp, #20
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	699a      	ldr	r2, [r3, #24]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0208 	orr.w	r2, r2, #8
 80086d2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	699a      	ldr	r2, [r3, #24]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f042 0210 	orr.w	r2, r2, #16
 80086e2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f022 0201 	bic.w	r2, r2, #1
 80086f2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	6812      	ldr	r2, [r2, #0]
 80086fe:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008702:	f023 0303 	bic.w	r3, r3, #3
 8008706:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	689a      	ldr	r2, [r3, #8]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008716:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800871e:	b2db      	uxtb	r3, r3
 8008720:	2b04      	cmp	r3, #4
 8008722:	d014      	beq.n	800874e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f003 0320 	and.w	r3, r3, #32
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00f      	beq.n	800874e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008734:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	699a      	ldr	r2, [r3, #24]
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f042 0220 	orr.w	r2, r2, #32
 800874c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008754:	b2db      	uxtb	r3, r3
 8008756:	2b03      	cmp	r3, #3
 8008758:	d014      	beq.n	8008784 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00f      	beq.n	8008784 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800876a:	f043 0204 	orr.w	r2, r3, #4
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	699a      	ldr	r2, [r3, #24]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008782:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00f      	beq.n	80087ae <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008794:	f043 0201 	orr.w	r2, r3, #1
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	699a      	ldr	r2, [r3, #24]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087ac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00f      	beq.n	80087d8 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087be:	f043 0208 	orr.w	r2, r3, #8
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	699a      	ldr	r2, [r3, #24]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087d6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 80087e8:	bf00      	nop
 80087ea:	3714      	adds	r7, #20
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	603b      	str	r3, [r7, #0]
 8008800:	4613      	mov	r3, r2
 8008802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008804:	e010      	b.n	8008828 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008806:	f7fa fd91 	bl	800332c <HAL_GetTick>
 800880a:	4602      	mov	r2, r0
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	1ad3      	subs	r3, r2, r3
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d803      	bhi.n	800881e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800881c:	d102      	bne.n	8008824 <SPI_WaitOnFlagUntilTimeout+0x30>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d101      	bne.n	8008828 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008824:	2303      	movs	r3, #3
 8008826:	e00f      	b.n	8008848 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	695a      	ldr	r2, [r3, #20]
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	4013      	ands	r3, r2
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	429a      	cmp	r2, r3
 8008836:	bf0c      	ite	eq
 8008838:	2301      	moveq	r3, #1
 800883a:	2300      	movne	r3, #0
 800883c:	b2db      	uxtb	r3, r3
 800883e:	461a      	mov	r2, r3
 8008840:	79fb      	ldrb	r3, [r7, #7]
 8008842:	429a      	cmp	r2, r3
 8008844:	d0df      	beq.n	8008806 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	3710      	adds	r7, #16
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008850:	b480      	push	{r7}
 8008852:	b085      	sub	sp, #20
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800885c:	095b      	lsrs	r3, r3, #5
 800885e:	3301      	adds	r3, #1
 8008860:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	3307      	adds	r3, #7
 800886e:	08db      	lsrs	r3, r3, #3
 8008870:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	fb02 f303 	mul.w	r3, r2, r3
}
 800887a:	4618      	mov	r0, r3
 800887c:	3714      	adds	r7, #20
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr

08008886 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008886:	b480      	push	{r7}
 8008888:	b083      	sub	sp, #12
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
 800888e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008896:	b2db      	uxtb	r3, r3
 8008898:	2b01      	cmp	r3, #1
 800889a:	d12e      	bne.n	80088fa <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d101      	bne.n	80088aa <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 80088a6:	2302      	movs	r3, #2
 80088a8:	e028      	b.n	80088fc <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2201      	movs	r2, #1
 80088ae:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2202      	movs	r2, #2
 80088b6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 0201 	bic.w	r2, r2, #1
 80088c8:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80088d6:	ea42 0103 	orr.w	r1, r2, r3
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	689a      	ldr	r2, [r3, #8]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	430a      	orrs	r2, r1
 80088e4:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2201      	movs	r2, #1
 80088ea:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80088f6:	2300      	movs	r3, #0
 80088f8:	e000      	b.n	80088fc <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 80088fa:	2301      	movs	r3, #1
  }
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	370c      	adds	r7, #12
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr

08008908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b082      	sub	sp, #8
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d101      	bne.n	800891a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	e049      	b.n	80089ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008920:	b2db      	uxtb	r3, r3
 8008922:	2b00      	cmp	r3, #0
 8008924:	d106      	bne.n	8008934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f7f9 fd26 	bl	8002380 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2202      	movs	r2, #2
 8008938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	3304      	adds	r3, #4
 8008944:	4619      	mov	r1, r3
 8008946:	4610      	mov	r0, r2
 8008948:	f000 fbfe 	bl	8009148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2201      	movs	r2, #1
 8008958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2201      	movs	r2, #1
 80089a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3708      	adds	r7, #8
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b082      	sub	sp, #8
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d101      	bne.n	80089c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e049      	b.n	8008a5c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d106      	bne.n	80089e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 f841 	bl	8008a64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2202      	movs	r2, #2
 80089e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	3304      	adds	r3, #4
 80089f2:	4619      	mov	r1, r3
 80089f4:	4610      	mov	r0, r2
 80089f6:	f000 fba7 	bl	8009148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2201      	movs	r2, #1
 80089fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2201      	movs	r2, #1
 8008a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2201      	movs	r2, #1
 8008a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2201      	movs	r2, #1
 8008a46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2201      	movs	r2, #1
 8008a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3708      	adds	r7, #8
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b084      	sub	sp, #16
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d109      	bne.n	8008a9c <HAL_TIM_PWM_Start+0x24>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	bf14      	ite	ne
 8008a94:	2301      	movne	r3, #1
 8008a96:	2300      	moveq	r3, #0
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	e03c      	b.n	8008b16 <HAL_TIM_PWM_Start+0x9e>
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	2b04      	cmp	r3, #4
 8008aa0:	d109      	bne.n	8008ab6 <HAL_TIM_PWM_Start+0x3e>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	bf14      	ite	ne
 8008aae:	2301      	movne	r3, #1
 8008ab0:	2300      	moveq	r3, #0
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	e02f      	b.n	8008b16 <HAL_TIM_PWM_Start+0x9e>
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	2b08      	cmp	r3, #8
 8008aba:	d109      	bne.n	8008ad0 <HAL_TIM_PWM_Start+0x58>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	bf14      	ite	ne
 8008ac8:	2301      	movne	r3, #1
 8008aca:	2300      	moveq	r3, #0
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	e022      	b.n	8008b16 <HAL_TIM_PWM_Start+0x9e>
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	2b0c      	cmp	r3, #12
 8008ad4:	d109      	bne.n	8008aea <HAL_TIM_PWM_Start+0x72>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	bf14      	ite	ne
 8008ae2:	2301      	movne	r3, #1
 8008ae4:	2300      	moveq	r3, #0
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	e015      	b.n	8008b16 <HAL_TIM_PWM_Start+0x9e>
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	2b10      	cmp	r3, #16
 8008aee:	d109      	bne.n	8008b04 <HAL_TIM_PWM_Start+0x8c>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	bf14      	ite	ne
 8008afc:	2301      	movne	r3, #1
 8008afe:	2300      	moveq	r3, #0
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	e008      	b.n	8008b16 <HAL_TIM_PWM_Start+0x9e>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	bf14      	ite	ne
 8008b10:	2301      	movne	r3, #1
 8008b12:	2300      	moveq	r3, #0
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d001      	beq.n	8008b1e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e0d8      	b.n	8008cd0 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d104      	bne.n	8008b2e <HAL_TIM_PWM_Start+0xb6>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2202      	movs	r2, #2
 8008b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b2c:	e023      	b.n	8008b76 <HAL_TIM_PWM_Start+0xfe>
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	2b04      	cmp	r3, #4
 8008b32:	d104      	bne.n	8008b3e <HAL_TIM_PWM_Start+0xc6>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2202      	movs	r2, #2
 8008b38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b3c:	e01b      	b.n	8008b76 <HAL_TIM_PWM_Start+0xfe>
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	2b08      	cmp	r3, #8
 8008b42:	d104      	bne.n	8008b4e <HAL_TIM_PWM_Start+0xd6>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2202      	movs	r2, #2
 8008b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b4c:	e013      	b.n	8008b76 <HAL_TIM_PWM_Start+0xfe>
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b0c      	cmp	r3, #12
 8008b52:	d104      	bne.n	8008b5e <HAL_TIM_PWM_Start+0xe6>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2202      	movs	r2, #2
 8008b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b5c:	e00b      	b.n	8008b76 <HAL_TIM_PWM_Start+0xfe>
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2b10      	cmp	r3, #16
 8008b62:	d104      	bne.n	8008b6e <HAL_TIM_PWM_Start+0xf6>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2202      	movs	r2, #2
 8008b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b6c:	e003      	b.n	8008b76 <HAL_TIM_PWM_Start+0xfe>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2202      	movs	r2, #2
 8008b72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	6839      	ldr	r1, [r7, #0]
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f001 f8bd 	bl	8009cfe <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a53      	ldr	r2, [pc, #332]	@ (8008cd8 <HAL_TIM_PWM_Start+0x260>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d02c      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a52      	ldr	r2, [pc, #328]	@ (8008cdc <HAL_TIM_PWM_Start+0x264>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d027      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a50      	ldr	r2, [pc, #320]	@ (8008ce0 <HAL_TIM_PWM_Start+0x268>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d022      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a4f      	ldr	r2, [pc, #316]	@ (8008ce4 <HAL_TIM_PWM_Start+0x26c>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d01d      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a4d      	ldr	r2, [pc, #308]	@ (8008ce8 <HAL_TIM_PWM_Start+0x270>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d018      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a4c      	ldr	r2, [pc, #304]	@ (8008cec <HAL_TIM_PWM_Start+0x274>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d013      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a4a      	ldr	r2, [pc, #296]	@ (8008cf0 <HAL_TIM_PWM_Start+0x278>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d00e      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a49      	ldr	r2, [pc, #292]	@ (8008cf4 <HAL_TIM_PWM_Start+0x27c>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d009      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a47      	ldr	r2, [pc, #284]	@ (8008cf8 <HAL_TIM_PWM_Start+0x280>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d004      	beq.n	8008be8 <HAL_TIM_PWM_Start+0x170>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a46      	ldr	r2, [pc, #280]	@ (8008cfc <HAL_TIM_PWM_Start+0x284>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d101      	bne.n	8008bec <HAL_TIM_PWM_Start+0x174>
 8008be8:	2301      	movs	r3, #1
 8008bea:	e000      	b.n	8008bee <HAL_TIM_PWM_Start+0x176>
 8008bec:	2300      	movs	r3, #0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d007      	beq.n	8008c02 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a34      	ldr	r2, [pc, #208]	@ (8008cd8 <HAL_TIM_PWM_Start+0x260>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d040      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a32      	ldr	r2, [pc, #200]	@ (8008cdc <HAL_TIM_PWM_Start+0x264>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d03b      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c1e:	d036      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c28:	d031      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a34      	ldr	r2, [pc, #208]	@ (8008d00 <HAL_TIM_PWM_Start+0x288>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d02c      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a32      	ldr	r2, [pc, #200]	@ (8008d04 <HAL_TIM_PWM_Start+0x28c>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d027      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a31      	ldr	r2, [pc, #196]	@ (8008d08 <HAL_TIM_PWM_Start+0x290>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d022      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8008d0c <HAL_TIM_PWM_Start+0x294>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d01d      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a2e      	ldr	r2, [pc, #184]	@ (8008d10 <HAL_TIM_PWM_Start+0x298>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d018      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a2c      	ldr	r2, [pc, #176]	@ (8008d14 <HAL_TIM_PWM_Start+0x29c>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d013      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a1d      	ldr	r2, [pc, #116]	@ (8008ce0 <HAL_TIM_PWM_Start+0x268>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d00e      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a1b      	ldr	r2, [pc, #108]	@ (8008ce4 <HAL_TIM_PWM_Start+0x26c>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d009      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008ce8 <HAL_TIM_PWM_Start+0x270>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d004      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x216>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a18      	ldr	r2, [pc, #96]	@ (8008cec <HAL_TIM_PWM_Start+0x274>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d115      	bne.n	8008cba <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689a      	ldr	r2, [r3, #8]
 8008c94:	4b20      	ldr	r3, [pc, #128]	@ (8008d18 <HAL_TIM_PWM_Start+0x2a0>)
 8008c96:	4013      	ands	r3, r2
 8008c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b06      	cmp	r3, #6
 8008c9e:	d015      	beq.n	8008ccc <HAL_TIM_PWM_Start+0x254>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ca6:	d011      	beq.n	8008ccc <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f042 0201 	orr.w	r2, r2, #1
 8008cb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cb8:	e008      	b.n	8008ccc <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f042 0201 	orr.w	r2, r2, #1
 8008cc8:	601a      	str	r2, [r3, #0]
 8008cca:	e000      	b.n	8008cce <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ccc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}
 8008cd8:	40012c00 	.word	0x40012c00
 8008cdc:	50012c00 	.word	0x50012c00
 8008ce0:	40013400 	.word	0x40013400
 8008ce4:	50013400 	.word	0x50013400
 8008ce8:	40014000 	.word	0x40014000
 8008cec:	50014000 	.word	0x50014000
 8008cf0:	40014400 	.word	0x40014400
 8008cf4:	50014400 	.word	0x50014400
 8008cf8:	40014800 	.word	0x40014800
 8008cfc:	50014800 	.word	0x50014800
 8008d00:	40000400 	.word	0x40000400
 8008d04:	50000400 	.word	0x50000400
 8008d08:	40000800 	.word	0x40000800
 8008d0c:	50000800 	.word	0x50000800
 8008d10:	40000c00 	.word	0x40000c00
 8008d14:	50000c00 	.word	0x50000c00
 8008d18:	00010007 	.word	0x00010007

08008d1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b086      	sub	sp, #24
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	d101      	bne.n	8008d3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d36:	2302      	movs	r3, #2
 8008d38:	e0ff      	b.n	8008f3a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b14      	cmp	r3, #20
 8008d46:	f200 80f0 	bhi.w	8008f2a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d50:	08008da5 	.word	0x08008da5
 8008d54:	08008f2b 	.word	0x08008f2b
 8008d58:	08008f2b 	.word	0x08008f2b
 8008d5c:	08008f2b 	.word	0x08008f2b
 8008d60:	08008de5 	.word	0x08008de5
 8008d64:	08008f2b 	.word	0x08008f2b
 8008d68:	08008f2b 	.word	0x08008f2b
 8008d6c:	08008f2b 	.word	0x08008f2b
 8008d70:	08008e27 	.word	0x08008e27
 8008d74:	08008f2b 	.word	0x08008f2b
 8008d78:	08008f2b 	.word	0x08008f2b
 8008d7c:	08008f2b 	.word	0x08008f2b
 8008d80:	08008e67 	.word	0x08008e67
 8008d84:	08008f2b 	.word	0x08008f2b
 8008d88:	08008f2b 	.word	0x08008f2b
 8008d8c:	08008f2b 	.word	0x08008f2b
 8008d90:	08008ea9 	.word	0x08008ea9
 8008d94:	08008f2b 	.word	0x08008f2b
 8008d98:	08008f2b 	.word	0x08008f2b
 8008d9c:	08008f2b 	.word	0x08008f2b
 8008da0:	08008ee9 	.word	0x08008ee9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68b9      	ldr	r1, [r7, #8]
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 facc 	bl	8009348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	699a      	ldr	r2, [r3, #24]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f042 0208 	orr.w	r2, r2, #8
 8008dbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	699a      	ldr	r2, [r3, #24]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f022 0204 	bic.w	r2, r2, #4
 8008dce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	6999      	ldr	r1, [r3, #24]
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	691a      	ldr	r2, [r3, #16]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	430a      	orrs	r2, r1
 8008de0:	619a      	str	r2, [r3, #24]
      break;
 8008de2:	e0a5      	b.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	68b9      	ldr	r1, [r7, #8]
 8008dea:	4618      	mov	r0, r3
 8008dec:	f000 fb70 	bl	80094d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	699a      	ldr	r2, [r3, #24]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	699a      	ldr	r2, [r3, #24]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	6999      	ldr	r1, [r3, #24]
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	021a      	lsls	r2, r3, #8
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	430a      	orrs	r2, r1
 8008e22:	619a      	str	r2, [r3, #24]
      break;
 8008e24:	e084      	b.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68b9      	ldr	r1, [r7, #8]
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f000 fc01 	bl	8009634 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	69da      	ldr	r2, [r3, #28]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f042 0208 	orr.w	r2, r2, #8
 8008e40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	69da      	ldr	r2, [r3, #28]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f022 0204 	bic.w	r2, r2, #4
 8008e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	69d9      	ldr	r1, [r3, #28]
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	691a      	ldr	r2, [r3, #16]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	430a      	orrs	r2, r1
 8008e62:	61da      	str	r2, [r3, #28]
      break;
 8008e64:	e064      	b.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68b9      	ldr	r1, [r7, #8]
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f000 fc91 	bl	8009794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	69da      	ldr	r2, [r3, #28]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	69da      	ldr	r2, [r3, #28]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	69d9      	ldr	r1, [r3, #28]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	021a      	lsls	r2, r3, #8
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	61da      	str	r2, [r3, #28]
      break;
 8008ea6:	e043      	b.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68b9      	ldr	r1, [r7, #8]
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 fd22 	bl	80098f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f042 0208 	orr.w	r2, r2, #8
 8008ec2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f022 0204 	bic.w	r2, r2, #4
 8008ed2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	691a      	ldr	r2, [r3, #16]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	430a      	orrs	r2, r1
 8008ee4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008ee6:	e023      	b.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68b9      	ldr	r1, [r7, #8]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f000 fd84 	bl	80099fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f02:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f12:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	691b      	ldr	r3, [r3, #16]
 8008f1e:	021a      	lsls	r2, r3, #8
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	430a      	orrs	r2, r1
 8008f26:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008f28:	e002      	b.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	75fb      	strb	r3, [r7, #23]
      break;
 8008f2e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3718      	adds	r7, #24
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop

08008f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d101      	bne.n	8008f60 <HAL_TIM_ConfigClockSource+0x1c>
 8008f5c:	2302      	movs	r3, #2
 8008f5e:	e0e6      	b.n	800912e <HAL_TIM_ConfigClockSource+0x1ea>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008f7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68ba      	ldr	r2, [r7, #8]
 8008f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a67      	ldr	r2, [pc, #412]	@ (8009138 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	f000 80b1 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8008fa0:	4a65      	ldr	r2, [pc, #404]	@ (8009138 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	f200 80b6 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8008fa8:	4a64      	ldr	r2, [pc, #400]	@ (800913c <HAL_TIM_ConfigClockSource+0x1f8>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	f000 80a9 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8008fb0:	4a62      	ldr	r2, [pc, #392]	@ (800913c <HAL_TIM_ConfigClockSource+0x1f8>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	f200 80ae 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8008fb8:	4a61      	ldr	r2, [pc, #388]	@ (8009140 <HAL_TIM_ConfigClockSource+0x1fc>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	f000 80a1 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8008fc0:	4a5f      	ldr	r2, [pc, #380]	@ (8009140 <HAL_TIM_ConfigClockSource+0x1fc>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	f200 80a6 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8008fc8:	4a5e      	ldr	r2, [pc, #376]	@ (8009144 <HAL_TIM_ConfigClockSource+0x200>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	f000 8099 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8008fd0:	4a5c      	ldr	r2, [pc, #368]	@ (8009144 <HAL_TIM_ConfigClockSource+0x200>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	f200 809e 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8008fd8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008fdc:	f000 8091 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8008fe0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008fe4:	f200 8096 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8008fe8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fec:	f000 8089 	beq.w	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8008ff0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ff4:	f200 808e 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8008ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ffc:	d03e      	beq.n	800907c <HAL_TIM_ConfigClockSource+0x138>
 8008ffe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009002:	f200 8087 	bhi.w	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8009006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800900a:	f000 8086 	beq.w	800911a <HAL_TIM_ConfigClockSource+0x1d6>
 800900e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009012:	d87f      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8009014:	2b70      	cmp	r3, #112	@ 0x70
 8009016:	d01a      	beq.n	800904e <HAL_TIM_ConfigClockSource+0x10a>
 8009018:	2b70      	cmp	r3, #112	@ 0x70
 800901a:	d87b      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 800901c:	2b60      	cmp	r3, #96	@ 0x60
 800901e:	d050      	beq.n	80090c2 <HAL_TIM_ConfigClockSource+0x17e>
 8009020:	2b60      	cmp	r3, #96	@ 0x60
 8009022:	d877      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8009024:	2b50      	cmp	r3, #80	@ 0x50
 8009026:	d03c      	beq.n	80090a2 <HAL_TIM_ConfigClockSource+0x15e>
 8009028:	2b50      	cmp	r3, #80	@ 0x50
 800902a:	d873      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 800902c:	2b40      	cmp	r3, #64	@ 0x40
 800902e:	d058      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x19e>
 8009030:	2b40      	cmp	r3, #64	@ 0x40
 8009032:	d86f      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8009034:	2b30      	cmp	r3, #48	@ 0x30
 8009036:	d064      	beq.n	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8009038:	2b30      	cmp	r3, #48	@ 0x30
 800903a:	d86b      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 800903c:	2b20      	cmp	r3, #32
 800903e:	d060      	beq.n	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8009040:	2b20      	cmp	r3, #32
 8009042:	d867      	bhi.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
 8009044:	2b00      	cmp	r3, #0
 8009046:	d05c      	beq.n	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 8009048:	2b10      	cmp	r3, #16
 800904a:	d05a      	beq.n	8009102 <HAL_TIM_ConfigClockSource+0x1be>
 800904c:	e062      	b.n	8009114 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800905e:	f000 fe2e 	bl	8009cbe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009070:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68ba      	ldr	r2, [r7, #8]
 8009078:	609a      	str	r2, [r3, #8]
      break;
 800907a:	e04f      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800908c:	f000 fe17 	bl	8009cbe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	689a      	ldr	r2, [r3, #8]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800909e:	609a      	str	r2, [r3, #8]
      break;
 80090a0:	e03c      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ae:	461a      	mov	r2, r3
 80090b0:	f000 fd28 	bl	8009b04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2150      	movs	r1, #80	@ 0x50
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fde2 	bl	8009c84 <TIM_ITRx_SetConfig>
      break;
 80090c0:	e02c      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80090ce:	461a      	mov	r2, r3
 80090d0:	f000 fd8a 	bl	8009be8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2160      	movs	r1, #96	@ 0x60
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 fdd2 	bl	8009c84 <TIM_ITRx_SetConfig>
      break;
 80090e0:	e01c      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ee:	461a      	mov	r2, r3
 80090f0:	f000 fd08 	bl	8009b04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2140      	movs	r1, #64	@ 0x40
 80090fa:	4618      	mov	r0, r3
 80090fc:	f000 fdc2 	bl	8009c84 <TIM_ITRx_SetConfig>
      break;
 8009100:	e00c      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4619      	mov	r1, r3
 800910c:	4610      	mov	r0, r2
 800910e:	f000 fdb9 	bl	8009c84 <TIM_ITRx_SetConfig>
      break;
 8009112:	e003      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8009114:	2301      	movs	r3, #1
 8009116:	73fb      	strb	r3, [r7, #15]
      break;
 8009118:	e000      	b.n	800911c <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800911a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800912c:	7bfb      	ldrb	r3, [r7, #15]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	00100070 	.word	0x00100070
 800913c:	00100040 	.word	0x00100040
 8009140:	00100030 	.word	0x00100030
 8009144:	00100020 	.word	0x00100020

08009148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a6b      	ldr	r2, [pc, #428]	@ (8009308 <TIM_Base_SetConfig+0x1c0>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d02b      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a6a      	ldr	r2, [pc, #424]	@ (800930c <TIM_Base_SetConfig+0x1c4>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d027      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800916e:	d023      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009176:	d01f      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	4a65      	ldr	r2, [pc, #404]	@ (8009310 <TIM_Base_SetConfig+0x1c8>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d01b      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	4a64      	ldr	r2, [pc, #400]	@ (8009314 <TIM_Base_SetConfig+0x1cc>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d017      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	4a63      	ldr	r2, [pc, #396]	@ (8009318 <TIM_Base_SetConfig+0x1d0>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d013      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4a62      	ldr	r2, [pc, #392]	@ (800931c <TIM_Base_SetConfig+0x1d4>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d00f      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a61      	ldr	r2, [pc, #388]	@ (8009320 <TIM_Base_SetConfig+0x1d8>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d00b      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a60      	ldr	r2, [pc, #384]	@ (8009324 <TIM_Base_SetConfig+0x1dc>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d007      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4a5f      	ldr	r2, [pc, #380]	@ (8009328 <TIM_Base_SetConfig+0x1e0>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d003      	beq.n	80091b8 <TIM_Base_SetConfig+0x70>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4a5e      	ldr	r2, [pc, #376]	@ (800932c <TIM_Base_SetConfig+0x1e4>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d108      	bne.n	80091ca <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a4e      	ldr	r2, [pc, #312]	@ (8009308 <TIM_Base_SetConfig+0x1c0>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d043      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a4d      	ldr	r2, [pc, #308]	@ (800930c <TIM_Base_SetConfig+0x1c4>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d03f      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091e0:	d03b      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091e8:	d037      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a48      	ldr	r2, [pc, #288]	@ (8009310 <TIM_Base_SetConfig+0x1c8>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d033      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a47      	ldr	r2, [pc, #284]	@ (8009314 <TIM_Base_SetConfig+0x1cc>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d02f      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a46      	ldr	r2, [pc, #280]	@ (8009318 <TIM_Base_SetConfig+0x1d0>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d02b      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a45      	ldr	r2, [pc, #276]	@ (800931c <TIM_Base_SetConfig+0x1d4>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d027      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a44      	ldr	r2, [pc, #272]	@ (8009320 <TIM_Base_SetConfig+0x1d8>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d023      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a43      	ldr	r2, [pc, #268]	@ (8009324 <TIM_Base_SetConfig+0x1dc>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d01f      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	4a42      	ldr	r2, [pc, #264]	@ (8009328 <TIM_Base_SetConfig+0x1e0>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d01b      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4a41      	ldr	r2, [pc, #260]	@ (800932c <TIM_Base_SetConfig+0x1e4>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d017      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a40      	ldr	r2, [pc, #256]	@ (8009330 <TIM_Base_SetConfig+0x1e8>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d013      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a3f      	ldr	r2, [pc, #252]	@ (8009334 <TIM_Base_SetConfig+0x1ec>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d00f      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a3e      	ldr	r2, [pc, #248]	@ (8009338 <TIM_Base_SetConfig+0x1f0>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d00b      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a3d      	ldr	r2, [pc, #244]	@ (800933c <TIM_Base_SetConfig+0x1f4>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d007      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4a3c      	ldr	r2, [pc, #240]	@ (8009340 <TIM_Base_SetConfig+0x1f8>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d003      	beq.n	800925a <TIM_Base_SetConfig+0x112>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a3b      	ldr	r2, [pc, #236]	@ (8009344 <TIM_Base_SetConfig+0x1fc>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d108      	bne.n	800926c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	4313      	orrs	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	695b      	ldr	r3, [r3, #20]
 8009276:	4313      	orrs	r3, r2
 8009278:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	689a      	ldr	r2, [r3, #8]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a1e      	ldr	r2, [pc, #120]	@ (8009308 <TIM_Base_SetConfig+0x1c0>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d023      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4a1d      	ldr	r2, [pc, #116]	@ (800930c <TIM_Base_SetConfig+0x1c4>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d01f      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4a22      	ldr	r2, [pc, #136]	@ (8009328 <TIM_Base_SetConfig+0x1e0>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d01b      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a21      	ldr	r2, [pc, #132]	@ (800932c <TIM_Base_SetConfig+0x1e4>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d017      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a20      	ldr	r2, [pc, #128]	@ (8009330 <TIM_Base_SetConfig+0x1e8>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d013      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a1f      	ldr	r2, [pc, #124]	@ (8009334 <TIM_Base_SetConfig+0x1ec>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d00f      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4a1e      	ldr	r2, [pc, #120]	@ (8009338 <TIM_Base_SetConfig+0x1f0>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d00b      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	4a1d      	ldr	r2, [pc, #116]	@ (800933c <TIM_Base_SetConfig+0x1f4>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d007      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a1c      	ldr	r2, [pc, #112]	@ (8009340 <TIM_Base_SetConfig+0x1f8>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d003      	beq.n	80092da <TIM_Base_SetConfig+0x192>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a1b      	ldr	r2, [pc, #108]	@ (8009344 <TIM_Base_SetConfig+0x1fc>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d103      	bne.n	80092e2 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	691a      	ldr	r2, [r3, #16]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f043 0204 	orr.w	r2, r3, #4
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2201      	movs	r2, #1
 80092f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	601a      	str	r2, [r3, #0]
}
 80092fa:	bf00      	nop
 80092fc:	3714      	adds	r7, #20
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr
 8009306:	bf00      	nop
 8009308:	40012c00 	.word	0x40012c00
 800930c:	50012c00 	.word	0x50012c00
 8009310:	40000400 	.word	0x40000400
 8009314:	50000400 	.word	0x50000400
 8009318:	40000800 	.word	0x40000800
 800931c:	50000800 	.word	0x50000800
 8009320:	40000c00 	.word	0x40000c00
 8009324:	50000c00 	.word	0x50000c00
 8009328:	40013400 	.word	0x40013400
 800932c:	50013400 	.word	0x50013400
 8009330:	40014000 	.word	0x40014000
 8009334:	50014000 	.word	0x50014000
 8009338:	40014400 	.word	0x40014400
 800933c:	50014400 	.word	0x50014400
 8009340:	40014800 	.word	0x40014800
 8009344:	50014800 	.word	0x50014800

08009348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a1b      	ldr	r3, [r3, #32]
 800935c:	f023 0201 	bic.w	r2, r3, #1
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800937a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f023 0303 	bic.w	r3, r3, #3
 8009382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	68fa      	ldr	r2, [r7, #12]
 800938a:	4313      	orrs	r3, r2
 800938c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	f023 0302 	bic.w	r3, r3, #2
 8009394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	4313      	orrs	r3, r2
 800939e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4a41      	ldr	r2, [pc, #260]	@ (80094a8 <TIM_OC1_SetConfig+0x160>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d023      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a40      	ldr	r2, [pc, #256]	@ (80094ac <TIM_OC1_SetConfig+0x164>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d01f      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	4a3f      	ldr	r2, [pc, #252]	@ (80094b0 <TIM_OC1_SetConfig+0x168>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d01b      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	4a3e      	ldr	r2, [pc, #248]	@ (80094b4 <TIM_OC1_SetConfig+0x16c>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d017      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a3d      	ldr	r2, [pc, #244]	@ (80094b8 <TIM_OC1_SetConfig+0x170>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d013      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a3c      	ldr	r2, [pc, #240]	@ (80094bc <TIM_OC1_SetConfig+0x174>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d00f      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a3b      	ldr	r2, [pc, #236]	@ (80094c0 <TIM_OC1_SetConfig+0x178>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d00b      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a3a      	ldr	r2, [pc, #232]	@ (80094c4 <TIM_OC1_SetConfig+0x17c>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d007      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a39      	ldr	r2, [pc, #228]	@ (80094c8 <TIM_OC1_SetConfig+0x180>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d003      	beq.n	80093f0 <TIM_OC1_SetConfig+0xa8>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a38      	ldr	r2, [pc, #224]	@ (80094cc <TIM_OC1_SetConfig+0x184>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d10e      	bne.n	800940e <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6a1b      	ldr	r3, [r3, #32]
 80093f4:	f023 0204 	bic.w	r2, r3, #4
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	f023 0308 	bic.w	r3, r3, #8
 8009402:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	697a      	ldr	r2, [r7, #20]
 800940a:	4313      	orrs	r3, r2
 800940c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a25      	ldr	r2, [pc, #148]	@ (80094a8 <TIM_OC1_SetConfig+0x160>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d023      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a24      	ldr	r2, [pc, #144]	@ (80094ac <TIM_OC1_SetConfig+0x164>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d01f      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a23      	ldr	r2, [pc, #140]	@ (80094b0 <TIM_OC1_SetConfig+0x168>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d01b      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a22      	ldr	r2, [pc, #136]	@ (80094b4 <TIM_OC1_SetConfig+0x16c>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d017      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a21      	ldr	r2, [pc, #132]	@ (80094b8 <TIM_OC1_SetConfig+0x170>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d013      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a20      	ldr	r2, [pc, #128]	@ (80094bc <TIM_OC1_SetConfig+0x174>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d00f      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a1f      	ldr	r2, [pc, #124]	@ (80094c0 <TIM_OC1_SetConfig+0x178>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00b      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a1e      	ldr	r2, [pc, #120]	@ (80094c4 <TIM_OC1_SetConfig+0x17c>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d007      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a1d      	ldr	r2, [pc, #116]	@ (80094c8 <TIM_OC1_SetConfig+0x180>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d003      	beq.n	800945e <TIM_OC1_SetConfig+0x116>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a1c      	ldr	r2, [pc, #112]	@ (80094cc <TIM_OC1_SetConfig+0x184>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d111      	bne.n	8009482 <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009464:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800946c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	693a      	ldr	r2, [r7, #16]
 8009474:	4313      	orrs	r3, r2
 8009476:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	699b      	ldr	r3, [r3, #24]
 800947c:	693a      	ldr	r2, [r7, #16]
 800947e:	4313      	orrs	r3, r2
 8009480:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	693a      	ldr	r2, [r7, #16]
 8009486:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	685a      	ldr	r2, [r3, #4]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	697a      	ldr	r2, [r7, #20]
 800949a:	621a      	str	r2, [r3, #32]
}
 800949c:	bf00      	nop
 800949e:	371c      	adds	r7, #28
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr
 80094a8:	40012c00 	.word	0x40012c00
 80094ac:	50012c00 	.word	0x50012c00
 80094b0:	40013400 	.word	0x40013400
 80094b4:	50013400 	.word	0x50013400
 80094b8:	40014000 	.word	0x40014000
 80094bc:	50014000 	.word	0x50014000
 80094c0:	40014400 	.word	0x40014400
 80094c4:	50014400 	.word	0x50014400
 80094c8:	40014800 	.word	0x40014800
 80094cc:	50014800 	.word	0x50014800

080094d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b087      	sub	sp, #28
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6a1b      	ldr	r3, [r3, #32]
 80094de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a1b      	ldr	r3, [r3, #32]
 80094e4:	f023 0210 	bic.w	r2, r3, #16
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	699b      	ldr	r3, [r3, #24]
 80094f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800950a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	021b      	lsls	r3, r3, #8
 8009512:	68fa      	ldr	r2, [r7, #12]
 8009514:	4313      	orrs	r3, r2
 8009516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	f023 0320 	bic.w	r3, r3, #32
 800951e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	011b      	lsls	r3, r3, #4
 8009526:	697a      	ldr	r2, [r7, #20]
 8009528:	4313      	orrs	r3, r2
 800952a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a37      	ldr	r2, [pc, #220]	@ (800960c <TIM_OC2_SetConfig+0x13c>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d00b      	beq.n	800954c <TIM_OC2_SetConfig+0x7c>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a36      	ldr	r2, [pc, #216]	@ (8009610 <TIM_OC2_SetConfig+0x140>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d007      	beq.n	800954c <TIM_OC2_SetConfig+0x7c>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a35      	ldr	r2, [pc, #212]	@ (8009614 <TIM_OC2_SetConfig+0x144>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d003      	beq.n	800954c <TIM_OC2_SetConfig+0x7c>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a34      	ldr	r2, [pc, #208]	@ (8009618 <TIM_OC2_SetConfig+0x148>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d10f      	bne.n	800956c <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6a1b      	ldr	r3, [r3, #32]
 8009550:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800955e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	011b      	lsls	r3, r3, #4
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	4313      	orrs	r3, r2
 800956a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a27      	ldr	r2, [pc, #156]	@ (800960c <TIM_OC2_SetConfig+0x13c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d023      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a26      	ldr	r2, [pc, #152]	@ (8009610 <TIM_OC2_SetConfig+0x140>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d01f      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	4a25      	ldr	r2, [pc, #148]	@ (8009614 <TIM_OC2_SetConfig+0x144>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d01b      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a24      	ldr	r2, [pc, #144]	@ (8009618 <TIM_OC2_SetConfig+0x148>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d017      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a23      	ldr	r2, [pc, #140]	@ (800961c <TIM_OC2_SetConfig+0x14c>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d013      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a22      	ldr	r2, [pc, #136]	@ (8009620 <TIM_OC2_SetConfig+0x150>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00f      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4a21      	ldr	r2, [pc, #132]	@ (8009624 <TIM_OC2_SetConfig+0x154>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d00b      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	4a20      	ldr	r2, [pc, #128]	@ (8009628 <TIM_OC2_SetConfig+0x158>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d007      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	4a1f      	ldr	r2, [pc, #124]	@ (800962c <TIM_OC2_SetConfig+0x15c>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d003      	beq.n	80095bc <TIM_OC2_SetConfig+0xec>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a1e      	ldr	r2, [pc, #120]	@ (8009630 <TIM_OC2_SetConfig+0x160>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d113      	bne.n	80095e4 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	695b      	ldr	r3, [r3, #20]
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	699b      	ldr	r3, [r3, #24]
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	693a      	ldr	r2, [r7, #16]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	685a      	ldr	r2, [r3, #4]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	697a      	ldr	r2, [r7, #20]
 80095fc:	621a      	str	r2, [r3, #32]
}
 80095fe:	bf00      	nop
 8009600:	371c      	adds	r7, #28
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	40012c00 	.word	0x40012c00
 8009610:	50012c00 	.word	0x50012c00
 8009614:	40013400 	.word	0x40013400
 8009618:	50013400 	.word	0x50013400
 800961c:	40014000 	.word	0x40014000
 8009620:	50014000 	.word	0x50014000
 8009624:	40014400 	.word	0x40014400
 8009628:	50014400 	.word	0x50014400
 800962c:	40014800 	.word	0x40014800
 8009630:	50014800 	.word	0x50014800

08009634 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009634:	b480      	push	{r7}
 8009636:	b087      	sub	sp, #28
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a1b      	ldr	r3, [r3, #32]
 8009642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a1b      	ldr	r3, [r3, #32]
 8009648:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	69db      	ldr	r3, [r3, #28]
 800965a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f023 0303 	bic.w	r3, r3, #3
 800966e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	68fa      	ldr	r2, [r7, #12]
 8009676:	4313      	orrs	r3, r2
 8009678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009680:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	021b      	lsls	r3, r3, #8
 8009688:	697a      	ldr	r2, [r7, #20]
 800968a:	4313      	orrs	r3, r2
 800968c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	4a36      	ldr	r2, [pc, #216]	@ (800976c <TIM_OC3_SetConfig+0x138>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d00b      	beq.n	80096ae <TIM_OC3_SetConfig+0x7a>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	4a35      	ldr	r2, [pc, #212]	@ (8009770 <TIM_OC3_SetConfig+0x13c>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d007      	beq.n	80096ae <TIM_OC3_SetConfig+0x7a>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	4a34      	ldr	r2, [pc, #208]	@ (8009774 <TIM_OC3_SetConfig+0x140>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d003      	beq.n	80096ae <TIM_OC3_SetConfig+0x7a>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a33      	ldr	r2, [pc, #204]	@ (8009778 <TIM_OC3_SetConfig+0x144>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d10f      	bne.n	80096ce <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a1b      	ldr	r3, [r3, #32]
 80096b2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	021b      	lsls	r3, r3, #8
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	4313      	orrs	r3, r2
 80096cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a26      	ldr	r2, [pc, #152]	@ (800976c <TIM_OC3_SetConfig+0x138>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d023      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a25      	ldr	r2, [pc, #148]	@ (8009770 <TIM_OC3_SetConfig+0x13c>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d01f      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a24      	ldr	r2, [pc, #144]	@ (8009774 <TIM_OC3_SetConfig+0x140>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d01b      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a23      	ldr	r2, [pc, #140]	@ (8009778 <TIM_OC3_SetConfig+0x144>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d017      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a22      	ldr	r2, [pc, #136]	@ (800977c <TIM_OC3_SetConfig+0x148>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d013      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a21      	ldr	r2, [pc, #132]	@ (8009780 <TIM_OC3_SetConfig+0x14c>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d00f      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4a20      	ldr	r2, [pc, #128]	@ (8009784 <TIM_OC3_SetConfig+0x150>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d00b      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a1f      	ldr	r2, [pc, #124]	@ (8009788 <TIM_OC3_SetConfig+0x154>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d007      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	4a1e      	ldr	r2, [pc, #120]	@ (800978c <TIM_OC3_SetConfig+0x158>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d003      	beq.n	800971e <TIM_OC3_SetConfig+0xea>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a1d      	ldr	r2, [pc, #116]	@ (8009790 <TIM_OC3_SetConfig+0x15c>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d113      	bne.n	8009746 <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800972c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	011b      	lsls	r3, r3, #4
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	4313      	orrs	r3, r2
 8009738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	011b      	lsls	r3, r3, #4
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	4313      	orrs	r3, r2
 8009744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	693a      	ldr	r2, [r7, #16]
 800974a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	685a      	ldr	r2, [r3, #4]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	697a      	ldr	r2, [r7, #20]
 800975e:	621a      	str	r2, [r3, #32]
}
 8009760:	bf00      	nop
 8009762:	371c      	adds	r7, #28
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr
 800976c:	40012c00 	.word	0x40012c00
 8009770:	50012c00 	.word	0x50012c00
 8009774:	40013400 	.word	0x40013400
 8009778:	50013400 	.word	0x50013400
 800977c:	40014000 	.word	0x40014000
 8009780:	50014000 	.word	0x50014000
 8009784:	40014400 	.word	0x40014400
 8009788:	50014400 	.word	0x50014400
 800978c:	40014800 	.word	0x40014800
 8009790:	50014800 	.word	0x50014800

08009794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009794:	b480      	push	{r7}
 8009796:	b087      	sub	sp, #28
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a1b      	ldr	r3, [r3, #32]
 80097a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a1b      	ldr	r3, [r3, #32]
 80097a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	69db      	ldr	r3, [r3, #28]
 80097ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	021b      	lsls	r3, r3, #8
 80097d6:	68fa      	ldr	r2, [r7, #12]
 80097d8:	4313      	orrs	r3, r2
 80097da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	031b      	lsls	r3, r3, #12
 80097ea:	697a      	ldr	r2, [r7, #20]
 80097ec:	4313      	orrs	r3, r2
 80097ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a37      	ldr	r2, [pc, #220]	@ (80098d0 <TIM_OC4_SetConfig+0x13c>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d00b      	beq.n	8009810 <TIM_OC4_SetConfig+0x7c>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4a36      	ldr	r2, [pc, #216]	@ (80098d4 <TIM_OC4_SetConfig+0x140>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d007      	beq.n	8009810 <TIM_OC4_SetConfig+0x7c>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a35      	ldr	r2, [pc, #212]	@ (80098d8 <TIM_OC4_SetConfig+0x144>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d003      	beq.n	8009810 <TIM_OC4_SetConfig+0x7c>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a34      	ldr	r2, [pc, #208]	@ (80098dc <TIM_OC4_SetConfig+0x148>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d10f      	bne.n	8009830 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a1b      	ldr	r3, [r3, #32]
 8009814:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	031b      	lsls	r3, r3, #12
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	4313      	orrs	r3, r2
 800982e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a27      	ldr	r2, [pc, #156]	@ (80098d0 <TIM_OC4_SetConfig+0x13c>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d023      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a26      	ldr	r2, [pc, #152]	@ (80098d4 <TIM_OC4_SetConfig+0x140>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d01f      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a25      	ldr	r2, [pc, #148]	@ (80098d8 <TIM_OC4_SetConfig+0x144>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d01b      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a24      	ldr	r2, [pc, #144]	@ (80098dc <TIM_OC4_SetConfig+0x148>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d017      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	4a23      	ldr	r2, [pc, #140]	@ (80098e0 <TIM_OC4_SetConfig+0x14c>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d013      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a22      	ldr	r2, [pc, #136]	@ (80098e4 <TIM_OC4_SetConfig+0x150>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d00f      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a21      	ldr	r2, [pc, #132]	@ (80098e8 <TIM_OC4_SetConfig+0x154>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d00b      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	4a20      	ldr	r2, [pc, #128]	@ (80098ec <TIM_OC4_SetConfig+0x158>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d007      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	4a1f      	ldr	r2, [pc, #124]	@ (80098f0 <TIM_OC4_SetConfig+0x15c>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d003      	beq.n	8009880 <TIM_OC4_SetConfig+0xec>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	4a1e      	ldr	r2, [pc, #120]	@ (80098f4 <TIM_OC4_SetConfig+0x160>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d113      	bne.n	80098a8 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009886:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800988e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	695b      	ldr	r3, [r3, #20]
 8009894:	019b      	lsls	r3, r3, #6
 8009896:	693a      	ldr	r2, [r7, #16]
 8009898:	4313      	orrs	r3, r2
 800989a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	699b      	ldr	r3, [r3, #24]
 80098a0:	019b      	lsls	r3, r3, #6
 80098a2:	693a      	ldr	r2, [r7, #16]
 80098a4:	4313      	orrs	r3, r2
 80098a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	693a      	ldr	r2, [r7, #16]
 80098ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68fa      	ldr	r2, [r7, #12]
 80098b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	685a      	ldr	r2, [r3, #4]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	697a      	ldr	r2, [r7, #20]
 80098c0:	621a      	str	r2, [r3, #32]
}
 80098c2:	bf00      	nop
 80098c4:	371c      	adds	r7, #28
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop
 80098d0:	40012c00 	.word	0x40012c00
 80098d4:	50012c00 	.word	0x50012c00
 80098d8:	40013400 	.word	0x40013400
 80098dc:	50013400 	.word	0x50013400
 80098e0:	40014000 	.word	0x40014000
 80098e4:	50014000 	.word	0x50014000
 80098e8:	40014400 	.word	0x40014400
 80098ec:	50014400 	.word	0x50014400
 80098f0:	40014800 	.word	0x40014800
 80098f4:	50014800 	.word	0x50014800

080098f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b087      	sub	sp, #28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a1b      	ldr	r3, [r3, #32]
 800990c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800991e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800992a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	4313      	orrs	r3, r2
 8009934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800993c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	041b      	lsls	r3, r3, #16
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	4313      	orrs	r3, r2
 8009948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a21      	ldr	r2, [pc, #132]	@ (80099d4 <TIM_OC5_SetConfig+0xdc>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d023      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a20      	ldr	r2, [pc, #128]	@ (80099d8 <TIM_OC5_SetConfig+0xe0>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d01f      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a1f      	ldr	r2, [pc, #124]	@ (80099dc <TIM_OC5_SetConfig+0xe4>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d01b      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a1e      	ldr	r2, [pc, #120]	@ (80099e0 <TIM_OC5_SetConfig+0xe8>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d017      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a1d      	ldr	r2, [pc, #116]	@ (80099e4 <TIM_OC5_SetConfig+0xec>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d013      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a1c      	ldr	r2, [pc, #112]	@ (80099e8 <TIM_OC5_SetConfig+0xf0>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d00f      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	4a1b      	ldr	r2, [pc, #108]	@ (80099ec <TIM_OC5_SetConfig+0xf4>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d00b      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	4a1a      	ldr	r2, [pc, #104]	@ (80099f0 <TIM_OC5_SetConfig+0xf8>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d007      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a19      	ldr	r2, [pc, #100]	@ (80099f4 <TIM_OC5_SetConfig+0xfc>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d003      	beq.n	800999a <TIM_OC5_SetConfig+0xa2>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a18      	ldr	r2, [pc, #96]	@ (80099f8 <TIM_OC5_SetConfig+0x100>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d109      	bne.n	80099ae <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80099a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	695b      	ldr	r3, [r3, #20]
 80099a6:	021b      	lsls	r3, r3, #8
 80099a8:	697a      	ldr	r2, [r7, #20]
 80099aa:	4313      	orrs	r3, r2
 80099ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	697a      	ldr	r2, [r7, #20]
 80099b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	68fa      	ldr	r2, [r7, #12]
 80099b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	685a      	ldr	r2, [r3, #4]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	621a      	str	r2, [r3, #32]
}
 80099c8:	bf00      	nop
 80099ca:	371c      	adds	r7, #28
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr
 80099d4:	40012c00 	.word	0x40012c00
 80099d8:	50012c00 	.word	0x50012c00
 80099dc:	40013400 	.word	0x40013400
 80099e0:	50013400 	.word	0x50013400
 80099e4:	40014000 	.word	0x40014000
 80099e8:	50014000 	.word	0x50014000
 80099ec:	40014400 	.word	0x40014400
 80099f0:	50014400 	.word	0x50014400
 80099f4:	40014800 	.word	0x40014800
 80099f8:	50014800 	.word	0x50014800

080099fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b087      	sub	sp, #28
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a1b      	ldr	r3, [r3, #32]
 8009a0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6a1b      	ldr	r3, [r3, #32]
 8009a10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	021b      	lsls	r3, r3, #8
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009a42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	051b      	lsls	r3, r3, #20
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	4a22      	ldr	r2, [pc, #136]	@ (8009adc <TIM_OC6_SetConfig+0xe0>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d023      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	4a21      	ldr	r2, [pc, #132]	@ (8009ae0 <TIM_OC6_SetConfig+0xe4>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d01f      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	4a20      	ldr	r2, [pc, #128]	@ (8009ae4 <TIM_OC6_SetConfig+0xe8>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d01b      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8009ae8 <TIM_OC6_SetConfig+0xec>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d017      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a1e      	ldr	r2, [pc, #120]	@ (8009aec <TIM_OC6_SetConfig+0xf0>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d013      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4a1d      	ldr	r2, [pc, #116]	@ (8009af0 <TIM_OC6_SetConfig+0xf4>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d00f      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a1c      	ldr	r2, [pc, #112]	@ (8009af4 <TIM_OC6_SetConfig+0xf8>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d00b      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a1b      	ldr	r2, [pc, #108]	@ (8009af8 <TIM_OC6_SetConfig+0xfc>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d007      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a1a      	ldr	r2, [pc, #104]	@ (8009afc <TIM_OC6_SetConfig+0x100>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d003      	beq.n	8009aa0 <TIM_OC6_SetConfig+0xa4>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a19      	ldr	r2, [pc, #100]	@ (8009b00 <TIM_OC6_SetConfig+0x104>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d109      	bne.n	8009ab4 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	695b      	ldr	r3, [r3, #20]
 8009aac:	029b      	lsls	r3, r3, #10
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	697a      	ldr	r2, [r7, #20]
 8009ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	693a      	ldr	r2, [r7, #16]
 8009acc:	621a      	str	r2, [r3, #32]
}
 8009ace:	bf00      	nop
 8009ad0:	371c      	adds	r7, #28
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	40012c00 	.word	0x40012c00
 8009ae0:	50012c00 	.word	0x50012c00
 8009ae4:	40013400 	.word	0x40013400
 8009ae8:	50013400 	.word	0x50013400
 8009aec:	40014000 	.word	0x40014000
 8009af0:	50014000 	.word	0x50014000
 8009af4:	40014400 	.word	0x40014400
 8009af8:	50014400 	.word	0x50014400
 8009afc:	40014800 	.word	0x40014800
 8009b00:	50014800 	.word	0x50014800

08009b04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b087      	sub	sp, #28
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	60f8      	str	r0, [r7, #12]
 8009b0c:	60b9      	str	r1, [r7, #8]
 8009b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6a1b      	ldr	r3, [r3, #32]
 8009b14:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6a1b      	ldr	r3, [r3, #32]
 8009b1a:	f023 0201 	bic.w	r2, r3, #1
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	4a26      	ldr	r2, [pc, #152]	@ (8009bc0 <TIM_TI1_ConfigInputStage+0xbc>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d023      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	4a25      	ldr	r2, [pc, #148]	@ (8009bc4 <TIM_TI1_ConfigInputStage+0xc0>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d01f      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	4a24      	ldr	r2, [pc, #144]	@ (8009bc8 <TIM_TI1_ConfigInputStage+0xc4>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d01b      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	4a23      	ldr	r2, [pc, #140]	@ (8009bcc <TIM_TI1_ConfigInputStage+0xc8>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d017      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	4a22      	ldr	r2, [pc, #136]	@ (8009bd0 <TIM_TI1_ConfigInputStage+0xcc>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d013      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	4a21      	ldr	r2, [pc, #132]	@ (8009bd4 <TIM_TI1_ConfigInputStage+0xd0>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d00f      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	4a20      	ldr	r2, [pc, #128]	@ (8009bd8 <TIM_TI1_ConfigInputStage+0xd4>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d00b      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	4a1f      	ldr	r2, [pc, #124]	@ (8009bdc <TIM_TI1_ConfigInputStage+0xd8>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d007      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	4a1e      	ldr	r2, [pc, #120]	@ (8009be0 <TIM_TI1_ConfigInputStage+0xdc>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d003      	beq.n	8009b72 <TIM_TI1_ConfigInputStage+0x6e>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	4a1d      	ldr	r2, [pc, #116]	@ (8009be4 <TIM_TI1_ConfigInputStage+0xe0>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d105      	bne.n	8009b7e <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6a1b      	ldr	r3, [r3, #32]
 8009b76:	f023 0204 	bic.w	r2, r3, #4
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	699b      	ldr	r3, [r3, #24]
 8009b82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	011b      	lsls	r3, r3, #4
 8009b90:	693a      	ldr	r2, [r7, #16]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	f023 030a 	bic.w	r3, r3, #10
 8009b9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009b9e:	697a      	ldr	r2, [r7, #20]
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	693a      	ldr	r2, [r7, #16]
 8009baa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	697a      	ldr	r2, [r7, #20]
 8009bb0:	621a      	str	r2, [r3, #32]
}
 8009bb2:	bf00      	nop
 8009bb4:	371c      	adds	r7, #28
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	40012c00 	.word	0x40012c00
 8009bc4:	50012c00 	.word	0x50012c00
 8009bc8:	40013400 	.word	0x40013400
 8009bcc:	50013400 	.word	0x50013400
 8009bd0:	40014000 	.word	0x40014000
 8009bd4:	50014000 	.word	0x50014000
 8009bd8:	40014400 	.word	0x40014400
 8009bdc:	50014400 	.word	0x50014400
 8009be0:	40014800 	.word	0x40014800
 8009be4:	50014800 	.word	0x50014800

08009be8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b087      	sub	sp, #28
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6a1b      	ldr	r3, [r3, #32]
 8009bf8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6a1b      	ldr	r3, [r3, #32]
 8009bfe:	f023 0210 	bic.w	r2, r3, #16
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	4a1a      	ldr	r2, [pc, #104]	@ (8009c74 <TIM_TI2_ConfigInputStage+0x8c>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d00b      	beq.n	8009c26 <TIM_TI2_ConfigInputStage+0x3e>
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	4a19      	ldr	r2, [pc, #100]	@ (8009c78 <TIM_TI2_ConfigInputStage+0x90>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d007      	beq.n	8009c26 <TIM_TI2_ConfigInputStage+0x3e>
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	4a18      	ldr	r2, [pc, #96]	@ (8009c7c <TIM_TI2_ConfigInputStage+0x94>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d003      	beq.n	8009c26 <TIM_TI2_ConfigInputStage+0x3e>
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	4a17      	ldr	r2, [pc, #92]	@ (8009c80 <TIM_TI2_ConfigInputStage+0x98>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d105      	bne.n	8009c32 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	6a1b      	ldr	r3, [r3, #32]
 8009c2a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	031b      	lsls	r3, r3, #12
 8009c44:	693a      	ldr	r2, [r7, #16]
 8009c46:	4313      	orrs	r3, r2
 8009c48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009c50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	011b      	lsls	r3, r3, #4
 8009c56:	697a      	ldr	r2, [r7, #20]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	693a      	ldr	r2, [r7, #16]
 8009c60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	697a      	ldr	r2, [r7, #20]
 8009c66:	621a      	str	r2, [r3, #32]
}
 8009c68:	bf00      	nop
 8009c6a:	371c      	adds	r7, #28
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr
 8009c74:	40012c00 	.word	0x40012c00
 8009c78:	50012c00 	.word	0x50012c00
 8009c7c:	40013400 	.word	0x40013400
 8009c80:	50013400 	.word	0x50013400

08009c84 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b085      	sub	sp, #20
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c9e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ca0:	683a      	ldr	r2, [r7, #0]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	f043 0307 	orr.w	r3, r3, #7
 8009caa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	609a      	str	r2, [r3, #8]
}
 8009cb2:	bf00      	nop
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr

08009cbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b087      	sub	sp, #28
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60f8      	str	r0, [r7, #12]
 8009cc6:	60b9      	str	r1, [r7, #8]
 8009cc8:	607a      	str	r2, [r7, #4]
 8009cca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	021a      	lsls	r2, r3, #8
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	431a      	orrs	r2, r3
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	697a      	ldr	r2, [r7, #20]
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	697a      	ldr	r2, [r7, #20]
 8009cf0:	609a      	str	r2, [r3, #8]
}
 8009cf2:	bf00      	nop
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b087      	sub	sp, #28
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	60f8      	str	r0, [r7, #12]
 8009d06:	60b9      	str	r1, [r7, #8]
 8009d08:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f003 031f 	and.w	r3, r3, #31
 8009d10:	2201      	movs	r2, #1
 8009d12:	fa02 f303 	lsl.w	r3, r2, r3
 8009d16:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6a1a      	ldr	r2, [r3, #32]
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	43db      	mvns	r3, r3
 8009d20:	401a      	ands	r2, r3
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6a1a      	ldr	r2, [r3, #32]
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	f003 031f 	and.w	r3, r3, #31
 8009d30:	6879      	ldr	r1, [r7, #4]
 8009d32:	fa01 f303 	lsl.w	r3, r1, r3
 8009d36:	431a      	orrs	r2, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	621a      	str	r2, [r3, #32]
}
 8009d3c:	bf00      	nop
 8009d3e:	371c      	adds	r7, #28
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d101      	bne.n	8009d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d5c:	2302      	movs	r3, #2
 8009d5e:	e097      	b.n	8009e90 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2202      	movs	r2, #2
 8009d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a45      	ldr	r2, [pc, #276]	@ (8009e9c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d00e      	beq.n	8009da8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a44      	ldr	r2, [pc, #272]	@ (8009ea0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d009      	beq.n	8009da8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a42      	ldr	r2, [pc, #264]	@ (8009ea4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d004      	beq.n	8009da8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a41      	ldr	r2, [pc, #260]	@ (8009ea8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d108      	bne.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009dae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009dc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	68fa      	ldr	r2, [r7, #12]
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a2f      	ldr	r2, [pc, #188]	@ (8009e9c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d040      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a2e      	ldr	r2, [pc, #184]	@ (8009ea0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d03b      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009df4:	d036      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009dfe:	d031      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a29      	ldr	r2, [pc, #164]	@ (8009eac <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d02c      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a28      	ldr	r2, [pc, #160]	@ (8009eb0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d027      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4a26      	ldr	r2, [pc, #152]	@ (8009eb4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d022      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	4a25      	ldr	r2, [pc, #148]	@ (8009eb8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d01d      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a23      	ldr	r2, [pc, #140]	@ (8009ebc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d018      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a22      	ldr	r2, [pc, #136]	@ (8009ec0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d013      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a18      	ldr	r2, [pc, #96]	@ (8009ea4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d00e      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a17      	ldr	r2, [pc, #92]	@ (8009ea8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d009      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a1b      	ldr	r2, [pc, #108]	@ (8009ec4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d004      	beq.n	8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4a1a      	ldr	r2, [pc, #104]	@ (8009ec8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d10c      	bne.n	8009e7e <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	68ba      	ldr	r2, [r7, #8]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2201      	movs	r2, #1
 8009e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009e8e:	2300      	movs	r3, #0
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3714      	adds	r7, #20
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr
 8009e9c:	40012c00 	.word	0x40012c00
 8009ea0:	50012c00 	.word	0x50012c00
 8009ea4:	40013400 	.word	0x40013400
 8009ea8:	50013400 	.word	0x50013400
 8009eac:	40000400 	.word	0x40000400
 8009eb0:	50000400 	.word	0x50000400
 8009eb4:	40000800 	.word	0x40000800
 8009eb8:	50000800 	.word	0x50000800
 8009ebc:	40000c00 	.word	0x40000c00
 8009ec0:	50000c00 	.word	0x50000c00
 8009ec4:	40014000 	.word	0x40014000
 8009ec8:	50014000 	.word	0x50014000

08009ecc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b082      	sub	sp, #8
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d101      	bne.n	8009ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	e042      	b.n	8009f64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d106      	bne.n	8009ef6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f7f8 f8d5 	bl	80020a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2224      	movs	r2, #36	@ 0x24
 8009efa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f022 0201 	bic.w	r2, r2, #1
 8009f0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d002      	beq.n	8009f1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 fab6 	bl	800a488 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f91b 	bl	800a158 <UART_SetConfig>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d101      	bne.n	8009f2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e01b      	b.n	8009f64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009f3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	689a      	ldr	r2, [r3, #8]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009f4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	681a      	ldr	r2, [r3, #0]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f042 0201 	orr.w	r2, r2, #1
 8009f5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f000 fb35 	bl	800a5cc <UART_CheckIdleState>
 8009f62:	4603      	mov	r3, r0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3708      	adds	r7, #8
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b08a      	sub	sp, #40	@ 0x28
 8009f70:	af02      	add	r7, sp, #8
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	60b9      	str	r1, [r7, #8]
 8009f76:	603b      	str	r3, [r7, #0]
 8009f78:	4613      	mov	r3, r2
 8009f7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f82:	2b20      	cmp	r3, #32
 8009f84:	d17b      	bne.n	800a07e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d002      	beq.n	8009f92 <HAL_UART_Transmit+0x26>
 8009f8c:	88fb      	ldrh	r3, [r7, #6]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d101      	bne.n	8009f96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	e074      	b.n	800a080 <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2221      	movs	r2, #33	@ 0x21
 8009fa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009fa6:	f7f9 f9c1 	bl	800332c <HAL_GetTick>
 8009faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	88fa      	ldrh	r2, [r7, #6]
 8009fb0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	88fa      	ldrh	r2, [r7, #6]
 8009fb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	689b      	ldr	r3, [r3, #8]
 8009fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fc4:	d108      	bne.n	8009fd8 <HAL_UART_Transmit+0x6c>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d104      	bne.n	8009fd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	61bb      	str	r3, [r7, #24]
 8009fd6:	e003      	b.n	8009fe0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009fe0:	e030      	b.n	800a044 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	9300      	str	r3, [sp, #0]
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	2180      	movs	r1, #128	@ 0x80
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 fb97 	bl	800a720 <UART_WaitOnFlagUntilTimeout>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d005      	beq.n	800a004 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2220      	movs	r2, #32
 8009ffc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a000:	2303      	movs	r3, #3
 800a002:	e03d      	b.n	800a080 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d10b      	bne.n	800a022 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a00a:	69bb      	ldr	r3, [r7, #24]
 800a00c:	881b      	ldrh	r3, [r3, #0]
 800a00e:	461a      	mov	r2, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a018:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	3302      	adds	r3, #2
 800a01e:	61bb      	str	r3, [r7, #24]
 800a020:	e007      	b.n	800a032 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a022:	69fb      	ldr	r3, [r7, #28]
 800a024:	781a      	ldrb	r2, [r3, #0]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a02c:	69fb      	ldr	r3, [r7, #28]
 800a02e:	3301      	adds	r3, #1
 800a030:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a038:	b29b      	uxth	r3, r3
 800a03a:	3b01      	subs	r3, #1
 800a03c:	b29a      	uxth	r2, r3
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1c8      	bne.n	8009fe2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	9300      	str	r3, [sp, #0]
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	2200      	movs	r2, #0
 800a058:	2140      	movs	r1, #64	@ 0x40
 800a05a:	68f8      	ldr	r0, [r7, #12]
 800a05c:	f000 fb60 	bl	800a720 <UART_WaitOnFlagUntilTimeout>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d005      	beq.n	800a072 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2220      	movs	r2, #32
 800a06a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a06e:	2303      	movs	r3, #3
 800a070:	e006      	b.n	800a080 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2220      	movs	r2, #32
 800a076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a07a:	2300      	movs	r3, #0
 800a07c:	e000      	b.n	800a080 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a07e:	2302      	movs	r3, #2
  }
}
 800a080:	4618      	mov	r0, r3
 800a082:	3720      	adds	r7, #32
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b08a      	sub	sp, #40	@ 0x28
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	4613      	mov	r3, r2
 800a094:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a09c:	2b20      	cmp	r3, #32
 800a09e:	d13c      	bne.n	800a11a <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <HAL_UART_Receive_IT+0x24>
 800a0a6:	88fb      	ldrh	r3, [r7, #6]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d101      	bne.n	800a0b0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	e035      	b.n	800a11c <HAL_UART_Receive_IT+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	66da      	str	r2, [r3, #108]	@ 0x6c
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a1a      	ldr	r2, [pc, #104]	@ (800a124 <HAL_UART_Receive_IT+0x9c>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d024      	beq.n	800a10a <HAL_UART_Receive_IT+0x82>
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	4a18      	ldr	r2, [pc, #96]	@ (800a128 <HAL_UART_Receive_IT+0xa0>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d01f      	beq.n	800a10a <HAL_UART_Receive_IT+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	685b      	ldr	r3, [r3, #4]
 800a0d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d018      	beq.n	800a10a <HAL_UART_Receive_IT+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	e853 3f00 	ldrex	r3, [r3]
 800a0e4:	613b      	str	r3, [r7, #16]
   return(result);
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a0ec:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	461a      	mov	r2, r3
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f6:	623b      	str	r3, [r7, #32]
 800a0f8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fa:	69f9      	ldr	r1, [r7, #28]
 800a0fc:	6a3a      	ldr	r2, [r7, #32]
 800a0fe:	e841 2300 	strex	r3, r2, [r1]
 800a102:	61bb      	str	r3, [r7, #24]
   return(result);
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d1e6      	bne.n	800a0d8 <HAL_UART_Receive_IT+0x50>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a10a:	88fb      	ldrh	r3, [r7, #6]
 800a10c:	461a      	mov	r2, r3
 800a10e:	68b9      	ldr	r1, [r7, #8]
 800a110:	68f8      	ldr	r0, [r7, #12]
 800a112:	f000 fb73 	bl	800a7fc <UART_Start_Receive_IT>
 800a116:	4603      	mov	r3, r0
 800a118:	e000      	b.n	800a11c <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a11a:	2302      	movs	r3, #2
  }
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3728      	adds	r7, #40	@ 0x28
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	46002400 	.word	0x46002400
 800a128:	56002400 	.word	0x56002400

0800a12c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b083      	sub	sp, #12
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a134:	bf00      	nop
 800a136:	370c      	adds	r7, #12
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr

0800a140 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	460b      	mov	r3, r1
 800a14a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a14c:	bf00      	nop
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a15c:	b094      	sub	sp, #80	@ 0x50
 800a15e:	af00      	add	r7, sp, #0
 800a160:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a162:	2300      	movs	r3, #0
 800a164:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a16a:	681a      	ldr	r2, [r3, #0]
 800a16c:	4b9b      	ldr	r3, [pc, #620]	@ (800a3dc <UART_SetConfig+0x284>)
 800a16e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a172:	689a      	ldr	r2, [r3, #8]
 800a174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a176:	691b      	ldr	r3, [r3, #16]
 800a178:	431a      	orrs	r2, r3
 800a17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a17c:	695b      	ldr	r3, [r3, #20]
 800a17e:	431a      	orrs	r2, r3
 800a180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a182:	69db      	ldr	r3, [r3, #28]
 800a184:	4313      	orrs	r3, r2
 800a186:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	4994      	ldr	r1, [pc, #592]	@ (800a3e0 <UART_SetConfig+0x288>)
 800a190:	4019      	ands	r1, r3
 800a192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a198:	430b      	orrs	r3, r1
 800a19a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a8:	68d9      	ldr	r1, [r3, #12]
 800a1aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ac:	681a      	ldr	r2, [r3, #0]
 800a1ae:	ea40 0301 	orr.w	r3, r0, r1
 800a1b2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	4b87      	ldr	r3, [pc, #540]	@ (800a3dc <UART_SetConfig+0x284>)
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d009      	beq.n	800a1d8 <UART_SetConfig+0x80>
 800a1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	4b86      	ldr	r3, [pc, #536]	@ (800a3e4 <UART_SetConfig+0x28c>)
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d004      	beq.n	800a1d8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1d0:	6a1a      	ldr	r2, [r3, #32]
 800a1d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1d4:	4313      	orrs	r3, r2
 800a1d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800a1e2:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800a1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1ec:	430b      	orrs	r3, r1
 800a1ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a1f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f6:	f023 000f 	bic.w	r0, r3, #15
 800a1fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1fc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	ea40 0301 	orr.w	r3, r0, r1
 800a206:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	4b76      	ldr	r3, [pc, #472]	@ (800a3e8 <UART_SetConfig+0x290>)
 800a20e:	429a      	cmp	r2, r3
 800a210:	d102      	bne.n	800a218 <UART_SetConfig+0xc0>
 800a212:	2301      	movs	r3, #1
 800a214:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a216:	e021      	b.n	800a25c <UART_SetConfig+0x104>
 800a218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	4b73      	ldr	r3, [pc, #460]	@ (800a3ec <UART_SetConfig+0x294>)
 800a21e:	429a      	cmp	r2, r3
 800a220:	d102      	bne.n	800a228 <UART_SetConfig+0xd0>
 800a222:	2304      	movs	r3, #4
 800a224:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a226:	e019      	b.n	800a25c <UART_SetConfig+0x104>
 800a228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	4b70      	ldr	r3, [pc, #448]	@ (800a3f0 <UART_SetConfig+0x298>)
 800a22e:	429a      	cmp	r2, r3
 800a230:	d102      	bne.n	800a238 <UART_SetConfig+0xe0>
 800a232:	2308      	movs	r3, #8
 800a234:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a236:	e011      	b.n	800a25c <UART_SetConfig+0x104>
 800a238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	4b6d      	ldr	r3, [pc, #436]	@ (800a3f4 <UART_SetConfig+0x29c>)
 800a23e:	429a      	cmp	r2, r3
 800a240:	d102      	bne.n	800a248 <UART_SetConfig+0xf0>
 800a242:	2310      	movs	r3, #16
 800a244:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a246:	e009      	b.n	800a25c <UART_SetConfig+0x104>
 800a248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	4b63      	ldr	r3, [pc, #396]	@ (800a3dc <UART_SetConfig+0x284>)
 800a24e:	429a      	cmp	r2, r3
 800a250:	d102      	bne.n	800a258 <UART_SetConfig+0x100>
 800a252:	2320      	movs	r3, #32
 800a254:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a256:	e001      	b.n	800a25c <UART_SetConfig+0x104>
 800a258:	2300      	movs	r3, #0
 800a25a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	4b5e      	ldr	r3, [pc, #376]	@ (800a3dc <UART_SetConfig+0x284>)
 800a262:	429a      	cmp	r2, r3
 800a264:	d004      	beq.n	800a270 <UART_SetConfig+0x118>
 800a266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a268:	681a      	ldr	r2, [r3, #0]
 800a26a:	4b5e      	ldr	r3, [pc, #376]	@ (800a3e4 <UART_SetConfig+0x28c>)
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d172      	bne.n	800a356 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a270:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a272:	2200      	movs	r2, #0
 800a274:	623b      	str	r3, [r7, #32]
 800a276:	627a      	str	r2, [r7, #36]	@ 0x24
 800a278:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a27c:	f7fc f99c 	bl	80065b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800a280:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800a282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 80e7 	beq.w	800a458 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a28c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a28e:	4a5a      	ldr	r2, [pc, #360]	@ (800a3f8 <UART_SetConfig+0x2a0>)
 800a290:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a294:	461a      	mov	r2, r3
 800a296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a298:	fbb3 f3f2 	udiv	r3, r3, r2
 800a29c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a29e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	4413      	add	r3, r2
 800a2a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d305      	bcc.n	800a2ba <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a2b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d903      	bls.n	800a2c2 <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a2c0:	e048      	b.n	800a354 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	61bb      	str	r3, [r7, #24]
 800a2c8:	61fa      	str	r2, [r7, #28]
 800a2ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ce:	4a4a      	ldr	r2, [pc, #296]	@ (800a3f8 <UART_SetConfig+0x2a0>)
 800a2d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	613b      	str	r3, [r7, #16]
 800a2da:	617a      	str	r2, [r7, #20]
 800a2dc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a2e0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a2e4:	f7f6 fcd4 	bl	8000c90 <__aeabi_uldivmod>
 800a2e8:	4602      	mov	r2, r0
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	4610      	mov	r0, r2
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	f04f 0200 	mov.w	r2, #0
 800a2f4:	f04f 0300 	mov.w	r3, #0
 800a2f8:	020b      	lsls	r3, r1, #8
 800a2fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a2fe:	0202      	lsls	r2, r0, #8
 800a300:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a302:	6849      	ldr	r1, [r1, #4]
 800a304:	0849      	lsrs	r1, r1, #1
 800a306:	2000      	movs	r0, #0
 800a308:	460c      	mov	r4, r1
 800a30a:	4605      	mov	r5, r0
 800a30c:	eb12 0804 	adds.w	r8, r2, r4
 800a310:	eb43 0905 	adc.w	r9, r3, r5
 800a314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	60bb      	str	r3, [r7, #8]
 800a31c:	60fa      	str	r2, [r7, #12]
 800a31e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a322:	4640      	mov	r0, r8
 800a324:	4649      	mov	r1, r9
 800a326:	f7f6 fcb3 	bl	8000c90 <__aeabi_uldivmod>
 800a32a:	4602      	mov	r2, r0
 800a32c:	460b      	mov	r3, r1
 800a32e:	4613      	mov	r3, r2
 800a330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a334:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a338:	d308      	bcc.n	800a34c <UART_SetConfig+0x1f4>
 800a33a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a33c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a340:	d204      	bcs.n	800a34c <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 800a342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a348:	60da      	str	r2, [r3, #12]
 800a34a:	e003      	b.n	800a354 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800a352:	e081      	b.n	800a458 <UART_SetConfig+0x300>
 800a354:	e080      	b.n	800a458 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a358:	69db      	ldr	r3, [r3, #28]
 800a35a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a35e:	d14d      	bne.n	800a3fc <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a362:	2200      	movs	r2, #0
 800a364:	603b      	str	r3, [r7, #0]
 800a366:	607a      	str	r2, [r7, #4]
 800a368:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a36c:	f7fc f924 	bl	80065b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800a370:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a374:	2b00      	cmp	r3, #0
 800a376:	d06f      	beq.n	800a458 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a37a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a37c:	4a1e      	ldr	r2, [pc, #120]	@ (800a3f8 <UART_SetConfig+0x2a0>)
 800a37e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a382:	461a      	mov	r2, r3
 800a384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a386:	fbb3 f3f2 	udiv	r3, r3, r2
 800a38a:	005a      	lsls	r2, r3, #1
 800a38c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	085b      	lsrs	r3, r3, #1
 800a392:	441a      	add	r2, r3
 800a394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	fbb2 f3f3 	udiv	r3, r2, r3
 800a39c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a39e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3a0:	2b0f      	cmp	r3, #15
 800a3a2:	d916      	bls.n	800a3d2 <UART_SetConfig+0x27a>
 800a3a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3aa:	d212      	bcs.n	800a3d2 <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a3ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	f023 030f 	bic.w	r3, r3, #15
 800a3b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a3b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3b8:	085b      	lsrs	r3, r3, #1
 800a3ba:	b29b      	uxth	r3, r3
 800a3bc:	f003 0307 	and.w	r3, r3, #7
 800a3c0:	b29a      	uxth	r2, r3
 800a3c2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800a3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a3ce:	60da      	str	r2, [r3, #12]
 800a3d0:	e042      	b.n	800a458 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a3d8:	e03e      	b.n	800a458 <UART_SetConfig+0x300>
 800a3da:	bf00      	nop
 800a3dc:	46002400 	.word	0x46002400
 800a3e0:	cfff69f3 	.word	0xcfff69f3
 800a3e4:	56002400 	.word	0x56002400
 800a3e8:	40013800 	.word	0x40013800
 800a3ec:	40004800 	.word	0x40004800
 800a3f0:	40004c00 	.word	0x40004c00
 800a3f4:	40005000 	.word	0x40005000
 800a3f8:	0800e1b8 	.word	0x0800e1b8
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a3fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3fe:	2200      	movs	r2, #0
 800a400:	469a      	mov	sl, r3
 800a402:	4693      	mov	fp, r2
 800a404:	4650      	mov	r0, sl
 800a406:	4659      	mov	r1, fp
 800a408:	f7fc f8d6 	bl	80065b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800a40c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800a40e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a410:	2b00      	cmp	r3, #0
 800a412:	d021      	beq.n	800a458 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a418:	4a1a      	ldr	r2, [pc, #104]	@ (800a484 <UART_SetConfig+0x32c>)
 800a41a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a41e:	461a      	mov	r2, r3
 800a420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a422:	fbb3 f2f2 	udiv	r2, r3, r2
 800a426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	085b      	lsrs	r3, r3, #1
 800a42c:	441a      	add	r2, r3
 800a42e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	fbb2 f3f3 	udiv	r3, r2, r3
 800a436:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a43a:	2b0f      	cmp	r3, #15
 800a43c:	d909      	bls.n	800a452 <UART_SetConfig+0x2fa>
 800a43e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a444:	d205      	bcs.n	800a452 <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a448:	b29a      	uxth	r2, r3
 800a44a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	60da      	str	r2, [r3, #12]
 800a450:	e002      	b.n	800a458 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a45a:	2201      	movs	r2, #1
 800a45c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a462:	2201      	movs	r2, #1
 800a464:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a46a:	2200      	movs	r2, #0
 800a46c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a470:	2200      	movs	r2, #0
 800a472:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a474:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3750      	adds	r7, #80	@ 0x50
 800a47c:	46bd      	mov	sp, r7
 800a47e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a482:	bf00      	nop
 800a484:	0800e1b8 	.word	0x0800e1b8

0800a488 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a494:	f003 0308 	and.w	r3, r3, #8
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d00a      	beq.n	800a4b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	685b      	ldr	r3, [r3, #4]
 800a4a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	430a      	orrs	r2, r1
 800a4b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b6:	f003 0301 	and.w	r3, r3, #1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00a      	beq.n	800a4d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	430a      	orrs	r2, r1
 800a4d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4d8:	f003 0302 	and.w	r3, r3, #2
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00a      	beq.n	800a4f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	430a      	orrs	r2, r1
 800a4f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4fa:	f003 0304 	and.w	r3, r3, #4
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d00a      	beq.n	800a518 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	430a      	orrs	r2, r1
 800a516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a51c:	f003 0310 	and.w	r3, r3, #16
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00a      	beq.n	800a53a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	430a      	orrs	r2, r1
 800a538:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a53e:	f003 0320 	and.w	r3, r3, #32
 800a542:	2b00      	cmp	r3, #0
 800a544:	d00a      	beq.n	800a55c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	689b      	ldr	r3, [r3, #8]
 800a54c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	430a      	orrs	r2, r1
 800a55a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a564:	2b00      	cmp	r3, #0
 800a566:	d01a      	beq.n	800a59e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	430a      	orrs	r2, r1
 800a57c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a582:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a586:	d10a      	bne.n	800a59e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	430a      	orrs	r2, r1
 800a59c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d00a      	beq.n	800a5c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	430a      	orrs	r2, r1
 800a5be:	605a      	str	r2, [r3, #4]
  }
}
 800a5c0:	bf00      	nop
 800a5c2:	370c      	adds	r7, #12
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ca:	4770      	bx	lr

0800a5cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b098      	sub	sp, #96	@ 0x60
 800a5d0:	af02      	add	r7, sp, #8
 800a5d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5dc:	f7f8 fea6 	bl	800332c <HAL_GetTick>
 800a5e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f003 0308 	and.w	r3, r3, #8
 800a5ec:	2b08      	cmp	r3, #8
 800a5ee:	d12f      	bne.n	800a650 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5f4:	9300      	str	r3, [sp, #0]
 800a5f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 f88e 	bl	800a720 <UART_WaitOnFlagUntilTimeout>
 800a604:	4603      	mov	r3, r0
 800a606:	2b00      	cmp	r3, #0
 800a608:	d022      	beq.n	800a650 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a612:	e853 3f00 	ldrex	r3, [r3]
 800a616:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a61a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a61e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	461a      	mov	r2, r3
 800a626:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a628:	647b      	str	r3, [r7, #68]	@ 0x44
 800a62a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a62e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a630:	e841 2300 	strex	r3, r2, [r1]
 800a634:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1e6      	bne.n	800a60a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2220      	movs	r2, #32
 800a640:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e063      	b.n	800a718 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f003 0304 	and.w	r3, r3, #4
 800a65a:	2b04      	cmp	r3, #4
 800a65c:	d149      	bne.n	800a6f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a65e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a666:	2200      	movs	r2, #0
 800a668:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 f857 	bl	800a720 <UART_WaitOnFlagUntilTimeout>
 800a672:	4603      	mov	r3, r0
 800a674:	2b00      	cmp	r3, #0
 800a676:	d03c      	beq.n	800a6f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a680:	e853 3f00 	ldrex	r3, [r3]
 800a684:	623b      	str	r3, [r7, #32]
   return(result);
 800a686:	6a3b      	ldr	r3, [r7, #32]
 800a688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a68c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	461a      	mov	r2, r3
 800a694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a696:	633b      	str	r3, [r7, #48]	@ 0x30
 800a698:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a69a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a69c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a69e:	e841 2300 	strex	r3, r2, [r1]
 800a6a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d1e6      	bne.n	800a678 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	3308      	adds	r3, #8
 800a6b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	e853 3f00 	ldrex	r3, [r3]
 800a6b8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	f023 0301 	bic.w	r3, r3, #1
 800a6c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	3308      	adds	r3, #8
 800a6c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6ca:	61fa      	str	r2, [r7, #28]
 800a6cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ce:	69b9      	ldr	r1, [r7, #24]
 800a6d0:	69fa      	ldr	r2, [r7, #28]
 800a6d2:	e841 2300 	strex	r3, r2, [r1]
 800a6d6:	617b      	str	r3, [r7, #20]
   return(result);
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d1e5      	bne.n	800a6aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2220      	movs	r2, #32
 800a6e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6ee:	2303      	movs	r3, #3
 800a6f0:	e012      	b.n	800a718 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2220      	movs	r2, #32
 800a6f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2220      	movs	r2, #32
 800a6fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2200      	movs	r2, #0
 800a706:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2200      	movs	r2, #0
 800a712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3758      	adds	r7, #88	@ 0x58
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	60f8      	str	r0, [r7, #12]
 800a728:	60b9      	str	r1, [r7, #8]
 800a72a:	603b      	str	r3, [r7, #0]
 800a72c:	4613      	mov	r3, r2
 800a72e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a730:	e04f      	b.n	800a7d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a738:	d04b      	beq.n	800a7d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a73a:	f7f8 fdf7 	bl	800332c <HAL_GetTick>
 800a73e:	4602      	mov	r2, r0
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	1ad3      	subs	r3, r2, r3
 800a744:	69ba      	ldr	r2, [r7, #24]
 800a746:	429a      	cmp	r2, r3
 800a748:	d302      	bcc.n	800a750 <UART_WaitOnFlagUntilTimeout+0x30>
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d101      	bne.n	800a754 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a750:	2303      	movs	r3, #3
 800a752:	e04e      	b.n	800a7f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f003 0304 	and.w	r3, r3, #4
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d037      	beq.n	800a7d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	2b80      	cmp	r3, #128	@ 0x80
 800a766:	d034      	beq.n	800a7d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	2b40      	cmp	r3, #64	@ 0x40
 800a76c:	d031      	beq.n	800a7d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	69db      	ldr	r3, [r3, #28]
 800a774:	f003 0308 	and.w	r3, r3, #8
 800a778:	2b08      	cmp	r3, #8
 800a77a:	d110      	bne.n	800a79e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2208      	movs	r2, #8
 800a782:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a784:	68f8      	ldr	r0, [r7, #12]
 800a786:	f000 f95b 	bl	800aa40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	2208      	movs	r2, #8
 800a78e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2200      	movs	r2, #0
 800a796:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	e029      	b.n	800a7f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	69db      	ldr	r3, [r3, #28]
 800a7a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a7a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7ac:	d111      	bne.n	800a7d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a7b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7b8:	68f8      	ldr	r0, [r7, #12]
 800a7ba:	f000 f941 	bl	800aa40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2220      	movs	r2, #32
 800a7c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a7ce:	2303      	movs	r3, #3
 800a7d0:	e00f      	b.n	800a7f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	69da      	ldr	r2, [r3, #28]
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	4013      	ands	r3, r2
 800a7dc:	68ba      	ldr	r2, [r7, #8]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	bf0c      	ite	eq
 800a7e2:	2301      	moveq	r3, #1
 800a7e4:	2300      	movne	r3, #0
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	79fb      	ldrb	r3, [r7, #7]
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d0a0      	beq.n	800a732 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3710      	adds	r7, #16
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
	...

0800a7fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b0a3      	sub	sp, #140	@ 0x8c
 800a800:	af00      	add	r7, sp, #0
 800a802:	60f8      	str	r0, [r7, #12]
 800a804:	60b9      	str	r1, [r7, #8]
 800a806:	4613      	mov	r3, r2
 800a808:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	68ba      	ldr	r2, [r7, #8]
 800a80e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	88fa      	ldrh	r2, [r7, #6]
 800a814:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	88fa      	ldrh	r2, [r7, #6]
 800a81c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2200      	movs	r2, #0
 800a824:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a82e:	d10e      	bne.n	800a84e <UART_Start_Receive_IT+0x52>
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d105      	bne.n	800a844 <UART_Start_Receive_IT+0x48>
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a83e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a842:	e02d      	b.n	800a8a0 <UART_Start_Receive_IT+0xa4>
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	22ff      	movs	r2, #255	@ 0xff
 800a848:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a84c:	e028      	b.n	800a8a0 <UART_Start_Receive_IT+0xa4>
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10d      	bne.n	800a872 <UART_Start_Receive_IT+0x76>
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	691b      	ldr	r3, [r3, #16]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d104      	bne.n	800a868 <UART_Start_Receive_IT+0x6c>
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	22ff      	movs	r2, #255	@ 0xff
 800a862:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a866:	e01b      	b.n	800a8a0 <UART_Start_Receive_IT+0xa4>
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	227f      	movs	r2, #127	@ 0x7f
 800a86c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a870:	e016      	b.n	800a8a0 <UART_Start_Receive_IT+0xa4>
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a87a:	d10d      	bne.n	800a898 <UART_Start_Receive_IT+0x9c>
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d104      	bne.n	800a88e <UART_Start_Receive_IT+0x92>
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	227f      	movs	r2, #127	@ 0x7f
 800a888:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a88c:	e008      	b.n	800a8a0 <UART_Start_Receive_IT+0xa4>
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	223f      	movs	r2, #63	@ 0x3f
 800a892:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a896:	e003      	b.n	800a8a0 <UART_Start_Receive_IT+0xa4>
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2200      	movs	r2, #0
 800a89c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2222      	movs	r2, #34	@ 0x22
 800a8ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	3308      	adds	r3, #8
 800a8b6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a8ba:	e853 3f00 	ldrex	r3, [r3]
 800a8be:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a8c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8c2:	f043 0301 	orr.w	r3, r3, #1
 800a8c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	3308      	adds	r3, #8
 800a8d0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a8d4:	673a      	str	r2, [r7, #112]	@ 0x70
 800a8d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a8da:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a8dc:	e841 2300 	strex	r3, r2, [r1]
 800a8e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a8e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d1e3      	bne.n	800a8b0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8f0:	d14f      	bne.n	800a992 <UART_Start_Receive_IT+0x196>
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a8f8:	88fa      	ldrh	r2, [r7, #6]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d349      	bcc.n	800a992 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	689b      	ldr	r3, [r3, #8]
 800a902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a906:	d107      	bne.n	800a918 <UART_Start_Receive_IT+0x11c>
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	691b      	ldr	r3, [r3, #16]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d103      	bne.n	800a918 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	4a47      	ldr	r2, [pc, #284]	@ (800aa30 <UART_Start_Receive_IT+0x234>)
 800a914:	675a      	str	r2, [r3, #116]	@ 0x74
 800a916:	e002      	b.n	800a91e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	4a46      	ldr	r2, [pc, #280]	@ (800aa34 <UART_Start_Receive_IT+0x238>)
 800a91c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	691b      	ldr	r3, [r3, #16]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d01a      	beq.n	800a95c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a92c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a92e:	e853 3f00 	ldrex	r3, [r3]
 800a932:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a93a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	461a      	mov	r2, r3
 800a944:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a948:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a94a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a94c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a94e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a950:	e841 2300 	strex	r3, r2, [r1]
 800a954:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a956:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1e4      	bne.n	800a926 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3308      	adds	r3, #8
 800a962:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a966:	e853 3f00 	ldrex	r3, [r3]
 800a96a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a96e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a972:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	3308      	adds	r3, #8
 800a97a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a97c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a97e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a980:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a984:	e841 2300 	strex	r3, r2, [r1]
 800a988:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a98a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d1e5      	bne.n	800a95c <UART_Start_Receive_IT+0x160>
 800a990:	e046      	b.n	800aa20 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a99a:	d107      	bne.n	800a9ac <UART_Start_Receive_IT+0x1b0>
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	691b      	ldr	r3, [r3, #16]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d103      	bne.n	800a9ac <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	4a24      	ldr	r2, [pc, #144]	@ (800aa38 <UART_Start_Receive_IT+0x23c>)
 800a9a8:	675a      	str	r2, [r3, #116]	@ 0x74
 800a9aa:	e002      	b.n	800a9b2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	4a23      	ldr	r2, [pc, #140]	@ (800aa3c <UART_Start_Receive_IT+0x240>)
 800a9b0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	691b      	ldr	r3, [r3, #16]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d019      	beq.n	800a9ee <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9c2:	e853 3f00 	ldrex	r3, [r3]
 800a9c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ca:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a9ce:	677b      	str	r3, [r7, #116]	@ 0x74
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9da:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a9de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9e0:	e841 2300 	strex	r3, r2, [r1]
 800a9e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d1e6      	bne.n	800a9ba <UART_Start_Receive_IT+0x1be>
 800a9ec:	e018      	b.n	800aa20 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	e853 3f00 	ldrex	r3, [r3]
 800a9fa:	613b      	str	r3, [r7, #16]
   return(result);
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	f043 0320 	orr.w	r3, r3, #32
 800aa02:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	461a      	mov	r2, r3
 800aa0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa0c:	623b      	str	r3, [r7, #32]
 800aa0e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa10:	69f9      	ldr	r1, [r7, #28]
 800aa12:	6a3a      	ldr	r2, [r7, #32]
 800aa14:	e841 2300 	strex	r3, r2, [r1]
 800aa18:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa1a:	69bb      	ldr	r3, [r7, #24]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d1e6      	bne.n	800a9ee <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	378c      	adds	r7, #140	@ 0x8c
 800aa26:	46bd      	mov	sp, r7
 800aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2c:	4770      	bx	lr
 800aa2e:	bf00      	nop
 800aa30:	0800b205 	.word	0x0800b205
 800aa34:	0800ae95 	.word	0x0800ae95
 800aa38:	0800acd1 	.word	0x0800acd1
 800aa3c:	0800ab0d 	.word	0x0800ab0d

0800aa40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b095      	sub	sp, #84	@ 0x54
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa50:	e853 3f00 	ldrex	r3, [r3]
 800aa54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	461a      	mov	r2, r3
 800aa64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa66:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa68:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa6e:	e841 2300 	strex	r3, r2, [r1]
 800aa72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d1e6      	bne.n	800aa48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	3308      	adds	r3, #8
 800aa80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa82:	6a3b      	ldr	r3, [r7, #32]
 800aa84:	e853 3f00 	ldrex	r3, [r3]
 800aa88:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa8a:	69fb      	ldr	r3, [r7, #28]
 800aa8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa90:	f023 0301 	bic.w	r3, r3, #1
 800aa94:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	3308      	adds	r3, #8
 800aa9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aaa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aaa4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aaa6:	e841 2300 	strex	r3, r2, [r1]
 800aaaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aaac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d1e3      	bne.n	800aa7a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d118      	bne.n	800aaec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	e853 3f00 	ldrex	r3, [r3]
 800aac6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	f023 0310 	bic.w	r3, r3, #16
 800aace:	647b      	str	r3, [r7, #68]	@ 0x44
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	461a      	mov	r2, r3
 800aad6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aad8:	61bb      	str	r3, [r7, #24]
 800aada:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aadc:	6979      	ldr	r1, [r7, #20]
 800aade:	69ba      	ldr	r2, [r7, #24]
 800aae0:	e841 2300 	strex	r3, r2, [r1]
 800aae4:	613b      	str	r3, [r7, #16]
   return(result);
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d1e6      	bne.n	800aaba <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2220      	movs	r2, #32
 800aaf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ab00:	bf00      	nop
 800ab02:	3754      	adds	r7, #84	@ 0x54
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b09c      	sub	sp, #112	@ 0x70
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ab1a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab24:	2b22      	cmp	r3, #34	@ 0x22
 800ab26:	f040 80c3 	bne.w	800acb0 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab30:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ab34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ab38:	b2d9      	uxtb	r1, r3
 800ab3a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ab3e:	b2da      	uxtb	r2, r3
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab44:	400a      	ands	r2, r1
 800ab46:	b2d2      	uxtb	r2, r2
 800ab48:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab4e:	1c5a      	adds	r2, r3, #1
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	3b01      	subs	r3, #1
 800ab5e:	b29a      	uxth	r2, r3
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab6c:	b29b      	uxth	r3, r3
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f040 80a6 	bne.w	800acc0 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab7c:	e853 3f00 	ldrex	r3, [r3]
 800ab80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ab82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab88:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	461a      	mov	r2, r3
 800ab90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ab92:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ab98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ab9a:	e841 2300 	strex	r3, r2, [r1]
 800ab9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aba0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d1e6      	bne.n	800ab74 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	3308      	adds	r3, #8
 800abac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb0:	e853 3f00 	ldrex	r3, [r3]
 800abb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800abb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb8:	f023 0301 	bic.w	r3, r3, #1
 800abbc:	667b      	str	r3, [r7, #100]	@ 0x64
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	3308      	adds	r3, #8
 800abc4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800abc6:	647a      	str	r2, [r7, #68]	@ 0x44
 800abc8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800abcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800abce:	e841 2300 	strex	r3, r2, [r1]
 800abd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800abd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d1e5      	bne.n	800aba6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2220      	movs	r2, #32
 800abde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2200      	movs	r2, #0
 800abe6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2200      	movs	r2, #0
 800abec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	4a35      	ldr	r2, [pc, #212]	@ (800acc8 <UART_RxISR_8BIT+0x1bc>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d024      	beq.n	800ac42 <UART_RxISR_8BIT+0x136>
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4a33      	ldr	r2, [pc, #204]	@ (800accc <UART_RxISR_8BIT+0x1c0>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d01f      	beq.n	800ac42 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d018      	beq.n	800ac42 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac18:	e853 3f00 	ldrex	r3, [r3]
 800ac1c:	623b      	str	r3, [r7, #32]
   return(result);
 800ac1e:	6a3b      	ldr	r3, [r7, #32]
 800ac20:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ac24:	663b      	str	r3, [r7, #96]	@ 0x60
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	461a      	mov	r2, r3
 800ac2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac36:	e841 2300 	strex	r3, r2, [r1]
 800ac3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ac3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d1e6      	bne.n	800ac10 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac46:	2b01      	cmp	r3, #1
 800ac48:	d12e      	bne.n	800aca8 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	e853 3f00 	ldrex	r3, [r3]
 800ac5c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f023 0310 	bic.w	r3, r3, #16
 800ac64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac6e:	61fb      	str	r3, [r7, #28]
 800ac70:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac72:	69b9      	ldr	r1, [r7, #24]
 800ac74:	69fa      	ldr	r2, [r7, #28]
 800ac76:	e841 2300 	strex	r3, r2, [r1]
 800ac7a:	617b      	str	r3, [r7, #20]
   return(result);
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d1e6      	bne.n	800ac50 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	69db      	ldr	r3, [r3, #28]
 800ac88:	f003 0310 	and.w	r3, r3, #16
 800ac8c:	2b10      	cmp	r3, #16
 800ac8e:	d103      	bne.n	800ac98 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	2210      	movs	r2, #16
 800ac96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ac9e:	4619      	mov	r1, r3
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f7ff fa4d 	bl	800a140 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aca6:	e00b      	b.n	800acc0 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f7f7 f845 	bl	8001d38 <HAL_UART_RxCpltCallback>
}
 800acae:	e007      	b.n	800acc0 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	699a      	ldr	r2, [r3, #24]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f042 0208 	orr.w	r2, r2, #8
 800acbe:	619a      	str	r2, [r3, #24]
}
 800acc0:	bf00      	nop
 800acc2:	3770      	adds	r7, #112	@ 0x70
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}
 800acc8:	46002400 	.word	0x46002400
 800accc:	56002400 	.word	0x56002400

0800acd0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b09c      	sub	sp, #112	@ 0x70
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800acde:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ace8:	2b22      	cmp	r3, #34	@ 0x22
 800acea:	f040 80c3 	bne.w	800ae74 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acfc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800acfe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ad02:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ad06:	4013      	ands	r3, r2
 800ad08:	b29a      	uxth	r2, r3
 800ad0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ad0c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad12:	1c9a      	adds	r2, r3, #2
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad1e:	b29b      	uxth	r3, r3
 800ad20:	3b01      	subs	r3, #1
 800ad22:	b29a      	uxth	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad30:	b29b      	uxth	r3, r3
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f040 80a6 	bne.w	800ae84 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad40:	e853 3f00 	ldrex	r3, [r3]
 800ad44:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ad46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad4c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	461a      	mov	r2, r3
 800ad54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad56:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad58:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ad5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad5e:	e841 2300 	strex	r3, r2, [r1]
 800ad62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ad64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d1e6      	bne.n	800ad38 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	3308      	adds	r3, #8
 800ad70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad74:	e853 3f00 	ldrex	r3, [r3]
 800ad78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad7c:	f023 0301 	bic.w	r3, r3, #1
 800ad80:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	3308      	adds	r3, #8
 800ad88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ad8a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ad8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad92:	e841 2300 	strex	r3, r2, [r1]
 800ad96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1e5      	bne.n	800ad6a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2220      	movs	r2, #32
 800ada2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2200      	movs	r2, #0
 800adaa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2200      	movs	r2, #0
 800adb0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a35      	ldr	r2, [pc, #212]	@ (800ae8c <UART_RxISR_16BIT+0x1bc>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d024      	beq.n	800ae06 <UART_RxISR_16BIT+0x136>
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4a33      	ldr	r2, [pc, #204]	@ (800ae90 <UART_RxISR_16BIT+0x1c0>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d01f      	beq.n	800ae06 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800add0:	2b00      	cmp	r3, #0
 800add2:	d018      	beq.n	800ae06 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adda:	6a3b      	ldr	r3, [r7, #32]
 800addc:	e853 3f00 	ldrex	r3, [r3]
 800ade0:	61fb      	str	r3, [r7, #28]
   return(result);
 800ade2:	69fb      	ldr	r3, [r7, #28]
 800ade4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ade8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	461a      	mov	r2, r3
 800adf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800adf4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800adf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adfa:	e841 2300 	strex	r3, r2, [r1]
 800adfe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1e6      	bne.n	800add4 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae0a:	2b01      	cmp	r3, #1
 800ae0c:	d12e      	bne.n	800ae6c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2200      	movs	r2, #0
 800ae12:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	e853 3f00 	ldrex	r3, [r3]
 800ae20:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	f023 0310 	bic.w	r3, r3, #16
 800ae28:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	461a      	mov	r2, r3
 800ae30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae32:	61bb      	str	r3, [r7, #24]
 800ae34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae36:	6979      	ldr	r1, [r7, #20]
 800ae38:	69ba      	ldr	r2, [r7, #24]
 800ae3a:	e841 2300 	strex	r3, r2, [r1]
 800ae3e:	613b      	str	r3, [r7, #16]
   return(result);
 800ae40:	693b      	ldr	r3, [r7, #16]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d1e6      	bne.n	800ae14 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	69db      	ldr	r3, [r3, #28]
 800ae4c:	f003 0310 	and.w	r3, r3, #16
 800ae50:	2b10      	cmp	r3, #16
 800ae52:	d103      	bne.n	800ae5c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2210      	movs	r2, #16
 800ae5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae62:	4619      	mov	r1, r3
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f7ff f96b 	bl	800a140 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ae6a:	e00b      	b.n	800ae84 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f7f6 ff63 	bl	8001d38 <HAL_UART_RxCpltCallback>
}
 800ae72:	e007      	b.n	800ae84 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	699a      	ldr	r2, [r3, #24]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f042 0208 	orr.w	r2, r2, #8
 800ae82:	619a      	str	r2, [r3, #24]
}
 800ae84:	bf00      	nop
 800ae86:	3770      	adds	r7, #112	@ 0x70
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}
 800ae8c:	46002400 	.word	0x46002400
 800ae90:	56002400 	.word	0x56002400

0800ae94 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b0ac      	sub	sp, #176	@ 0xb0
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aea2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	69db      	ldr	r3, [r3, #28]
 800aeac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aeca:	2b22      	cmp	r3, #34	@ 0x22
 800aecc:	f040 8188 	bne.w	800b1e0 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aed6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aeda:	e12b      	b.n	800b134 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aee2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800aee6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800aeea:	b2d9      	uxtb	r1, r3
 800aeec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800aef0:	b2da      	uxtb	r2, r3
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aef6:	400a      	ands	r2, r1
 800aef8:	b2d2      	uxtb	r2, r2
 800aefa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af00:	1c5a      	adds	r2, r3, #1
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	3b01      	subs	r3, #1
 800af10:	b29a      	uxth	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	69db      	ldr	r3, [r3, #28]
 800af1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800af22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af26:	f003 0307 	and.w	r3, r3, #7
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d053      	beq.n	800afd6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af32:	f003 0301 	and.w	r3, r3, #1
 800af36:	2b00      	cmp	r3, #0
 800af38:	d011      	beq.n	800af5e <UART_RxISR_8BIT_FIFOEN+0xca>
 800af3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800af3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00b      	beq.n	800af5e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	2201      	movs	r2, #1
 800af4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af54:	f043 0201 	orr.w	r2, r3, #1
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af62:	f003 0302 	and.w	r3, r3, #2
 800af66:	2b00      	cmp	r3, #0
 800af68:	d011      	beq.n	800af8e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800af6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af6e:	f003 0301 	and.w	r3, r3, #1
 800af72:	2b00      	cmp	r3, #0
 800af74:	d00b      	beq.n	800af8e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	2202      	movs	r2, #2
 800af7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af84:	f043 0204 	orr.w	r2, r3, #4
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af92:	f003 0304 	and.w	r3, r3, #4
 800af96:	2b00      	cmp	r3, #0
 800af98:	d011      	beq.n	800afbe <UART_RxISR_8BIT_FIFOEN+0x12a>
 800af9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af9e:	f003 0301 	and.w	r3, r3, #1
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d00b      	beq.n	800afbe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	2204      	movs	r2, #4
 800afac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afb4:	f043 0202 	orr.w	r2, r3, #2
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d006      	beq.n	800afd6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f7ff f8af 	bl	800a12c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2200      	movs	r2, #0
 800afd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800afdc:	b29b      	uxth	r3, r3
 800afde:	2b00      	cmp	r3, #0
 800afe0:	f040 80a8 	bne.w	800b134 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afec:	e853 3f00 	ldrex	r3, [r3]
 800aff0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800aff2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aff4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aff8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	461a      	mov	r2, r3
 800b002:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b006:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b008:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b00a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b00c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b00e:	e841 2300 	strex	r3, r2, [r1]
 800b012:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b014:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b016:	2b00      	cmp	r3, #0
 800b018:	d1e4      	bne.n	800afe4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	3308      	adds	r3, #8
 800b020:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b024:	e853 3f00 	ldrex	r3, [r3]
 800b028:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b02a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b02c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b030:	f023 0301 	bic.w	r3, r3, #1
 800b034:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	3308      	adds	r3, #8
 800b03e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b042:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b044:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b046:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b048:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b04a:	e841 2300 	strex	r3, r2, [r1]
 800b04e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b050:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b052:	2b00      	cmp	r3, #0
 800b054:	d1e1      	bne.n	800b01a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2220      	movs	r2, #32
 800b05a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2200      	movs	r2, #0
 800b062:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a62      	ldr	r2, [pc, #392]	@ (800b1f8 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d026      	beq.n	800b0c2 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a60      	ldr	r2, [pc, #384]	@ (800b1fc <UART_RxISR_8BIT_FIFOEN+0x368>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d021      	beq.n	800b0c2 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d01a      	beq.n	800b0c2 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b094:	e853 3f00 	ldrex	r3, [r3]
 800b098:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b09a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b09c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b0a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b0ae:	657b      	str	r3, [r7, #84]	@ 0x54
 800b0b0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b0b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0b6:	e841 2300 	strex	r3, r2, [r1]
 800b0ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b0bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d1e4      	bne.n	800b08c <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0c6:	2b01      	cmp	r3, #1
 800b0c8:	d130      	bne.n	800b12c <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0d8:	e853 3f00 	ldrex	r3, [r3]
 800b0dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e0:	f023 0310 	bic.w	r3, r3, #16
 800b0e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b0f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b0fa:	e841 2300 	strex	r3, r2, [r1]
 800b0fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b102:	2b00      	cmp	r3, #0
 800b104:	d1e4      	bne.n	800b0d0 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	69db      	ldr	r3, [r3, #28]
 800b10c:	f003 0310 	and.w	r3, r3, #16
 800b110:	2b10      	cmp	r3, #16
 800b112:	d103      	bne.n	800b11c <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	2210      	movs	r2, #16
 800b11a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b122:	4619      	mov	r1, r3
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f7ff f80b 	bl	800a140 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b12a:	e00e      	b.n	800b14a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f7f6 fe03 	bl	8001d38 <HAL_UART_RxCpltCallback>
        break;
 800b132:	e00a      	b.n	800b14a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b134:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d006      	beq.n	800b14a <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800b13c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b140:	f003 0320 	and.w	r3, r3, #32
 800b144:	2b00      	cmp	r3, #0
 800b146:	f47f aec9 	bne.w	800aedc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b150:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b154:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d049      	beq.n	800b1f0 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b162:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b166:	429a      	cmp	r2, r3
 800b168:	d242      	bcs.n	800b1f0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3308      	adds	r3, #8
 800b170:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b172:	6a3b      	ldr	r3, [r7, #32]
 800b174:	e853 3f00 	ldrex	r3, [r3]
 800b178:	61fb      	str	r3, [r7, #28]
   return(result);
 800b17a:	69fb      	ldr	r3, [r7, #28]
 800b17c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b180:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	3308      	adds	r3, #8
 800b18a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b18e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b190:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b192:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b194:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b196:	e841 2300 	strex	r3, r2, [r1]
 800b19a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1e3      	bne.n	800b16a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a16      	ldr	r2, [pc, #88]	@ (800b200 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800b1a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	e853 3f00 	ldrex	r3, [r3]
 800b1b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	f043 0320 	orr.w	r3, r3, #32
 800b1bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	461a      	mov	r2, r3
 800b1c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b1ca:	61bb      	str	r3, [r7, #24]
 800b1cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ce:	6979      	ldr	r1, [r7, #20]
 800b1d0:	69ba      	ldr	r2, [r7, #24]
 800b1d2:	e841 2300 	strex	r3, r2, [r1]
 800b1d6:	613b      	str	r3, [r7, #16]
   return(result);
 800b1d8:	693b      	ldr	r3, [r7, #16]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d1e4      	bne.n	800b1a8 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b1de:	e007      	b.n	800b1f0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	699a      	ldr	r2, [r3, #24]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f042 0208 	orr.w	r2, r2, #8
 800b1ee:	619a      	str	r2, [r3, #24]
}
 800b1f0:	bf00      	nop
 800b1f2:	37b0      	adds	r7, #176	@ 0xb0
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	46002400 	.word	0x46002400
 800b1fc:	56002400 	.word	0x56002400
 800b200:	0800ab0d 	.word	0x0800ab0d

0800b204 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b0ae      	sub	sp, #184	@ 0xb8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b212:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	69db      	ldr	r3, [r3, #28]
 800b21c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	689b      	ldr	r3, [r3, #8]
 800b230:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b23a:	2b22      	cmp	r3, #34	@ 0x22
 800b23c:	f040 818c 	bne.w	800b558 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b246:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b24a:	e12f      	b.n	800b4ac <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b252:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b25a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b25e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b262:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b266:	4013      	ands	r3, r2
 800b268:	b29a      	uxth	r2, r3
 800b26a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b26e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b274:	1c9a      	adds	r2, r3, #2
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b280:	b29b      	uxth	r3, r3
 800b282:	3b01      	subs	r3, #1
 800b284:	b29a      	uxth	r2, r3
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	69db      	ldr	r3, [r3, #28]
 800b292:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b296:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b29a:	f003 0307 	and.w	r3, r3, #7
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d053      	beq.n	800b34a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b2a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b2a6:	f003 0301 	and.w	r3, r3, #1
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d011      	beq.n	800b2d2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800b2ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d00b      	beq.n	800b2d2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2c8:	f043 0201 	orr.w	r2, r3, #1
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b2d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b2d6:	f003 0302 	and.w	r3, r3, #2
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d011      	beq.n	800b302 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b2de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b2e2:	f003 0301 	and.w	r3, r3, #1
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d00b      	beq.n	800b302 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	2202      	movs	r2, #2
 800b2f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2f8:	f043 0204 	orr.w	r2, r3, #4
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b302:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b306:	f003 0304 	and.w	r3, r3, #4
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d011      	beq.n	800b332 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b30e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b312:	f003 0301 	and.w	r3, r3, #1
 800b316:	2b00      	cmp	r3, #0
 800b318:	d00b      	beq.n	800b332 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	2204      	movs	r2, #4
 800b320:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b328:	f043 0202 	orr.w	r2, r3, #2
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d006      	beq.n	800b34a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f7fe fef5 	bl	800a12c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2200      	movs	r2, #0
 800b346:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b350:	b29b      	uxth	r3, r3
 800b352:	2b00      	cmp	r3, #0
 800b354:	f040 80aa 	bne.w	800b4ac <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b35e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b360:	e853 3f00 	ldrex	r3, [r3]
 800b364:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b36c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	461a      	mov	r2, r3
 800b376:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b37a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b37e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b380:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b382:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b386:	e841 2300 	strex	r3, r2, [r1]
 800b38a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b38c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1e2      	bne.n	800b358 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	3308      	adds	r3, #8
 800b398:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b39a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b39c:	e853 3f00 	ldrex	r3, [r3]
 800b3a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b3a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b3a8:	f023 0301 	bic.w	r3, r3, #1
 800b3ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	3308      	adds	r3, #8
 800b3b6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b3ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b3bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b3c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b3c2:	e841 2300 	strex	r3, r2, [r1]
 800b3c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b3c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d1e1      	bne.n	800b392 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2220      	movs	r2, #32
 800b3d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	4a62      	ldr	r2, [pc, #392]	@ (800b570 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d026      	beq.n	800b43a <UART_RxISR_16BIT_FIFOEN+0x236>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4a60      	ldr	r2, [pc, #384]	@ (800b574 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d021      	beq.n	800b43a <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b400:	2b00      	cmp	r3, #0
 800b402:	d01a      	beq.n	800b43a <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b40a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b40c:	e853 3f00 	ldrex	r3, [r3]
 800b410:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b414:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b418:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	461a      	mov	r2, r3
 800b422:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b426:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b428:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b42a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b42c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b42e:	e841 2300 	strex	r3, r2, [r1]
 800b432:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b436:	2b00      	cmp	r3, #0
 800b438:	d1e4      	bne.n	800b404 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d130      	bne.n	800b4a4 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2200      	movs	r2, #0
 800b446:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b44e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b450:	e853 3f00 	ldrex	r3, [r3]
 800b454:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b458:	f023 0310 	bic.w	r3, r3, #16
 800b45c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	461a      	mov	r2, r3
 800b466:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b46a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b46c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b46e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b470:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b472:	e841 2300 	strex	r3, r2, [r1]
 800b476:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1e4      	bne.n	800b448 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	69db      	ldr	r3, [r3, #28]
 800b484:	f003 0310 	and.w	r3, r3, #16
 800b488:	2b10      	cmp	r3, #16
 800b48a:	d103      	bne.n	800b494 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2210      	movs	r2, #16
 800b492:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b49a:	4619      	mov	r1, r3
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f7fe fe4f 	bl	800a140 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b4a2:	e00e      	b.n	800b4c2 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f7f6 fc47 	bl	8001d38 <HAL_UART_RxCpltCallback>
        break;
 800b4aa:	e00a      	b.n	800b4c2 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b4ac:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d006      	beq.n	800b4c2 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800b4b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b4b8:	f003 0320 	and.w	r3, r3, #32
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	f47f aec5 	bne.w	800b24c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4c8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b4cc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d049      	beq.n	800b568 <UART_RxISR_16BIT_FIFOEN+0x364>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b4da:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d242      	bcs.n	800b568 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	3308      	adds	r3, #8
 800b4e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	e853 3f00 	ldrex	r3, [r3]
 800b4f0:	623b      	str	r3, [r7, #32]
   return(result);
 800b4f2:	6a3b      	ldr	r3, [r7, #32]
 800b4f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	3308      	adds	r3, #8
 800b502:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b506:	633a      	str	r2, [r7, #48]	@ 0x30
 800b508:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b50a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b50c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b50e:	e841 2300 	strex	r3, r2, [r1]
 800b512:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b516:	2b00      	cmp	r3, #0
 800b518:	d1e3      	bne.n	800b4e2 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	4a16      	ldr	r2, [pc, #88]	@ (800b578 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800b51e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	e853 3f00 	ldrex	r3, [r3]
 800b52c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	f043 0320 	orr.w	r3, r3, #32
 800b534:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	461a      	mov	r2, r3
 800b53e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b542:	61fb      	str	r3, [r7, #28]
 800b544:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b546:	69b9      	ldr	r1, [r7, #24]
 800b548:	69fa      	ldr	r2, [r7, #28]
 800b54a:	e841 2300 	strex	r3, r2, [r1]
 800b54e:	617b      	str	r3, [r7, #20]
   return(result);
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d1e4      	bne.n	800b520 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b556:	e007      	b.n	800b568 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	699a      	ldr	r2, [r3, #24]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f042 0208 	orr.w	r2, r2, #8
 800b566:	619a      	str	r2, [r3, #24]
}
 800b568:	bf00      	nop
 800b56a:	37b8      	adds	r7, #184	@ 0xb8
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}
 800b570:	46002400 	.word	0x46002400
 800b574:	56002400 	.word	0x56002400
 800b578:	0800acd1 	.word	0x0800acd1

0800b57c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b57c:	b480      	push	{r7}
 800b57e:	b085      	sub	sp, #20
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d101      	bne.n	800b592 <HAL_UARTEx_DisableFifoMode+0x16>
 800b58e:	2302      	movs	r3, #2
 800b590:	e027      	b.n	800b5e2 <HAL_UARTEx_DisableFifoMode+0x66>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2201      	movs	r2, #1
 800b596:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2224      	movs	r2, #36	@ 0x24
 800b59e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	681a      	ldr	r2, [r3, #0]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f022 0201 	bic.w	r2, r2, #1
 800b5b8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b5c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	68fa      	ldr	r2, [r7, #12]
 800b5ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2220      	movs	r2, #32
 800b5d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b5e0:	2300      	movs	r3, #0
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3714      	adds	r7, #20
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ec:	4770      	bx	lr

0800b5ee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b5ee:	b580      	push	{r7, lr}
 800b5f0:	b084      	sub	sp, #16
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
 800b5f6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d101      	bne.n	800b606 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b602:	2302      	movs	r3, #2
 800b604:	e02d      	b.n	800b662 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2201      	movs	r2, #1
 800b60a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2224      	movs	r2, #36	@ 0x24
 800b612:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681a      	ldr	r2, [r3, #0]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f022 0201 	bic.w	r2, r2, #1
 800b62c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	683a      	ldr	r2, [r7, #0]
 800b63e:	430a      	orrs	r2, r1
 800b640:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f000 f850 	bl	800b6e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2220      	movs	r2, #32
 800b654:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b660:	2300      	movs	r3, #0
}
 800b662:	4618      	mov	r0, r3
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b66a:	b580      	push	{r7, lr}
 800b66c:	b084      	sub	sp, #16
 800b66e:	af00      	add	r7, sp, #0
 800b670:	6078      	str	r0, [r7, #4]
 800b672:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d101      	bne.n	800b682 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b67e:	2302      	movs	r3, #2
 800b680:	e02d      	b.n	800b6de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2201      	movs	r2, #1
 800b686:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2224      	movs	r2, #36	@ 0x24
 800b68e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f022 0201 	bic.w	r2, r2, #1
 800b6a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	689b      	ldr	r3, [r3, #8]
 800b6b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	683a      	ldr	r2, [r7, #0]
 800b6ba:	430a      	orrs	r2, r1
 800b6bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f000 f812 	bl	800b6e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	68fa      	ldr	r2, [r7, #12]
 800b6ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2220      	movs	r2, #32
 800b6d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6dc:	2300      	movs	r3, #0
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	3710      	adds	r7, #16
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}
	...

0800b6e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b085      	sub	sp, #20
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d108      	bne.n	800b70a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b708:	e031      	b.n	800b76e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b70a:	2308      	movs	r3, #8
 800b70c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b70e:	2308      	movs	r3, #8
 800b710:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	689b      	ldr	r3, [r3, #8]
 800b718:	0e5b      	lsrs	r3, r3, #25
 800b71a:	b2db      	uxtb	r3, r3
 800b71c:	f003 0307 	and.w	r3, r3, #7
 800b720:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	689b      	ldr	r3, [r3, #8]
 800b728:	0f5b      	lsrs	r3, r3, #29
 800b72a:	b2db      	uxtb	r3, r3
 800b72c:	f003 0307 	and.w	r3, r3, #7
 800b730:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b732:	7bbb      	ldrb	r3, [r7, #14]
 800b734:	7b3a      	ldrb	r2, [r7, #12]
 800b736:	4911      	ldr	r1, [pc, #68]	@ (800b77c <UARTEx_SetNbDataToProcess+0x94>)
 800b738:	5c8a      	ldrb	r2, [r1, r2]
 800b73a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b73e:	7b3a      	ldrb	r2, [r7, #12]
 800b740:	490f      	ldr	r1, [pc, #60]	@ (800b780 <UARTEx_SetNbDataToProcess+0x98>)
 800b742:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b744:	fb93 f3f2 	sdiv	r3, r3, r2
 800b748:	b29a      	uxth	r2, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b750:	7bfb      	ldrb	r3, [r7, #15]
 800b752:	7b7a      	ldrb	r2, [r7, #13]
 800b754:	4909      	ldr	r1, [pc, #36]	@ (800b77c <UARTEx_SetNbDataToProcess+0x94>)
 800b756:	5c8a      	ldrb	r2, [r1, r2]
 800b758:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b75c:	7b7a      	ldrb	r2, [r7, #13]
 800b75e:	4908      	ldr	r1, [pc, #32]	@ (800b780 <UARTEx_SetNbDataToProcess+0x98>)
 800b760:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b762:	fb93 f3f2 	sdiv	r3, r3, r2
 800b766:	b29a      	uxth	r2, r3
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b76e:	bf00      	nop
 800b770:	3714      	adds	r7, #20
 800b772:	46bd      	mov	sp, r7
 800b774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	0800e1d0 	.word	0x0800e1d0
 800b780:	0800e1d8 	.word	0x0800e1d8

0800b784 <malloc>:
 800b784:	4b02      	ldr	r3, [pc, #8]	@ (800b790 <malloc+0xc>)
 800b786:	4601      	mov	r1, r0
 800b788:	6818      	ldr	r0, [r3, #0]
 800b78a:	f000 b825 	b.w	800b7d8 <_malloc_r>
 800b78e:	bf00      	nop
 800b790:	2000001c 	.word	0x2000001c

0800b794 <sbrk_aligned>:
 800b794:	b570      	push	{r4, r5, r6, lr}
 800b796:	4e0f      	ldr	r6, [pc, #60]	@ (800b7d4 <sbrk_aligned+0x40>)
 800b798:	460c      	mov	r4, r1
 800b79a:	4605      	mov	r5, r0
 800b79c:	6831      	ldr	r1, [r6, #0]
 800b79e:	b911      	cbnz	r1, 800b7a6 <sbrk_aligned+0x12>
 800b7a0:	f000 fe44 	bl	800c42c <_sbrk_r>
 800b7a4:	6030      	str	r0, [r6, #0]
 800b7a6:	4621      	mov	r1, r4
 800b7a8:	4628      	mov	r0, r5
 800b7aa:	f000 fe3f 	bl	800c42c <_sbrk_r>
 800b7ae:	1c43      	adds	r3, r0, #1
 800b7b0:	d103      	bne.n	800b7ba <sbrk_aligned+0x26>
 800b7b2:	f04f 34ff 	mov.w	r4, #4294967295
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ba:	1cc4      	adds	r4, r0, #3
 800b7bc:	f024 0403 	bic.w	r4, r4, #3
 800b7c0:	42a0      	cmp	r0, r4
 800b7c2:	d0f8      	beq.n	800b7b6 <sbrk_aligned+0x22>
 800b7c4:	1a21      	subs	r1, r4, r0
 800b7c6:	4628      	mov	r0, r5
 800b7c8:	f000 fe30 	bl	800c42c <_sbrk_r>
 800b7cc:	3001      	adds	r0, #1
 800b7ce:	d1f2      	bne.n	800b7b6 <sbrk_aligned+0x22>
 800b7d0:	e7ef      	b.n	800b7b2 <sbrk_aligned+0x1e>
 800b7d2:	bf00      	nop
 800b7d4:	200005b0 	.word	0x200005b0

0800b7d8 <_malloc_r>:
 800b7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7dc:	1ccd      	adds	r5, r1, #3
 800b7de:	4606      	mov	r6, r0
 800b7e0:	f025 0503 	bic.w	r5, r5, #3
 800b7e4:	3508      	adds	r5, #8
 800b7e6:	2d0c      	cmp	r5, #12
 800b7e8:	bf38      	it	cc
 800b7ea:	250c      	movcc	r5, #12
 800b7ec:	2d00      	cmp	r5, #0
 800b7ee:	db01      	blt.n	800b7f4 <_malloc_r+0x1c>
 800b7f0:	42a9      	cmp	r1, r5
 800b7f2:	d904      	bls.n	800b7fe <_malloc_r+0x26>
 800b7f4:	230c      	movs	r3, #12
 800b7f6:	6033      	str	r3, [r6, #0]
 800b7f8:	2000      	movs	r0, #0
 800b7fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8d4 <_malloc_r+0xfc>
 800b802:	f000 f869 	bl	800b8d8 <__malloc_lock>
 800b806:	f8d8 3000 	ldr.w	r3, [r8]
 800b80a:	461c      	mov	r4, r3
 800b80c:	bb44      	cbnz	r4, 800b860 <_malloc_r+0x88>
 800b80e:	4629      	mov	r1, r5
 800b810:	4630      	mov	r0, r6
 800b812:	f7ff ffbf 	bl	800b794 <sbrk_aligned>
 800b816:	1c43      	adds	r3, r0, #1
 800b818:	4604      	mov	r4, r0
 800b81a:	d158      	bne.n	800b8ce <_malloc_r+0xf6>
 800b81c:	f8d8 4000 	ldr.w	r4, [r8]
 800b820:	4627      	mov	r7, r4
 800b822:	2f00      	cmp	r7, #0
 800b824:	d143      	bne.n	800b8ae <_malloc_r+0xd6>
 800b826:	2c00      	cmp	r4, #0
 800b828:	d04b      	beq.n	800b8c2 <_malloc_r+0xea>
 800b82a:	6823      	ldr	r3, [r4, #0]
 800b82c:	4639      	mov	r1, r7
 800b82e:	4630      	mov	r0, r6
 800b830:	eb04 0903 	add.w	r9, r4, r3
 800b834:	f000 fdfa 	bl	800c42c <_sbrk_r>
 800b838:	4581      	cmp	r9, r0
 800b83a:	d142      	bne.n	800b8c2 <_malloc_r+0xea>
 800b83c:	6821      	ldr	r1, [r4, #0]
 800b83e:	4630      	mov	r0, r6
 800b840:	1a6d      	subs	r5, r5, r1
 800b842:	4629      	mov	r1, r5
 800b844:	f7ff ffa6 	bl	800b794 <sbrk_aligned>
 800b848:	3001      	adds	r0, #1
 800b84a:	d03a      	beq.n	800b8c2 <_malloc_r+0xea>
 800b84c:	6823      	ldr	r3, [r4, #0]
 800b84e:	442b      	add	r3, r5
 800b850:	6023      	str	r3, [r4, #0]
 800b852:	f8d8 3000 	ldr.w	r3, [r8]
 800b856:	685a      	ldr	r2, [r3, #4]
 800b858:	bb62      	cbnz	r2, 800b8b4 <_malloc_r+0xdc>
 800b85a:	f8c8 7000 	str.w	r7, [r8]
 800b85e:	e00f      	b.n	800b880 <_malloc_r+0xa8>
 800b860:	6822      	ldr	r2, [r4, #0]
 800b862:	1b52      	subs	r2, r2, r5
 800b864:	d420      	bmi.n	800b8a8 <_malloc_r+0xd0>
 800b866:	2a0b      	cmp	r2, #11
 800b868:	d917      	bls.n	800b89a <_malloc_r+0xc2>
 800b86a:	1961      	adds	r1, r4, r5
 800b86c:	42a3      	cmp	r3, r4
 800b86e:	6025      	str	r5, [r4, #0]
 800b870:	bf18      	it	ne
 800b872:	6059      	strne	r1, [r3, #4]
 800b874:	6863      	ldr	r3, [r4, #4]
 800b876:	bf08      	it	eq
 800b878:	f8c8 1000 	streq.w	r1, [r8]
 800b87c:	5162      	str	r2, [r4, r5]
 800b87e:	604b      	str	r3, [r1, #4]
 800b880:	4630      	mov	r0, r6
 800b882:	f000 f82f 	bl	800b8e4 <__malloc_unlock>
 800b886:	f104 000b 	add.w	r0, r4, #11
 800b88a:	1d23      	adds	r3, r4, #4
 800b88c:	f020 0007 	bic.w	r0, r0, #7
 800b890:	1ac2      	subs	r2, r0, r3
 800b892:	bf1c      	itt	ne
 800b894:	1a1b      	subne	r3, r3, r0
 800b896:	50a3      	strne	r3, [r4, r2]
 800b898:	e7af      	b.n	800b7fa <_malloc_r+0x22>
 800b89a:	6862      	ldr	r2, [r4, #4]
 800b89c:	42a3      	cmp	r3, r4
 800b89e:	bf0c      	ite	eq
 800b8a0:	f8c8 2000 	streq.w	r2, [r8]
 800b8a4:	605a      	strne	r2, [r3, #4]
 800b8a6:	e7eb      	b.n	800b880 <_malloc_r+0xa8>
 800b8a8:	4623      	mov	r3, r4
 800b8aa:	6864      	ldr	r4, [r4, #4]
 800b8ac:	e7ae      	b.n	800b80c <_malloc_r+0x34>
 800b8ae:	463c      	mov	r4, r7
 800b8b0:	687f      	ldr	r7, [r7, #4]
 800b8b2:	e7b6      	b.n	800b822 <_malloc_r+0x4a>
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	42a3      	cmp	r3, r4
 800b8ba:	d1fb      	bne.n	800b8b4 <_malloc_r+0xdc>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	6053      	str	r3, [r2, #4]
 800b8c0:	e7de      	b.n	800b880 <_malloc_r+0xa8>
 800b8c2:	230c      	movs	r3, #12
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	6033      	str	r3, [r6, #0]
 800b8c8:	f000 f80c 	bl	800b8e4 <__malloc_unlock>
 800b8cc:	e794      	b.n	800b7f8 <_malloc_r+0x20>
 800b8ce:	6005      	str	r5, [r0, #0]
 800b8d0:	e7d6      	b.n	800b880 <_malloc_r+0xa8>
 800b8d2:	bf00      	nop
 800b8d4:	200005b4 	.word	0x200005b4

0800b8d8 <__malloc_lock>:
 800b8d8:	4801      	ldr	r0, [pc, #4]	@ (800b8e0 <__malloc_lock+0x8>)
 800b8da:	f000 bdf4 	b.w	800c4c6 <__retarget_lock_acquire_recursive>
 800b8de:	bf00      	nop
 800b8e0:	200006f8 	.word	0x200006f8

0800b8e4 <__malloc_unlock>:
 800b8e4:	4801      	ldr	r0, [pc, #4]	@ (800b8ec <__malloc_unlock+0x8>)
 800b8e6:	f000 bdef 	b.w	800c4c8 <__retarget_lock_release_recursive>
 800b8ea:	bf00      	nop
 800b8ec:	200006f8 	.word	0x200006f8

0800b8f0 <__cvt>:
 800b8f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f4:	ec57 6b10 	vmov	r6, r7, d0
 800b8f8:	2f00      	cmp	r7, #0
 800b8fa:	460c      	mov	r4, r1
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	463b      	mov	r3, r7
 800b900:	bfb4      	ite	lt
 800b902:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b906:	2300      	movge	r3, #0
 800b908:	4691      	mov	r9, r2
 800b90a:	bfbf      	itttt	lt
 800b90c:	4632      	movlt	r2, r6
 800b90e:	461f      	movlt	r7, r3
 800b910:	232d      	movlt	r3, #45	@ 0x2d
 800b912:	4616      	movlt	r6, r2
 800b914:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b918:	700b      	strb	r3, [r1, #0]
 800b91a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b91c:	f023 0820 	bic.w	r8, r3, #32
 800b920:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b924:	d005      	beq.n	800b932 <__cvt+0x42>
 800b926:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b92a:	d100      	bne.n	800b92e <__cvt+0x3e>
 800b92c:	3401      	adds	r4, #1
 800b92e:	2102      	movs	r1, #2
 800b930:	e000      	b.n	800b934 <__cvt+0x44>
 800b932:	2103      	movs	r1, #3
 800b934:	ab03      	add	r3, sp, #12
 800b936:	4622      	mov	r2, r4
 800b938:	9301      	str	r3, [sp, #4]
 800b93a:	ab02      	add	r3, sp, #8
 800b93c:	ec47 6b10 	vmov	d0, r6, r7
 800b940:	9300      	str	r3, [sp, #0]
 800b942:	4653      	mov	r3, sl
 800b944:	f000 fe6c 	bl	800c620 <_dtoa_r>
 800b948:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b94c:	4605      	mov	r5, r0
 800b94e:	d119      	bne.n	800b984 <__cvt+0x94>
 800b950:	f019 0f01 	tst.w	r9, #1
 800b954:	d00e      	beq.n	800b974 <__cvt+0x84>
 800b956:	eb00 0904 	add.w	r9, r0, r4
 800b95a:	2200      	movs	r2, #0
 800b95c:	2300      	movs	r3, #0
 800b95e:	4630      	mov	r0, r6
 800b960:	4639      	mov	r1, r7
 800b962:	f7f5 f8b5 	bl	8000ad0 <__aeabi_dcmpeq>
 800b966:	b108      	cbz	r0, 800b96c <__cvt+0x7c>
 800b968:	f8cd 900c 	str.w	r9, [sp, #12]
 800b96c:	2230      	movs	r2, #48	@ 0x30
 800b96e:	9b03      	ldr	r3, [sp, #12]
 800b970:	454b      	cmp	r3, r9
 800b972:	d31e      	bcc.n	800b9b2 <__cvt+0xc2>
 800b974:	9b03      	ldr	r3, [sp, #12]
 800b976:	4628      	mov	r0, r5
 800b978:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b97a:	1b5b      	subs	r3, r3, r5
 800b97c:	6013      	str	r3, [r2, #0]
 800b97e:	b004      	add	sp, #16
 800b980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b984:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b988:	eb00 0904 	add.w	r9, r0, r4
 800b98c:	d1e5      	bne.n	800b95a <__cvt+0x6a>
 800b98e:	7803      	ldrb	r3, [r0, #0]
 800b990:	2b30      	cmp	r3, #48	@ 0x30
 800b992:	d10a      	bne.n	800b9aa <__cvt+0xba>
 800b994:	2200      	movs	r2, #0
 800b996:	2300      	movs	r3, #0
 800b998:	4630      	mov	r0, r6
 800b99a:	4639      	mov	r1, r7
 800b99c:	f7f5 f898 	bl	8000ad0 <__aeabi_dcmpeq>
 800b9a0:	b918      	cbnz	r0, 800b9aa <__cvt+0xba>
 800b9a2:	f1c4 0401 	rsb	r4, r4, #1
 800b9a6:	f8ca 4000 	str.w	r4, [sl]
 800b9aa:	f8da 3000 	ldr.w	r3, [sl]
 800b9ae:	4499      	add	r9, r3
 800b9b0:	e7d3      	b.n	800b95a <__cvt+0x6a>
 800b9b2:	1c59      	adds	r1, r3, #1
 800b9b4:	9103      	str	r1, [sp, #12]
 800b9b6:	701a      	strb	r2, [r3, #0]
 800b9b8:	e7d9      	b.n	800b96e <__cvt+0x7e>

0800b9ba <__exponent>:
 800b9ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9bc:	2900      	cmp	r1, #0
 800b9be:	7002      	strb	r2, [r0, #0]
 800b9c0:	bfba      	itte	lt
 800b9c2:	4249      	neglt	r1, r1
 800b9c4:	232d      	movlt	r3, #45	@ 0x2d
 800b9c6:	232b      	movge	r3, #43	@ 0x2b
 800b9c8:	2909      	cmp	r1, #9
 800b9ca:	7043      	strb	r3, [r0, #1]
 800b9cc:	dd28      	ble.n	800ba20 <__exponent+0x66>
 800b9ce:	f10d 0307 	add.w	r3, sp, #7
 800b9d2:	270a      	movs	r7, #10
 800b9d4:	461d      	mov	r5, r3
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	fbb1 f6f7 	udiv	r6, r1, r7
 800b9de:	fb07 1416 	mls	r4, r7, r6, r1
 800b9e2:	3430      	adds	r4, #48	@ 0x30
 800b9e4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b9e8:	460c      	mov	r4, r1
 800b9ea:	4631      	mov	r1, r6
 800b9ec:	2c63      	cmp	r4, #99	@ 0x63
 800b9ee:	dcf2      	bgt.n	800b9d6 <__exponent+0x1c>
 800b9f0:	3130      	adds	r1, #48	@ 0x30
 800b9f2:	1e94      	subs	r4, r2, #2
 800b9f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b9f8:	1c41      	adds	r1, r0, #1
 800b9fa:	4623      	mov	r3, r4
 800b9fc:	42ab      	cmp	r3, r5
 800b9fe:	d30a      	bcc.n	800ba16 <__exponent+0x5c>
 800ba00:	f10d 0309 	add.w	r3, sp, #9
 800ba04:	1a9b      	subs	r3, r3, r2
 800ba06:	42ac      	cmp	r4, r5
 800ba08:	bf88      	it	hi
 800ba0a:	2300      	movhi	r3, #0
 800ba0c:	3302      	adds	r3, #2
 800ba0e:	4403      	add	r3, r0
 800ba10:	1a18      	subs	r0, r3, r0
 800ba12:	b003      	add	sp, #12
 800ba14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba16:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ba1a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ba1e:	e7ed      	b.n	800b9fc <__exponent+0x42>
 800ba20:	2330      	movs	r3, #48	@ 0x30
 800ba22:	3130      	adds	r1, #48	@ 0x30
 800ba24:	7083      	strb	r3, [r0, #2]
 800ba26:	1d03      	adds	r3, r0, #4
 800ba28:	70c1      	strb	r1, [r0, #3]
 800ba2a:	e7f1      	b.n	800ba10 <__exponent+0x56>

0800ba2c <_printf_float>:
 800ba2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba30:	b08d      	sub	sp, #52	@ 0x34
 800ba32:	460c      	mov	r4, r1
 800ba34:	4616      	mov	r6, r2
 800ba36:	461f      	mov	r7, r3
 800ba38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ba3c:	4605      	mov	r5, r0
 800ba3e:	f000 fcbd 	bl	800c3bc <_localeconv_r>
 800ba42:	6803      	ldr	r3, [r0, #0]
 800ba44:	4618      	mov	r0, r3
 800ba46:	9304      	str	r3, [sp, #16]
 800ba48:	f7f4 fc16 	bl	8000278 <strlen>
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	9005      	str	r0, [sp, #20]
 800ba50:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba52:	f8d8 3000 	ldr.w	r3, [r8]
 800ba56:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ba5a:	3307      	adds	r3, #7
 800ba5c:	f8d4 b000 	ldr.w	fp, [r4]
 800ba60:	f023 0307 	bic.w	r3, r3, #7
 800ba64:	f103 0208 	add.w	r2, r3, #8
 800ba68:	f8c8 2000 	str.w	r2, [r8]
 800ba6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba70:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba74:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ba78:	f8cd 8018 	str.w	r8, [sp, #24]
 800ba7c:	9307      	str	r3, [sp, #28]
 800ba7e:	4b9d      	ldr	r3, [pc, #628]	@ (800bcf4 <_printf_float+0x2c8>)
 800ba80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba84:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ba88:	f7f5 f854 	bl	8000b34 <__aeabi_dcmpun>
 800ba8c:	bb70      	cbnz	r0, 800baec <_printf_float+0xc0>
 800ba8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba92:	4b98      	ldr	r3, [pc, #608]	@ (800bcf4 <_printf_float+0x2c8>)
 800ba94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba98:	f7f5 f82e 	bl	8000af8 <__aeabi_dcmple>
 800ba9c:	bb30      	cbnz	r0, 800baec <_printf_float+0xc0>
 800ba9e:	2200      	movs	r2, #0
 800baa0:	2300      	movs	r3, #0
 800baa2:	4640      	mov	r0, r8
 800baa4:	4649      	mov	r1, r9
 800baa6:	f7f5 f81d 	bl	8000ae4 <__aeabi_dcmplt>
 800baaa:	b110      	cbz	r0, 800bab2 <_printf_float+0x86>
 800baac:	232d      	movs	r3, #45	@ 0x2d
 800baae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bab2:	4a91      	ldr	r2, [pc, #580]	@ (800bcf8 <_printf_float+0x2cc>)
 800bab4:	4b91      	ldr	r3, [pc, #580]	@ (800bcfc <_printf_float+0x2d0>)
 800bab6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800baba:	bf8c      	ite	hi
 800babc:	4690      	movhi	r8, r2
 800babe:	4698      	movls	r8, r3
 800bac0:	2303      	movs	r3, #3
 800bac2:	f04f 0900 	mov.w	r9, #0
 800bac6:	6123      	str	r3, [r4, #16]
 800bac8:	f02b 0304 	bic.w	r3, fp, #4
 800bacc:	6023      	str	r3, [r4, #0]
 800bace:	4633      	mov	r3, r6
 800bad0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bad2:	4621      	mov	r1, r4
 800bad4:	4628      	mov	r0, r5
 800bad6:	9700      	str	r7, [sp, #0]
 800bad8:	f000 f9d2 	bl	800be80 <_printf_common>
 800badc:	3001      	adds	r0, #1
 800bade:	f040 808d 	bne.w	800bbfc <_printf_float+0x1d0>
 800bae2:	f04f 30ff 	mov.w	r0, #4294967295
 800bae6:	b00d      	add	sp, #52	@ 0x34
 800bae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baec:	4642      	mov	r2, r8
 800baee:	464b      	mov	r3, r9
 800baf0:	4640      	mov	r0, r8
 800baf2:	4649      	mov	r1, r9
 800baf4:	f7f5 f81e 	bl	8000b34 <__aeabi_dcmpun>
 800baf8:	b140      	cbz	r0, 800bb0c <_printf_float+0xe0>
 800bafa:	464b      	mov	r3, r9
 800bafc:	4a80      	ldr	r2, [pc, #512]	@ (800bd00 <_printf_float+0x2d4>)
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	bfbc      	itt	lt
 800bb02:	232d      	movlt	r3, #45	@ 0x2d
 800bb04:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bb08:	4b7e      	ldr	r3, [pc, #504]	@ (800bd04 <_printf_float+0x2d8>)
 800bb0a:	e7d4      	b.n	800bab6 <_printf_float+0x8a>
 800bb0c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bb10:	6863      	ldr	r3, [r4, #4]
 800bb12:	9206      	str	r2, [sp, #24]
 800bb14:	1c5a      	adds	r2, r3, #1
 800bb16:	d13b      	bne.n	800bb90 <_printf_float+0x164>
 800bb18:	2306      	movs	r3, #6
 800bb1a:	6063      	str	r3, [r4, #4]
 800bb1c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bb20:	2300      	movs	r3, #0
 800bb22:	4628      	mov	r0, r5
 800bb24:	6022      	str	r2, [r4, #0]
 800bb26:	9303      	str	r3, [sp, #12]
 800bb28:	ab0a      	add	r3, sp, #40	@ 0x28
 800bb2a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bb2e:	ab09      	add	r3, sp, #36	@ 0x24
 800bb30:	ec49 8b10 	vmov	d0, r8, r9
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bb3a:	6861      	ldr	r1, [r4, #4]
 800bb3c:	f7ff fed8 	bl	800b8f0 <__cvt>
 800bb40:	9b06      	ldr	r3, [sp, #24]
 800bb42:	4680      	mov	r8, r0
 800bb44:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb46:	2b47      	cmp	r3, #71	@ 0x47
 800bb48:	d129      	bne.n	800bb9e <_printf_float+0x172>
 800bb4a:	1cc8      	adds	r0, r1, #3
 800bb4c:	db02      	blt.n	800bb54 <_printf_float+0x128>
 800bb4e:	6863      	ldr	r3, [r4, #4]
 800bb50:	4299      	cmp	r1, r3
 800bb52:	dd41      	ble.n	800bbd8 <_printf_float+0x1ac>
 800bb54:	f1aa 0a02 	sub.w	sl, sl, #2
 800bb58:	fa5f fa8a 	uxtb.w	sl, sl
 800bb5c:	3901      	subs	r1, #1
 800bb5e:	4652      	mov	r2, sl
 800bb60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bb64:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb66:	f7ff ff28 	bl	800b9ba <__exponent>
 800bb6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb6c:	4681      	mov	r9, r0
 800bb6e:	1813      	adds	r3, r2, r0
 800bb70:	2a01      	cmp	r2, #1
 800bb72:	6123      	str	r3, [r4, #16]
 800bb74:	dc02      	bgt.n	800bb7c <_printf_float+0x150>
 800bb76:	6822      	ldr	r2, [r4, #0]
 800bb78:	07d2      	lsls	r2, r2, #31
 800bb7a:	d501      	bpl.n	800bb80 <_printf_float+0x154>
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	6123      	str	r3, [r4, #16]
 800bb80:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d0a2      	beq.n	800bace <_printf_float+0xa2>
 800bb88:	232d      	movs	r3, #45	@ 0x2d
 800bb8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb8e:	e79e      	b.n	800bace <_printf_float+0xa2>
 800bb90:	9a06      	ldr	r2, [sp, #24]
 800bb92:	2a47      	cmp	r2, #71	@ 0x47
 800bb94:	d1c2      	bne.n	800bb1c <_printf_float+0xf0>
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1c0      	bne.n	800bb1c <_printf_float+0xf0>
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	e7bd      	b.n	800bb1a <_printf_float+0xee>
 800bb9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bba2:	d9db      	bls.n	800bb5c <_printf_float+0x130>
 800bba4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bba8:	d118      	bne.n	800bbdc <_printf_float+0x1b0>
 800bbaa:	2900      	cmp	r1, #0
 800bbac:	6863      	ldr	r3, [r4, #4]
 800bbae:	dd0b      	ble.n	800bbc8 <_printf_float+0x19c>
 800bbb0:	6121      	str	r1, [r4, #16]
 800bbb2:	b913      	cbnz	r3, 800bbba <_printf_float+0x18e>
 800bbb4:	6822      	ldr	r2, [r4, #0]
 800bbb6:	07d0      	lsls	r0, r2, #31
 800bbb8:	d502      	bpl.n	800bbc0 <_printf_float+0x194>
 800bbba:	3301      	adds	r3, #1
 800bbbc:	440b      	add	r3, r1
 800bbbe:	6123      	str	r3, [r4, #16]
 800bbc0:	f04f 0900 	mov.w	r9, #0
 800bbc4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bbc6:	e7db      	b.n	800bb80 <_printf_float+0x154>
 800bbc8:	b913      	cbnz	r3, 800bbd0 <_printf_float+0x1a4>
 800bbca:	6822      	ldr	r2, [r4, #0]
 800bbcc:	07d2      	lsls	r2, r2, #31
 800bbce:	d501      	bpl.n	800bbd4 <_printf_float+0x1a8>
 800bbd0:	3302      	adds	r3, #2
 800bbd2:	e7f4      	b.n	800bbbe <_printf_float+0x192>
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	e7f2      	b.n	800bbbe <_printf_float+0x192>
 800bbd8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bbdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbde:	4299      	cmp	r1, r3
 800bbe0:	db05      	blt.n	800bbee <_printf_float+0x1c2>
 800bbe2:	6823      	ldr	r3, [r4, #0]
 800bbe4:	6121      	str	r1, [r4, #16]
 800bbe6:	07d8      	lsls	r0, r3, #31
 800bbe8:	d5ea      	bpl.n	800bbc0 <_printf_float+0x194>
 800bbea:	1c4b      	adds	r3, r1, #1
 800bbec:	e7e7      	b.n	800bbbe <_printf_float+0x192>
 800bbee:	2900      	cmp	r1, #0
 800bbf0:	bfd4      	ite	le
 800bbf2:	f1c1 0202 	rsble	r2, r1, #2
 800bbf6:	2201      	movgt	r2, #1
 800bbf8:	4413      	add	r3, r2
 800bbfa:	e7e0      	b.n	800bbbe <_printf_float+0x192>
 800bbfc:	6823      	ldr	r3, [r4, #0]
 800bbfe:	055a      	lsls	r2, r3, #21
 800bc00:	d407      	bmi.n	800bc12 <_printf_float+0x1e6>
 800bc02:	6923      	ldr	r3, [r4, #16]
 800bc04:	4642      	mov	r2, r8
 800bc06:	4631      	mov	r1, r6
 800bc08:	4628      	mov	r0, r5
 800bc0a:	47b8      	blx	r7
 800bc0c:	3001      	adds	r0, #1
 800bc0e:	d12b      	bne.n	800bc68 <_printf_float+0x23c>
 800bc10:	e767      	b.n	800bae2 <_printf_float+0xb6>
 800bc12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc16:	f240 80dd 	bls.w	800bdd4 <_printf_float+0x3a8>
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc22:	f7f4 ff55 	bl	8000ad0 <__aeabi_dcmpeq>
 800bc26:	2800      	cmp	r0, #0
 800bc28:	d033      	beq.n	800bc92 <_printf_float+0x266>
 800bc2a:	2301      	movs	r3, #1
 800bc2c:	4a36      	ldr	r2, [pc, #216]	@ (800bd08 <_printf_float+0x2dc>)
 800bc2e:	4631      	mov	r1, r6
 800bc30:	4628      	mov	r0, r5
 800bc32:	47b8      	blx	r7
 800bc34:	3001      	adds	r0, #1
 800bc36:	f43f af54 	beq.w	800bae2 <_printf_float+0xb6>
 800bc3a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bc3e:	4543      	cmp	r3, r8
 800bc40:	db02      	blt.n	800bc48 <_printf_float+0x21c>
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	07d8      	lsls	r0, r3, #31
 800bc46:	d50f      	bpl.n	800bc68 <_printf_float+0x23c>
 800bc48:	4631      	mov	r1, r6
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc50:	47b8      	blx	r7
 800bc52:	3001      	adds	r0, #1
 800bc54:	f43f af45 	beq.w	800bae2 <_printf_float+0xb6>
 800bc58:	f04f 0900 	mov.w	r9, #0
 800bc5c:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc60:	f104 0a1a 	add.w	sl, r4, #26
 800bc64:	45c8      	cmp	r8, r9
 800bc66:	dc09      	bgt.n	800bc7c <_printf_float+0x250>
 800bc68:	6823      	ldr	r3, [r4, #0]
 800bc6a:	079b      	lsls	r3, r3, #30
 800bc6c:	f100 8103 	bmi.w	800be76 <_printf_float+0x44a>
 800bc70:	68e0      	ldr	r0, [r4, #12]
 800bc72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc74:	4298      	cmp	r0, r3
 800bc76:	bfb8      	it	lt
 800bc78:	4618      	movlt	r0, r3
 800bc7a:	e734      	b.n	800bae6 <_printf_float+0xba>
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	4652      	mov	r2, sl
 800bc80:	4631      	mov	r1, r6
 800bc82:	4628      	mov	r0, r5
 800bc84:	47b8      	blx	r7
 800bc86:	3001      	adds	r0, #1
 800bc88:	f43f af2b 	beq.w	800bae2 <_printf_float+0xb6>
 800bc8c:	f109 0901 	add.w	r9, r9, #1
 800bc90:	e7e8      	b.n	800bc64 <_printf_float+0x238>
 800bc92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	dc39      	bgt.n	800bd0c <_printf_float+0x2e0>
 800bc98:	2301      	movs	r3, #1
 800bc9a:	4a1b      	ldr	r2, [pc, #108]	@ (800bd08 <_printf_float+0x2dc>)
 800bc9c:	4631      	mov	r1, r6
 800bc9e:	4628      	mov	r0, r5
 800bca0:	47b8      	blx	r7
 800bca2:	3001      	adds	r0, #1
 800bca4:	f43f af1d 	beq.w	800bae2 <_printf_float+0xb6>
 800bca8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bcac:	ea59 0303 	orrs.w	r3, r9, r3
 800bcb0:	d102      	bne.n	800bcb8 <_printf_float+0x28c>
 800bcb2:	6823      	ldr	r3, [r4, #0]
 800bcb4:	07d9      	lsls	r1, r3, #31
 800bcb6:	d5d7      	bpl.n	800bc68 <_printf_float+0x23c>
 800bcb8:	4631      	mov	r1, r6
 800bcba:	4628      	mov	r0, r5
 800bcbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcc0:	47b8      	blx	r7
 800bcc2:	3001      	adds	r0, #1
 800bcc4:	f43f af0d 	beq.w	800bae2 <_printf_float+0xb6>
 800bcc8:	f04f 0a00 	mov.w	sl, #0
 800bccc:	f104 0b1a 	add.w	fp, r4, #26
 800bcd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcd2:	425b      	negs	r3, r3
 800bcd4:	4553      	cmp	r3, sl
 800bcd6:	dc01      	bgt.n	800bcdc <_printf_float+0x2b0>
 800bcd8:	464b      	mov	r3, r9
 800bcda:	e793      	b.n	800bc04 <_printf_float+0x1d8>
 800bcdc:	2301      	movs	r3, #1
 800bcde:	465a      	mov	r2, fp
 800bce0:	4631      	mov	r1, r6
 800bce2:	4628      	mov	r0, r5
 800bce4:	47b8      	blx	r7
 800bce6:	3001      	adds	r0, #1
 800bce8:	f43f aefb 	beq.w	800bae2 <_printf_float+0xb6>
 800bcec:	f10a 0a01 	add.w	sl, sl, #1
 800bcf0:	e7ee      	b.n	800bcd0 <_printf_float+0x2a4>
 800bcf2:	bf00      	nop
 800bcf4:	7fefffff 	.word	0x7fefffff
 800bcf8:	0800e1e4 	.word	0x0800e1e4
 800bcfc:	0800e1e0 	.word	0x0800e1e0
 800bd00:	0800e1ec 	.word	0x0800e1ec
 800bd04:	0800e1e8 	.word	0x0800e1e8
 800bd08:	0800e1f0 	.word	0x0800e1f0
 800bd0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd0e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd12:	4553      	cmp	r3, sl
 800bd14:	bfa8      	it	ge
 800bd16:	4653      	movge	r3, sl
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	4699      	mov	r9, r3
 800bd1c:	dc36      	bgt.n	800bd8c <_printf_float+0x360>
 800bd1e:	f04f 0b00 	mov.w	fp, #0
 800bd22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd26:	f104 021a 	add.w	r2, r4, #26
 800bd2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd2c:	9306      	str	r3, [sp, #24]
 800bd2e:	eba3 0309 	sub.w	r3, r3, r9
 800bd32:	455b      	cmp	r3, fp
 800bd34:	dc31      	bgt.n	800bd9a <_printf_float+0x36e>
 800bd36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd38:	459a      	cmp	sl, r3
 800bd3a:	dc3a      	bgt.n	800bdb2 <_printf_float+0x386>
 800bd3c:	6823      	ldr	r3, [r4, #0]
 800bd3e:	07da      	lsls	r2, r3, #31
 800bd40:	d437      	bmi.n	800bdb2 <_printf_float+0x386>
 800bd42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd44:	ebaa 0903 	sub.w	r9, sl, r3
 800bd48:	9b06      	ldr	r3, [sp, #24]
 800bd4a:	ebaa 0303 	sub.w	r3, sl, r3
 800bd4e:	4599      	cmp	r9, r3
 800bd50:	bfa8      	it	ge
 800bd52:	4699      	movge	r9, r3
 800bd54:	f1b9 0f00 	cmp.w	r9, #0
 800bd58:	dc33      	bgt.n	800bdc2 <_printf_float+0x396>
 800bd5a:	f04f 0800 	mov.w	r8, #0
 800bd5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd62:	f104 0b1a 	add.w	fp, r4, #26
 800bd66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd68:	ebaa 0303 	sub.w	r3, sl, r3
 800bd6c:	eba3 0309 	sub.w	r3, r3, r9
 800bd70:	4543      	cmp	r3, r8
 800bd72:	f77f af79 	ble.w	800bc68 <_printf_float+0x23c>
 800bd76:	2301      	movs	r3, #1
 800bd78:	465a      	mov	r2, fp
 800bd7a:	4631      	mov	r1, r6
 800bd7c:	4628      	mov	r0, r5
 800bd7e:	47b8      	blx	r7
 800bd80:	3001      	adds	r0, #1
 800bd82:	f43f aeae 	beq.w	800bae2 <_printf_float+0xb6>
 800bd86:	f108 0801 	add.w	r8, r8, #1
 800bd8a:	e7ec      	b.n	800bd66 <_printf_float+0x33a>
 800bd8c:	4642      	mov	r2, r8
 800bd8e:	4631      	mov	r1, r6
 800bd90:	4628      	mov	r0, r5
 800bd92:	47b8      	blx	r7
 800bd94:	3001      	adds	r0, #1
 800bd96:	d1c2      	bne.n	800bd1e <_printf_float+0x2f2>
 800bd98:	e6a3      	b.n	800bae2 <_printf_float+0xb6>
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	4631      	mov	r1, r6
 800bd9e:	4628      	mov	r0, r5
 800bda0:	9206      	str	r2, [sp, #24]
 800bda2:	47b8      	blx	r7
 800bda4:	3001      	adds	r0, #1
 800bda6:	f43f ae9c 	beq.w	800bae2 <_printf_float+0xb6>
 800bdaa:	f10b 0b01 	add.w	fp, fp, #1
 800bdae:	9a06      	ldr	r2, [sp, #24]
 800bdb0:	e7bb      	b.n	800bd2a <_printf_float+0x2fe>
 800bdb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdb6:	4631      	mov	r1, r6
 800bdb8:	4628      	mov	r0, r5
 800bdba:	47b8      	blx	r7
 800bdbc:	3001      	adds	r0, #1
 800bdbe:	d1c0      	bne.n	800bd42 <_printf_float+0x316>
 800bdc0:	e68f      	b.n	800bae2 <_printf_float+0xb6>
 800bdc2:	9a06      	ldr	r2, [sp, #24]
 800bdc4:	464b      	mov	r3, r9
 800bdc6:	4631      	mov	r1, r6
 800bdc8:	4628      	mov	r0, r5
 800bdca:	4442      	add	r2, r8
 800bdcc:	47b8      	blx	r7
 800bdce:	3001      	adds	r0, #1
 800bdd0:	d1c3      	bne.n	800bd5a <_printf_float+0x32e>
 800bdd2:	e686      	b.n	800bae2 <_printf_float+0xb6>
 800bdd4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bdd8:	f1ba 0f01 	cmp.w	sl, #1
 800bddc:	dc01      	bgt.n	800bde2 <_printf_float+0x3b6>
 800bdde:	07db      	lsls	r3, r3, #31
 800bde0:	d536      	bpl.n	800be50 <_printf_float+0x424>
 800bde2:	2301      	movs	r3, #1
 800bde4:	4642      	mov	r2, r8
 800bde6:	4631      	mov	r1, r6
 800bde8:	4628      	mov	r0, r5
 800bdea:	47b8      	blx	r7
 800bdec:	3001      	adds	r0, #1
 800bdee:	f43f ae78 	beq.w	800bae2 <_printf_float+0xb6>
 800bdf2:	4631      	mov	r1, r6
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdfa:	47b8      	blx	r7
 800bdfc:	3001      	adds	r0, #1
 800bdfe:	f43f ae70 	beq.w	800bae2 <_printf_float+0xb6>
 800be02:	2200      	movs	r2, #0
 800be04:	2300      	movs	r3, #0
 800be06:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be0e:	f7f4 fe5f 	bl	8000ad0 <__aeabi_dcmpeq>
 800be12:	b9c0      	cbnz	r0, 800be46 <_printf_float+0x41a>
 800be14:	4653      	mov	r3, sl
 800be16:	f108 0201 	add.w	r2, r8, #1
 800be1a:	4631      	mov	r1, r6
 800be1c:	4628      	mov	r0, r5
 800be1e:	47b8      	blx	r7
 800be20:	3001      	adds	r0, #1
 800be22:	d10c      	bne.n	800be3e <_printf_float+0x412>
 800be24:	e65d      	b.n	800bae2 <_printf_float+0xb6>
 800be26:	2301      	movs	r3, #1
 800be28:	465a      	mov	r2, fp
 800be2a:	4631      	mov	r1, r6
 800be2c:	4628      	mov	r0, r5
 800be2e:	47b8      	blx	r7
 800be30:	3001      	adds	r0, #1
 800be32:	f43f ae56 	beq.w	800bae2 <_printf_float+0xb6>
 800be36:	f108 0801 	add.w	r8, r8, #1
 800be3a:	45d0      	cmp	r8, sl
 800be3c:	dbf3      	blt.n	800be26 <_printf_float+0x3fa>
 800be3e:	464b      	mov	r3, r9
 800be40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800be44:	e6df      	b.n	800bc06 <_printf_float+0x1da>
 800be46:	f04f 0800 	mov.w	r8, #0
 800be4a:	f104 0b1a 	add.w	fp, r4, #26
 800be4e:	e7f4      	b.n	800be3a <_printf_float+0x40e>
 800be50:	2301      	movs	r3, #1
 800be52:	4642      	mov	r2, r8
 800be54:	e7e1      	b.n	800be1a <_printf_float+0x3ee>
 800be56:	2301      	movs	r3, #1
 800be58:	464a      	mov	r2, r9
 800be5a:	4631      	mov	r1, r6
 800be5c:	4628      	mov	r0, r5
 800be5e:	47b8      	blx	r7
 800be60:	3001      	adds	r0, #1
 800be62:	f43f ae3e 	beq.w	800bae2 <_printf_float+0xb6>
 800be66:	f108 0801 	add.w	r8, r8, #1
 800be6a:	68e3      	ldr	r3, [r4, #12]
 800be6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be6e:	1a5b      	subs	r3, r3, r1
 800be70:	4543      	cmp	r3, r8
 800be72:	dcf0      	bgt.n	800be56 <_printf_float+0x42a>
 800be74:	e6fc      	b.n	800bc70 <_printf_float+0x244>
 800be76:	f04f 0800 	mov.w	r8, #0
 800be7a:	f104 0919 	add.w	r9, r4, #25
 800be7e:	e7f4      	b.n	800be6a <_printf_float+0x43e>

0800be80 <_printf_common>:
 800be80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be84:	4616      	mov	r6, r2
 800be86:	4698      	mov	r8, r3
 800be88:	688a      	ldr	r2, [r1, #8]
 800be8a:	4607      	mov	r7, r0
 800be8c:	690b      	ldr	r3, [r1, #16]
 800be8e:	460c      	mov	r4, r1
 800be90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800be94:	4293      	cmp	r3, r2
 800be96:	bfb8      	it	lt
 800be98:	4613      	movlt	r3, r2
 800be9a:	6033      	str	r3, [r6, #0]
 800be9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bea0:	b10a      	cbz	r2, 800bea6 <_printf_common+0x26>
 800bea2:	3301      	adds	r3, #1
 800bea4:	6033      	str	r3, [r6, #0]
 800bea6:	6823      	ldr	r3, [r4, #0]
 800bea8:	0699      	lsls	r1, r3, #26
 800beaa:	bf42      	ittt	mi
 800beac:	6833      	ldrmi	r3, [r6, #0]
 800beae:	3302      	addmi	r3, #2
 800beb0:	6033      	strmi	r3, [r6, #0]
 800beb2:	6825      	ldr	r5, [r4, #0]
 800beb4:	f015 0506 	ands.w	r5, r5, #6
 800beb8:	d106      	bne.n	800bec8 <_printf_common+0x48>
 800beba:	f104 0a19 	add.w	sl, r4, #25
 800bebe:	68e3      	ldr	r3, [r4, #12]
 800bec0:	6832      	ldr	r2, [r6, #0]
 800bec2:	1a9b      	subs	r3, r3, r2
 800bec4:	42ab      	cmp	r3, r5
 800bec6:	dc2b      	bgt.n	800bf20 <_printf_common+0xa0>
 800bec8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800becc:	6822      	ldr	r2, [r4, #0]
 800bece:	3b00      	subs	r3, #0
 800bed0:	bf18      	it	ne
 800bed2:	2301      	movne	r3, #1
 800bed4:	0692      	lsls	r2, r2, #26
 800bed6:	d430      	bmi.n	800bf3a <_printf_common+0xba>
 800bed8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bedc:	4641      	mov	r1, r8
 800bede:	4638      	mov	r0, r7
 800bee0:	47c8      	blx	r9
 800bee2:	3001      	adds	r0, #1
 800bee4:	d023      	beq.n	800bf2e <_printf_common+0xae>
 800bee6:	6823      	ldr	r3, [r4, #0]
 800bee8:	341a      	adds	r4, #26
 800beea:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800beee:	f003 0306 	and.w	r3, r3, #6
 800bef2:	2b04      	cmp	r3, #4
 800bef4:	bf0a      	itet	eq
 800bef6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800befa:	2500      	movne	r5, #0
 800befc:	6833      	ldreq	r3, [r6, #0]
 800befe:	f04f 0600 	mov.w	r6, #0
 800bf02:	bf08      	it	eq
 800bf04:	1aed      	subeq	r5, r5, r3
 800bf06:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bf0a:	bf08      	it	eq
 800bf0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf10:	4293      	cmp	r3, r2
 800bf12:	bfc4      	itt	gt
 800bf14:	1a9b      	subgt	r3, r3, r2
 800bf16:	18ed      	addgt	r5, r5, r3
 800bf18:	42b5      	cmp	r5, r6
 800bf1a:	d11a      	bne.n	800bf52 <_printf_common+0xd2>
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	e008      	b.n	800bf32 <_printf_common+0xb2>
 800bf20:	2301      	movs	r3, #1
 800bf22:	4652      	mov	r2, sl
 800bf24:	4641      	mov	r1, r8
 800bf26:	4638      	mov	r0, r7
 800bf28:	47c8      	blx	r9
 800bf2a:	3001      	adds	r0, #1
 800bf2c:	d103      	bne.n	800bf36 <_printf_common+0xb6>
 800bf2e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf36:	3501      	adds	r5, #1
 800bf38:	e7c1      	b.n	800bebe <_printf_common+0x3e>
 800bf3a:	18e1      	adds	r1, r4, r3
 800bf3c:	1c5a      	adds	r2, r3, #1
 800bf3e:	2030      	movs	r0, #48	@ 0x30
 800bf40:	3302      	adds	r3, #2
 800bf42:	4422      	add	r2, r4
 800bf44:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf50:	e7c2      	b.n	800bed8 <_printf_common+0x58>
 800bf52:	2301      	movs	r3, #1
 800bf54:	4622      	mov	r2, r4
 800bf56:	4641      	mov	r1, r8
 800bf58:	4638      	mov	r0, r7
 800bf5a:	47c8      	blx	r9
 800bf5c:	3001      	adds	r0, #1
 800bf5e:	d0e6      	beq.n	800bf2e <_printf_common+0xae>
 800bf60:	3601      	adds	r6, #1
 800bf62:	e7d9      	b.n	800bf18 <_printf_common+0x98>

0800bf64 <_printf_i>:
 800bf64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf68:	7e0f      	ldrb	r7, [r1, #24]
 800bf6a:	4691      	mov	r9, r2
 800bf6c:	4680      	mov	r8, r0
 800bf6e:	460c      	mov	r4, r1
 800bf70:	2f78      	cmp	r7, #120	@ 0x78
 800bf72:	469a      	mov	sl, r3
 800bf74:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf7a:	d807      	bhi.n	800bf8c <_printf_i+0x28>
 800bf7c:	2f62      	cmp	r7, #98	@ 0x62
 800bf7e:	d80a      	bhi.n	800bf96 <_printf_i+0x32>
 800bf80:	2f00      	cmp	r7, #0
 800bf82:	f000 80d1 	beq.w	800c128 <_printf_i+0x1c4>
 800bf86:	2f58      	cmp	r7, #88	@ 0x58
 800bf88:	f000 80b8 	beq.w	800c0fc <_printf_i+0x198>
 800bf8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bf94:	e03a      	b.n	800c00c <_printf_i+0xa8>
 800bf96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bf9a:	2b15      	cmp	r3, #21
 800bf9c:	d8f6      	bhi.n	800bf8c <_printf_i+0x28>
 800bf9e:	a101      	add	r1, pc, #4	@ (adr r1, 800bfa4 <_printf_i+0x40>)
 800bfa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfa4:	0800bffd 	.word	0x0800bffd
 800bfa8:	0800c011 	.word	0x0800c011
 800bfac:	0800bf8d 	.word	0x0800bf8d
 800bfb0:	0800bf8d 	.word	0x0800bf8d
 800bfb4:	0800bf8d 	.word	0x0800bf8d
 800bfb8:	0800bf8d 	.word	0x0800bf8d
 800bfbc:	0800c011 	.word	0x0800c011
 800bfc0:	0800bf8d 	.word	0x0800bf8d
 800bfc4:	0800bf8d 	.word	0x0800bf8d
 800bfc8:	0800bf8d 	.word	0x0800bf8d
 800bfcc:	0800bf8d 	.word	0x0800bf8d
 800bfd0:	0800c10f 	.word	0x0800c10f
 800bfd4:	0800c03b 	.word	0x0800c03b
 800bfd8:	0800c0c9 	.word	0x0800c0c9
 800bfdc:	0800bf8d 	.word	0x0800bf8d
 800bfe0:	0800bf8d 	.word	0x0800bf8d
 800bfe4:	0800c131 	.word	0x0800c131
 800bfe8:	0800bf8d 	.word	0x0800bf8d
 800bfec:	0800c03b 	.word	0x0800c03b
 800bff0:	0800bf8d 	.word	0x0800bf8d
 800bff4:	0800bf8d 	.word	0x0800bf8d
 800bff8:	0800c0d1 	.word	0x0800c0d1
 800bffc:	6833      	ldr	r3, [r6, #0]
 800bffe:	1d1a      	adds	r2, r3, #4
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	6032      	str	r2, [r6, #0]
 800c004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c008:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c00c:	2301      	movs	r3, #1
 800c00e:	e09c      	b.n	800c14a <_printf_i+0x1e6>
 800c010:	6833      	ldr	r3, [r6, #0]
 800c012:	6820      	ldr	r0, [r4, #0]
 800c014:	1d19      	adds	r1, r3, #4
 800c016:	6031      	str	r1, [r6, #0]
 800c018:	0606      	lsls	r6, r0, #24
 800c01a:	d501      	bpl.n	800c020 <_printf_i+0xbc>
 800c01c:	681d      	ldr	r5, [r3, #0]
 800c01e:	e003      	b.n	800c028 <_printf_i+0xc4>
 800c020:	0645      	lsls	r5, r0, #25
 800c022:	d5fb      	bpl.n	800c01c <_printf_i+0xb8>
 800c024:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c028:	2d00      	cmp	r5, #0
 800c02a:	da03      	bge.n	800c034 <_printf_i+0xd0>
 800c02c:	232d      	movs	r3, #45	@ 0x2d
 800c02e:	426d      	negs	r5, r5
 800c030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c034:	4858      	ldr	r0, [pc, #352]	@ (800c198 <_printf_i+0x234>)
 800c036:	230a      	movs	r3, #10
 800c038:	e011      	b.n	800c05e <_printf_i+0xfa>
 800c03a:	6821      	ldr	r1, [r4, #0]
 800c03c:	6833      	ldr	r3, [r6, #0]
 800c03e:	0608      	lsls	r0, r1, #24
 800c040:	f853 5b04 	ldr.w	r5, [r3], #4
 800c044:	d402      	bmi.n	800c04c <_printf_i+0xe8>
 800c046:	0649      	lsls	r1, r1, #25
 800c048:	bf48      	it	mi
 800c04a:	b2ad      	uxthmi	r5, r5
 800c04c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c04e:	6033      	str	r3, [r6, #0]
 800c050:	4851      	ldr	r0, [pc, #324]	@ (800c198 <_printf_i+0x234>)
 800c052:	bf14      	ite	ne
 800c054:	230a      	movne	r3, #10
 800c056:	2308      	moveq	r3, #8
 800c058:	2100      	movs	r1, #0
 800c05a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c05e:	6866      	ldr	r6, [r4, #4]
 800c060:	2e00      	cmp	r6, #0
 800c062:	60a6      	str	r6, [r4, #8]
 800c064:	db05      	blt.n	800c072 <_printf_i+0x10e>
 800c066:	6821      	ldr	r1, [r4, #0]
 800c068:	432e      	orrs	r6, r5
 800c06a:	f021 0104 	bic.w	r1, r1, #4
 800c06e:	6021      	str	r1, [r4, #0]
 800c070:	d04b      	beq.n	800c10a <_printf_i+0x1a6>
 800c072:	4616      	mov	r6, r2
 800c074:	fbb5 f1f3 	udiv	r1, r5, r3
 800c078:	fb03 5711 	mls	r7, r3, r1, r5
 800c07c:	5dc7      	ldrb	r7, [r0, r7]
 800c07e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c082:	462f      	mov	r7, r5
 800c084:	460d      	mov	r5, r1
 800c086:	42bb      	cmp	r3, r7
 800c088:	d9f4      	bls.n	800c074 <_printf_i+0x110>
 800c08a:	2b08      	cmp	r3, #8
 800c08c:	d10b      	bne.n	800c0a6 <_printf_i+0x142>
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	07df      	lsls	r7, r3, #31
 800c092:	d508      	bpl.n	800c0a6 <_printf_i+0x142>
 800c094:	6923      	ldr	r3, [r4, #16]
 800c096:	6861      	ldr	r1, [r4, #4]
 800c098:	4299      	cmp	r1, r3
 800c09a:	bfde      	ittt	le
 800c09c:	2330      	movle	r3, #48	@ 0x30
 800c09e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c0a6:	1b92      	subs	r2, r2, r6
 800c0a8:	6122      	str	r2, [r4, #16]
 800c0aa:	464b      	mov	r3, r9
 800c0ac:	aa03      	add	r2, sp, #12
 800c0ae:	4621      	mov	r1, r4
 800c0b0:	4640      	mov	r0, r8
 800c0b2:	f8cd a000 	str.w	sl, [sp]
 800c0b6:	f7ff fee3 	bl	800be80 <_printf_common>
 800c0ba:	3001      	adds	r0, #1
 800c0bc:	d14a      	bne.n	800c154 <_printf_i+0x1f0>
 800c0be:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c2:	b004      	add	sp, #16
 800c0c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0c8:	6823      	ldr	r3, [r4, #0]
 800c0ca:	f043 0320 	orr.w	r3, r3, #32
 800c0ce:	6023      	str	r3, [r4, #0]
 800c0d0:	2778      	movs	r7, #120	@ 0x78
 800c0d2:	4832      	ldr	r0, [pc, #200]	@ (800c19c <_printf_i+0x238>)
 800c0d4:	6823      	ldr	r3, [r4, #0]
 800c0d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c0da:	061f      	lsls	r7, r3, #24
 800c0dc:	6831      	ldr	r1, [r6, #0]
 800c0de:	f851 5b04 	ldr.w	r5, [r1], #4
 800c0e2:	d402      	bmi.n	800c0ea <_printf_i+0x186>
 800c0e4:	065f      	lsls	r7, r3, #25
 800c0e6:	bf48      	it	mi
 800c0e8:	b2ad      	uxthmi	r5, r5
 800c0ea:	6031      	str	r1, [r6, #0]
 800c0ec:	07d9      	lsls	r1, r3, #31
 800c0ee:	bf44      	itt	mi
 800c0f0:	f043 0320 	orrmi.w	r3, r3, #32
 800c0f4:	6023      	strmi	r3, [r4, #0]
 800c0f6:	b11d      	cbz	r5, 800c100 <_printf_i+0x19c>
 800c0f8:	2310      	movs	r3, #16
 800c0fa:	e7ad      	b.n	800c058 <_printf_i+0xf4>
 800c0fc:	4826      	ldr	r0, [pc, #152]	@ (800c198 <_printf_i+0x234>)
 800c0fe:	e7e9      	b.n	800c0d4 <_printf_i+0x170>
 800c100:	6823      	ldr	r3, [r4, #0]
 800c102:	f023 0320 	bic.w	r3, r3, #32
 800c106:	6023      	str	r3, [r4, #0]
 800c108:	e7f6      	b.n	800c0f8 <_printf_i+0x194>
 800c10a:	4616      	mov	r6, r2
 800c10c:	e7bd      	b.n	800c08a <_printf_i+0x126>
 800c10e:	6833      	ldr	r3, [r6, #0]
 800c110:	6825      	ldr	r5, [r4, #0]
 800c112:	1d18      	adds	r0, r3, #4
 800c114:	6961      	ldr	r1, [r4, #20]
 800c116:	6030      	str	r0, [r6, #0]
 800c118:	062e      	lsls	r6, r5, #24
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	d501      	bpl.n	800c122 <_printf_i+0x1be>
 800c11e:	6019      	str	r1, [r3, #0]
 800c120:	e002      	b.n	800c128 <_printf_i+0x1c4>
 800c122:	0668      	lsls	r0, r5, #25
 800c124:	d5fb      	bpl.n	800c11e <_printf_i+0x1ba>
 800c126:	8019      	strh	r1, [r3, #0]
 800c128:	2300      	movs	r3, #0
 800c12a:	4616      	mov	r6, r2
 800c12c:	6123      	str	r3, [r4, #16]
 800c12e:	e7bc      	b.n	800c0aa <_printf_i+0x146>
 800c130:	6833      	ldr	r3, [r6, #0]
 800c132:	2100      	movs	r1, #0
 800c134:	1d1a      	adds	r2, r3, #4
 800c136:	6032      	str	r2, [r6, #0]
 800c138:	681e      	ldr	r6, [r3, #0]
 800c13a:	6862      	ldr	r2, [r4, #4]
 800c13c:	4630      	mov	r0, r6
 800c13e:	f000 f9c4 	bl	800c4ca <memchr>
 800c142:	b108      	cbz	r0, 800c148 <_printf_i+0x1e4>
 800c144:	1b80      	subs	r0, r0, r6
 800c146:	6060      	str	r0, [r4, #4]
 800c148:	6863      	ldr	r3, [r4, #4]
 800c14a:	6123      	str	r3, [r4, #16]
 800c14c:	2300      	movs	r3, #0
 800c14e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c152:	e7aa      	b.n	800c0aa <_printf_i+0x146>
 800c154:	6923      	ldr	r3, [r4, #16]
 800c156:	4632      	mov	r2, r6
 800c158:	4649      	mov	r1, r9
 800c15a:	4640      	mov	r0, r8
 800c15c:	47d0      	blx	sl
 800c15e:	3001      	adds	r0, #1
 800c160:	d0ad      	beq.n	800c0be <_printf_i+0x15a>
 800c162:	6823      	ldr	r3, [r4, #0]
 800c164:	079b      	lsls	r3, r3, #30
 800c166:	d413      	bmi.n	800c190 <_printf_i+0x22c>
 800c168:	68e0      	ldr	r0, [r4, #12]
 800c16a:	9b03      	ldr	r3, [sp, #12]
 800c16c:	4298      	cmp	r0, r3
 800c16e:	bfb8      	it	lt
 800c170:	4618      	movlt	r0, r3
 800c172:	e7a6      	b.n	800c0c2 <_printf_i+0x15e>
 800c174:	2301      	movs	r3, #1
 800c176:	4632      	mov	r2, r6
 800c178:	4649      	mov	r1, r9
 800c17a:	4640      	mov	r0, r8
 800c17c:	47d0      	blx	sl
 800c17e:	3001      	adds	r0, #1
 800c180:	d09d      	beq.n	800c0be <_printf_i+0x15a>
 800c182:	3501      	adds	r5, #1
 800c184:	68e3      	ldr	r3, [r4, #12]
 800c186:	9903      	ldr	r1, [sp, #12]
 800c188:	1a5b      	subs	r3, r3, r1
 800c18a:	42ab      	cmp	r3, r5
 800c18c:	dcf2      	bgt.n	800c174 <_printf_i+0x210>
 800c18e:	e7eb      	b.n	800c168 <_printf_i+0x204>
 800c190:	2500      	movs	r5, #0
 800c192:	f104 0619 	add.w	r6, r4, #25
 800c196:	e7f5      	b.n	800c184 <_printf_i+0x220>
 800c198:	0800e1f2 	.word	0x0800e1f2
 800c19c:	0800e203 	.word	0x0800e203

0800c1a0 <std>:
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	b510      	push	{r4, lr}
 800c1a4:	4604      	mov	r4, r0
 800c1a6:	6083      	str	r3, [r0, #8]
 800c1a8:	8181      	strh	r1, [r0, #12]
 800c1aa:	4619      	mov	r1, r3
 800c1ac:	6643      	str	r3, [r0, #100]	@ 0x64
 800c1ae:	81c2      	strh	r2, [r0, #14]
 800c1b0:	2208      	movs	r2, #8
 800c1b2:	6183      	str	r3, [r0, #24]
 800c1b4:	e9c0 3300 	strd	r3, r3, [r0]
 800c1b8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c1bc:	305c      	adds	r0, #92	@ 0x5c
 800c1be:	f000 f8f4 	bl	800c3aa <memset>
 800c1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800c1f8 <std+0x58>)
 800c1c4:	6224      	str	r4, [r4, #32]
 800c1c6:	6263      	str	r3, [r4, #36]	@ 0x24
 800c1c8:	4b0c      	ldr	r3, [pc, #48]	@ (800c1fc <std+0x5c>)
 800c1ca:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c1cc:	4b0c      	ldr	r3, [pc, #48]	@ (800c200 <std+0x60>)
 800c1ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c1d0:	4b0c      	ldr	r3, [pc, #48]	@ (800c204 <std+0x64>)
 800c1d2:	6323      	str	r3, [r4, #48]	@ 0x30
 800c1d4:	4b0c      	ldr	r3, [pc, #48]	@ (800c208 <std+0x68>)
 800c1d6:	429c      	cmp	r4, r3
 800c1d8:	d006      	beq.n	800c1e8 <std+0x48>
 800c1da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c1de:	4294      	cmp	r4, r2
 800c1e0:	d002      	beq.n	800c1e8 <std+0x48>
 800c1e2:	33d0      	adds	r3, #208	@ 0xd0
 800c1e4:	429c      	cmp	r4, r3
 800c1e6:	d105      	bne.n	800c1f4 <std+0x54>
 800c1e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c1ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1f0:	f000 b968 	b.w	800c4c4 <__retarget_lock_init_recursive>
 800c1f4:	bd10      	pop	{r4, pc}
 800c1f6:	bf00      	nop
 800c1f8:	0800c325 	.word	0x0800c325
 800c1fc:	0800c347 	.word	0x0800c347
 800c200:	0800c37f 	.word	0x0800c37f
 800c204:	0800c3a3 	.word	0x0800c3a3
 800c208:	200005b8 	.word	0x200005b8

0800c20c <stdio_exit_handler>:
 800c20c:	4a02      	ldr	r2, [pc, #8]	@ (800c218 <stdio_exit_handler+0xc>)
 800c20e:	4903      	ldr	r1, [pc, #12]	@ (800c21c <stdio_exit_handler+0x10>)
 800c210:	4803      	ldr	r0, [pc, #12]	@ (800c220 <stdio_exit_handler+0x14>)
 800c212:	f000 b869 	b.w	800c2e8 <_fwalk_sglue>
 800c216:	bf00      	nop
 800c218:	20000010 	.word	0x20000010
 800c21c:	0800da65 	.word	0x0800da65
 800c220:	20000020 	.word	0x20000020

0800c224 <cleanup_stdio>:
 800c224:	6841      	ldr	r1, [r0, #4]
 800c226:	4b0c      	ldr	r3, [pc, #48]	@ (800c258 <cleanup_stdio+0x34>)
 800c228:	4299      	cmp	r1, r3
 800c22a:	b510      	push	{r4, lr}
 800c22c:	4604      	mov	r4, r0
 800c22e:	d001      	beq.n	800c234 <cleanup_stdio+0x10>
 800c230:	f001 fc18 	bl	800da64 <_fflush_r>
 800c234:	68a1      	ldr	r1, [r4, #8]
 800c236:	4b09      	ldr	r3, [pc, #36]	@ (800c25c <cleanup_stdio+0x38>)
 800c238:	4299      	cmp	r1, r3
 800c23a:	d002      	beq.n	800c242 <cleanup_stdio+0x1e>
 800c23c:	4620      	mov	r0, r4
 800c23e:	f001 fc11 	bl	800da64 <_fflush_r>
 800c242:	68e1      	ldr	r1, [r4, #12]
 800c244:	4b06      	ldr	r3, [pc, #24]	@ (800c260 <cleanup_stdio+0x3c>)
 800c246:	4299      	cmp	r1, r3
 800c248:	d004      	beq.n	800c254 <cleanup_stdio+0x30>
 800c24a:	4620      	mov	r0, r4
 800c24c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c250:	f001 bc08 	b.w	800da64 <_fflush_r>
 800c254:	bd10      	pop	{r4, pc}
 800c256:	bf00      	nop
 800c258:	200005b8 	.word	0x200005b8
 800c25c:	20000620 	.word	0x20000620
 800c260:	20000688 	.word	0x20000688

0800c264 <global_stdio_init.part.0>:
 800c264:	b510      	push	{r4, lr}
 800c266:	4b0b      	ldr	r3, [pc, #44]	@ (800c294 <global_stdio_init.part.0+0x30>)
 800c268:	2104      	movs	r1, #4
 800c26a:	4c0b      	ldr	r4, [pc, #44]	@ (800c298 <global_stdio_init.part.0+0x34>)
 800c26c:	4a0b      	ldr	r2, [pc, #44]	@ (800c29c <global_stdio_init.part.0+0x38>)
 800c26e:	4620      	mov	r0, r4
 800c270:	601a      	str	r2, [r3, #0]
 800c272:	2200      	movs	r2, #0
 800c274:	f7ff ff94 	bl	800c1a0 <std>
 800c278:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c27c:	2201      	movs	r2, #1
 800c27e:	2109      	movs	r1, #9
 800c280:	f7ff ff8e 	bl	800c1a0 <std>
 800c284:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c288:	2202      	movs	r2, #2
 800c28a:	2112      	movs	r1, #18
 800c28c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c290:	f7ff bf86 	b.w	800c1a0 <std>
 800c294:	200006f0 	.word	0x200006f0
 800c298:	200005b8 	.word	0x200005b8
 800c29c:	0800c20d 	.word	0x0800c20d

0800c2a0 <__sfp_lock_acquire>:
 800c2a0:	4801      	ldr	r0, [pc, #4]	@ (800c2a8 <__sfp_lock_acquire+0x8>)
 800c2a2:	f000 b910 	b.w	800c4c6 <__retarget_lock_acquire_recursive>
 800c2a6:	bf00      	nop
 800c2a8:	200006f9 	.word	0x200006f9

0800c2ac <__sfp_lock_release>:
 800c2ac:	4801      	ldr	r0, [pc, #4]	@ (800c2b4 <__sfp_lock_release+0x8>)
 800c2ae:	f000 b90b 	b.w	800c4c8 <__retarget_lock_release_recursive>
 800c2b2:	bf00      	nop
 800c2b4:	200006f9 	.word	0x200006f9

0800c2b8 <__sinit>:
 800c2b8:	b510      	push	{r4, lr}
 800c2ba:	4604      	mov	r4, r0
 800c2bc:	f7ff fff0 	bl	800c2a0 <__sfp_lock_acquire>
 800c2c0:	6a23      	ldr	r3, [r4, #32]
 800c2c2:	b11b      	cbz	r3, 800c2cc <__sinit+0x14>
 800c2c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2c8:	f7ff bff0 	b.w	800c2ac <__sfp_lock_release>
 800c2cc:	4b04      	ldr	r3, [pc, #16]	@ (800c2e0 <__sinit+0x28>)
 800c2ce:	6223      	str	r3, [r4, #32]
 800c2d0:	4b04      	ldr	r3, [pc, #16]	@ (800c2e4 <__sinit+0x2c>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d1f5      	bne.n	800c2c4 <__sinit+0xc>
 800c2d8:	f7ff ffc4 	bl	800c264 <global_stdio_init.part.0>
 800c2dc:	e7f2      	b.n	800c2c4 <__sinit+0xc>
 800c2de:	bf00      	nop
 800c2e0:	0800c225 	.word	0x0800c225
 800c2e4:	200006f0 	.word	0x200006f0

0800c2e8 <_fwalk_sglue>:
 800c2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2ec:	4607      	mov	r7, r0
 800c2ee:	4688      	mov	r8, r1
 800c2f0:	4614      	mov	r4, r2
 800c2f2:	2600      	movs	r6, #0
 800c2f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c2f8:	f1b9 0901 	subs.w	r9, r9, #1
 800c2fc:	d505      	bpl.n	800c30a <_fwalk_sglue+0x22>
 800c2fe:	6824      	ldr	r4, [r4, #0]
 800c300:	2c00      	cmp	r4, #0
 800c302:	d1f7      	bne.n	800c2f4 <_fwalk_sglue+0xc>
 800c304:	4630      	mov	r0, r6
 800c306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c30a:	89ab      	ldrh	r3, [r5, #12]
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	d907      	bls.n	800c320 <_fwalk_sglue+0x38>
 800c310:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c314:	3301      	adds	r3, #1
 800c316:	d003      	beq.n	800c320 <_fwalk_sglue+0x38>
 800c318:	4629      	mov	r1, r5
 800c31a:	4638      	mov	r0, r7
 800c31c:	47c0      	blx	r8
 800c31e:	4306      	orrs	r6, r0
 800c320:	3568      	adds	r5, #104	@ 0x68
 800c322:	e7e9      	b.n	800c2f8 <_fwalk_sglue+0x10>

0800c324 <__sread>:
 800c324:	b510      	push	{r4, lr}
 800c326:	460c      	mov	r4, r1
 800c328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c32c:	f000 f86c 	bl	800c408 <_read_r>
 800c330:	2800      	cmp	r0, #0
 800c332:	bfab      	itete	ge
 800c334:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c336:	89a3      	ldrhlt	r3, [r4, #12]
 800c338:	181b      	addge	r3, r3, r0
 800c33a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c33e:	bfac      	ite	ge
 800c340:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c342:	81a3      	strhlt	r3, [r4, #12]
 800c344:	bd10      	pop	{r4, pc}

0800c346 <__swrite>:
 800c346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c34a:	461f      	mov	r7, r3
 800c34c:	898b      	ldrh	r3, [r1, #12]
 800c34e:	4605      	mov	r5, r0
 800c350:	460c      	mov	r4, r1
 800c352:	05db      	lsls	r3, r3, #23
 800c354:	4616      	mov	r6, r2
 800c356:	d505      	bpl.n	800c364 <__swrite+0x1e>
 800c358:	2302      	movs	r3, #2
 800c35a:	2200      	movs	r2, #0
 800c35c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c360:	f000 f840 	bl	800c3e4 <_lseek_r>
 800c364:	89a3      	ldrh	r3, [r4, #12]
 800c366:	4632      	mov	r2, r6
 800c368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c36c:	4628      	mov	r0, r5
 800c36e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c372:	81a3      	strh	r3, [r4, #12]
 800c374:	463b      	mov	r3, r7
 800c376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c37a:	f000 b867 	b.w	800c44c <_write_r>

0800c37e <__sseek>:
 800c37e:	b510      	push	{r4, lr}
 800c380:	460c      	mov	r4, r1
 800c382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c386:	f000 f82d 	bl	800c3e4 <_lseek_r>
 800c38a:	1c43      	adds	r3, r0, #1
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	bf15      	itete	ne
 800c390:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c392:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c396:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c39a:	81a3      	strheq	r3, [r4, #12]
 800c39c:	bf18      	it	ne
 800c39e:	81a3      	strhne	r3, [r4, #12]
 800c3a0:	bd10      	pop	{r4, pc}

0800c3a2 <__sclose>:
 800c3a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3a6:	f000 b80d 	b.w	800c3c4 <_close_r>

0800c3aa <memset>:
 800c3aa:	4402      	add	r2, r0
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d100      	bne.n	800c3b4 <memset+0xa>
 800c3b2:	4770      	bx	lr
 800c3b4:	f803 1b01 	strb.w	r1, [r3], #1
 800c3b8:	e7f9      	b.n	800c3ae <memset+0x4>
	...

0800c3bc <_localeconv_r>:
 800c3bc:	4800      	ldr	r0, [pc, #0]	@ (800c3c0 <_localeconv_r+0x4>)
 800c3be:	4770      	bx	lr
 800c3c0:	2000015c 	.word	0x2000015c

0800c3c4 <_close_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	4d05      	ldr	r5, [pc, #20]	@ (800c3e0 <_close_r+0x1c>)
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	4608      	mov	r0, r1
 800c3ce:	602b      	str	r3, [r5, #0]
 800c3d0:	f7f6 f8ff 	bl	80025d2 <_close>
 800c3d4:	1c43      	adds	r3, r0, #1
 800c3d6:	d102      	bne.n	800c3de <_close_r+0x1a>
 800c3d8:	682b      	ldr	r3, [r5, #0]
 800c3da:	b103      	cbz	r3, 800c3de <_close_r+0x1a>
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	bd38      	pop	{r3, r4, r5, pc}
 800c3e0:	200006f4 	.word	0x200006f4

0800c3e4 <_lseek_r>:
 800c3e4:	b538      	push	{r3, r4, r5, lr}
 800c3e6:	4604      	mov	r4, r0
 800c3e8:	4d06      	ldr	r5, [pc, #24]	@ (800c404 <_lseek_r+0x20>)
 800c3ea:	4608      	mov	r0, r1
 800c3ec:	4611      	mov	r1, r2
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	602a      	str	r2, [r5, #0]
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	f7f6 f914 	bl	8002620 <_lseek>
 800c3f8:	1c43      	adds	r3, r0, #1
 800c3fa:	d102      	bne.n	800c402 <_lseek_r+0x1e>
 800c3fc:	682b      	ldr	r3, [r5, #0]
 800c3fe:	b103      	cbz	r3, 800c402 <_lseek_r+0x1e>
 800c400:	6023      	str	r3, [r4, #0]
 800c402:	bd38      	pop	{r3, r4, r5, pc}
 800c404:	200006f4 	.word	0x200006f4

0800c408 <_read_r>:
 800c408:	b538      	push	{r3, r4, r5, lr}
 800c40a:	4604      	mov	r4, r0
 800c40c:	4d06      	ldr	r5, [pc, #24]	@ (800c428 <_read_r+0x20>)
 800c40e:	4608      	mov	r0, r1
 800c410:	4611      	mov	r1, r2
 800c412:	2200      	movs	r2, #0
 800c414:	602a      	str	r2, [r5, #0]
 800c416:	461a      	mov	r2, r3
 800c418:	f7f6 f8a2 	bl	8002560 <_read>
 800c41c:	1c43      	adds	r3, r0, #1
 800c41e:	d102      	bne.n	800c426 <_read_r+0x1e>
 800c420:	682b      	ldr	r3, [r5, #0]
 800c422:	b103      	cbz	r3, 800c426 <_read_r+0x1e>
 800c424:	6023      	str	r3, [r4, #0]
 800c426:	bd38      	pop	{r3, r4, r5, pc}
 800c428:	200006f4 	.word	0x200006f4

0800c42c <_sbrk_r>:
 800c42c:	b538      	push	{r3, r4, r5, lr}
 800c42e:	2300      	movs	r3, #0
 800c430:	4d05      	ldr	r5, [pc, #20]	@ (800c448 <_sbrk_r+0x1c>)
 800c432:	4604      	mov	r4, r0
 800c434:	4608      	mov	r0, r1
 800c436:	602b      	str	r3, [r5, #0]
 800c438:	f7f6 f900 	bl	800263c <_sbrk>
 800c43c:	1c43      	adds	r3, r0, #1
 800c43e:	d102      	bne.n	800c446 <_sbrk_r+0x1a>
 800c440:	682b      	ldr	r3, [r5, #0]
 800c442:	b103      	cbz	r3, 800c446 <_sbrk_r+0x1a>
 800c444:	6023      	str	r3, [r4, #0]
 800c446:	bd38      	pop	{r3, r4, r5, pc}
 800c448:	200006f4 	.word	0x200006f4

0800c44c <_write_r>:
 800c44c:	b538      	push	{r3, r4, r5, lr}
 800c44e:	4604      	mov	r4, r0
 800c450:	4d06      	ldr	r5, [pc, #24]	@ (800c46c <_write_r+0x20>)
 800c452:	4608      	mov	r0, r1
 800c454:	4611      	mov	r1, r2
 800c456:	2200      	movs	r2, #0
 800c458:	602a      	str	r2, [r5, #0]
 800c45a:	461a      	mov	r2, r3
 800c45c:	f7f6 f89d 	bl	800259a <_write>
 800c460:	1c43      	adds	r3, r0, #1
 800c462:	d102      	bne.n	800c46a <_write_r+0x1e>
 800c464:	682b      	ldr	r3, [r5, #0]
 800c466:	b103      	cbz	r3, 800c46a <_write_r+0x1e>
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	bd38      	pop	{r3, r4, r5, pc}
 800c46c:	200006f4 	.word	0x200006f4

0800c470 <__errno>:
 800c470:	4b01      	ldr	r3, [pc, #4]	@ (800c478 <__errno+0x8>)
 800c472:	6818      	ldr	r0, [r3, #0]
 800c474:	4770      	bx	lr
 800c476:	bf00      	nop
 800c478:	2000001c 	.word	0x2000001c

0800c47c <__libc_init_array>:
 800c47c:	b570      	push	{r4, r5, r6, lr}
 800c47e:	4d0d      	ldr	r5, [pc, #52]	@ (800c4b4 <__libc_init_array+0x38>)
 800c480:	2600      	movs	r6, #0
 800c482:	4c0d      	ldr	r4, [pc, #52]	@ (800c4b8 <__libc_init_array+0x3c>)
 800c484:	1b64      	subs	r4, r4, r5
 800c486:	10a4      	asrs	r4, r4, #2
 800c488:	42a6      	cmp	r6, r4
 800c48a:	d109      	bne.n	800c4a0 <__libc_init_array+0x24>
 800c48c:	4d0b      	ldr	r5, [pc, #44]	@ (800c4bc <__libc_init_array+0x40>)
 800c48e:	2600      	movs	r6, #0
 800c490:	4c0b      	ldr	r4, [pc, #44]	@ (800c4c0 <__libc_init_array+0x44>)
 800c492:	f001 fe17 	bl	800e0c4 <_init>
 800c496:	1b64      	subs	r4, r4, r5
 800c498:	10a4      	asrs	r4, r4, #2
 800c49a:	42a6      	cmp	r6, r4
 800c49c:	d105      	bne.n	800c4aa <__libc_init_array+0x2e>
 800c49e:	bd70      	pop	{r4, r5, r6, pc}
 800c4a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4a4:	3601      	adds	r6, #1
 800c4a6:	4798      	blx	r3
 800c4a8:	e7ee      	b.n	800c488 <__libc_init_array+0xc>
 800c4aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4ae:	3601      	adds	r6, #1
 800c4b0:	4798      	blx	r3
 800c4b2:	e7f2      	b.n	800c49a <__libc_init_array+0x1e>
 800c4b4:	0800e55c 	.word	0x0800e55c
 800c4b8:	0800e55c 	.word	0x0800e55c
 800c4bc:	0800e55c 	.word	0x0800e55c
 800c4c0:	0800e560 	.word	0x0800e560

0800c4c4 <__retarget_lock_init_recursive>:
 800c4c4:	4770      	bx	lr

0800c4c6 <__retarget_lock_acquire_recursive>:
 800c4c6:	4770      	bx	lr

0800c4c8 <__retarget_lock_release_recursive>:
 800c4c8:	4770      	bx	lr

0800c4ca <memchr>:
 800c4ca:	b2c9      	uxtb	r1, r1
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	4402      	add	r2, r0
 800c4d0:	b510      	push	{r4, lr}
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	d101      	bne.n	800c4dc <memchr+0x12>
 800c4d8:	2000      	movs	r0, #0
 800c4da:	e003      	b.n	800c4e4 <memchr+0x1a>
 800c4dc:	7804      	ldrb	r4, [r0, #0]
 800c4de:	3301      	adds	r3, #1
 800c4e0:	428c      	cmp	r4, r1
 800c4e2:	d1f6      	bne.n	800c4d2 <memchr+0x8>
 800c4e4:	bd10      	pop	{r4, pc}

0800c4e6 <memcpy>:
 800c4e6:	440a      	add	r2, r1
 800c4e8:	1e43      	subs	r3, r0, #1
 800c4ea:	4291      	cmp	r1, r2
 800c4ec:	d100      	bne.n	800c4f0 <memcpy+0xa>
 800c4ee:	4770      	bx	lr
 800c4f0:	b510      	push	{r4, lr}
 800c4f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4f6:	4291      	cmp	r1, r2
 800c4f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c4fc:	d1f9      	bne.n	800c4f2 <memcpy+0xc>
 800c4fe:	bd10      	pop	{r4, pc}

0800c500 <quorem>:
 800c500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c504:	6903      	ldr	r3, [r0, #16]
 800c506:	4607      	mov	r7, r0
 800c508:	690c      	ldr	r4, [r1, #16]
 800c50a:	42a3      	cmp	r3, r4
 800c50c:	f2c0 8083 	blt.w	800c616 <quorem+0x116>
 800c510:	3c01      	subs	r4, #1
 800c512:	f100 0514 	add.w	r5, r0, #20
 800c516:	f101 0814 	add.w	r8, r1, #20
 800c51a:	00a3      	lsls	r3, r4, #2
 800c51c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c520:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c524:	9300      	str	r3, [sp, #0]
 800c526:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c52a:	9301      	str	r3, [sp, #4]
 800c52c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c530:	3301      	adds	r3, #1
 800c532:	429a      	cmp	r2, r3
 800c534:	fbb2 f6f3 	udiv	r6, r2, r3
 800c538:	d331      	bcc.n	800c59e <quorem+0x9e>
 800c53a:	f04f 0a00 	mov.w	sl, #0
 800c53e:	46c4      	mov	ip, r8
 800c540:	46ae      	mov	lr, r5
 800c542:	46d3      	mov	fp, sl
 800c544:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c548:	b298      	uxth	r0, r3
 800c54a:	45e1      	cmp	r9, ip
 800c54c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800c550:	fb06 a000 	mla	r0, r6, r0, sl
 800c554:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800c558:	b280      	uxth	r0, r0
 800c55a:	fb06 2303 	mla	r3, r6, r3, r2
 800c55e:	f8de 2000 	ldr.w	r2, [lr]
 800c562:	b292      	uxth	r2, r2
 800c564:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c568:	eba2 0200 	sub.w	r2, r2, r0
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	f8de 0000 	ldr.w	r0, [lr]
 800c572:	445a      	add	r2, fp
 800c574:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c578:	b292      	uxth	r2, r2
 800c57a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c57e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c582:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c586:	f84e 2b04 	str.w	r2, [lr], #4
 800c58a:	d2db      	bcs.n	800c544 <quorem+0x44>
 800c58c:	9b00      	ldr	r3, [sp, #0]
 800c58e:	58eb      	ldr	r3, [r5, r3]
 800c590:	b92b      	cbnz	r3, 800c59e <quorem+0x9e>
 800c592:	9b01      	ldr	r3, [sp, #4]
 800c594:	3b04      	subs	r3, #4
 800c596:	429d      	cmp	r5, r3
 800c598:	461a      	mov	r2, r3
 800c59a:	d330      	bcc.n	800c5fe <quorem+0xfe>
 800c59c:	613c      	str	r4, [r7, #16]
 800c59e:	4638      	mov	r0, r7
 800c5a0:	f001 f8d0 	bl	800d744 <__mcmp>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	db26      	blt.n	800c5f6 <quorem+0xf6>
 800c5a8:	4629      	mov	r1, r5
 800c5aa:	2000      	movs	r0, #0
 800c5ac:	f858 2b04 	ldr.w	r2, [r8], #4
 800c5b0:	f8d1 c000 	ldr.w	ip, [r1]
 800c5b4:	fa1f fe82 	uxth.w	lr, r2
 800c5b8:	45c1      	cmp	r9, r8
 800c5ba:	fa1f f38c 	uxth.w	r3, ip
 800c5be:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c5c2:	eba3 030e 	sub.w	r3, r3, lr
 800c5c6:	4403      	add	r3, r0
 800c5c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c5cc:	b29b      	uxth	r3, r3
 800c5ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c5d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c5da:	f841 3b04 	str.w	r3, [r1], #4
 800c5de:	d2e5      	bcs.n	800c5ac <quorem+0xac>
 800c5e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5e8:	b922      	cbnz	r2, 800c5f4 <quorem+0xf4>
 800c5ea:	3b04      	subs	r3, #4
 800c5ec:	429d      	cmp	r5, r3
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	d30b      	bcc.n	800c60a <quorem+0x10a>
 800c5f2:	613c      	str	r4, [r7, #16]
 800c5f4:	3601      	adds	r6, #1
 800c5f6:	4630      	mov	r0, r6
 800c5f8:	b003      	add	sp, #12
 800c5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5fe:	6812      	ldr	r2, [r2, #0]
 800c600:	3b04      	subs	r3, #4
 800c602:	2a00      	cmp	r2, #0
 800c604:	d1ca      	bne.n	800c59c <quorem+0x9c>
 800c606:	3c01      	subs	r4, #1
 800c608:	e7c5      	b.n	800c596 <quorem+0x96>
 800c60a:	6812      	ldr	r2, [r2, #0]
 800c60c:	3b04      	subs	r3, #4
 800c60e:	2a00      	cmp	r2, #0
 800c610:	d1ef      	bne.n	800c5f2 <quorem+0xf2>
 800c612:	3c01      	subs	r4, #1
 800c614:	e7ea      	b.n	800c5ec <quorem+0xec>
 800c616:	2000      	movs	r0, #0
 800c618:	e7ee      	b.n	800c5f8 <quorem+0xf8>
 800c61a:	0000      	movs	r0, r0
 800c61c:	0000      	movs	r0, r0
	...

0800c620 <_dtoa_r>:
 800c620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	69c7      	ldr	r7, [r0, #28]
 800c626:	b097      	sub	sp, #92	@ 0x5c
 800c628:	4681      	mov	r9, r0
 800c62a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c62c:	9107      	str	r1, [sp, #28]
 800c62e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c630:	9311      	str	r3, [sp, #68]	@ 0x44
 800c632:	ec55 4b10 	vmov	r4, r5, d0
 800c636:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c63a:	b97f      	cbnz	r7, 800c65c <_dtoa_r+0x3c>
 800c63c:	2010      	movs	r0, #16
 800c63e:	f7ff f8a1 	bl	800b784 <malloc>
 800c642:	4602      	mov	r2, r0
 800c644:	f8c9 001c 	str.w	r0, [r9, #28]
 800c648:	b920      	cbnz	r0, 800c654 <_dtoa_r+0x34>
 800c64a:	4ba9      	ldr	r3, [pc, #676]	@ (800c8f0 <_dtoa_r+0x2d0>)
 800c64c:	21ef      	movs	r1, #239	@ 0xef
 800c64e:	48a9      	ldr	r0, [pc, #676]	@ (800c8f4 <_dtoa_r+0x2d4>)
 800c650:	f001 fa30 	bl	800dab4 <__assert_func>
 800c654:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c658:	6007      	str	r7, [r0, #0]
 800c65a:	60c7      	str	r7, [r0, #12]
 800c65c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c660:	6819      	ldr	r1, [r3, #0]
 800c662:	b159      	cbz	r1, 800c67c <_dtoa_r+0x5c>
 800c664:	685a      	ldr	r2, [r3, #4]
 800c666:	2301      	movs	r3, #1
 800c668:	4648      	mov	r0, r9
 800c66a:	4093      	lsls	r3, r2
 800c66c:	604a      	str	r2, [r1, #4]
 800c66e:	608b      	str	r3, [r1, #8]
 800c670:	f000 fe32 	bl	800d2d8 <_Bfree>
 800c674:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c678:	2200      	movs	r2, #0
 800c67a:	601a      	str	r2, [r3, #0]
 800c67c:	1e2b      	subs	r3, r5, #0
 800c67e:	bfb7      	itett	lt
 800c680:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c684:	2300      	movge	r3, #0
 800c686:	2201      	movlt	r2, #1
 800c688:	9305      	strlt	r3, [sp, #20]
 800c68a:	bfa8      	it	ge
 800c68c:	6033      	strge	r3, [r6, #0]
 800c68e:	9f05      	ldr	r7, [sp, #20]
 800c690:	4b99      	ldr	r3, [pc, #612]	@ (800c8f8 <_dtoa_r+0x2d8>)
 800c692:	bfb8      	it	lt
 800c694:	6032      	strlt	r2, [r6, #0]
 800c696:	43bb      	bics	r3, r7
 800c698:	d112      	bne.n	800c6c0 <_dtoa_r+0xa0>
 800c69a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c69e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c6a0:	6013      	str	r3, [r2, #0]
 800c6a2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c6a6:	4323      	orrs	r3, r4
 800c6a8:	f000 855a 	beq.w	800d160 <_dtoa_r+0xb40>
 800c6ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c6ae:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c90c <_dtoa_r+0x2ec>
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	f000 855c 	beq.w	800d170 <_dtoa_r+0xb50>
 800c6b8:	f10a 0303 	add.w	r3, sl, #3
 800c6bc:	f000 bd56 	b.w	800d16c <_dtoa_r+0xb4c>
 800c6c0:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	ec51 0b17 	vmov	r0, r1, d7
 800c6cc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c6d0:	f7f4 f9fe 	bl	8000ad0 <__aeabi_dcmpeq>
 800c6d4:	4680      	mov	r8, r0
 800c6d6:	b158      	cbz	r0, 800c6f0 <_dtoa_r+0xd0>
 800c6d8:	2301      	movs	r3, #1
 800c6da:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c6dc:	6013      	str	r3, [r2, #0]
 800c6de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c6e0:	b113      	cbz	r3, 800c6e8 <_dtoa_r+0xc8>
 800c6e2:	4b86      	ldr	r3, [pc, #536]	@ (800c8fc <_dtoa_r+0x2dc>)
 800c6e4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c6e6:	6013      	str	r3, [r2, #0]
 800c6e8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800c910 <_dtoa_r+0x2f0>
 800c6ec:	f000 bd40 	b.w	800d170 <_dtoa_r+0xb50>
 800c6f0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c6f4:	aa14      	add	r2, sp, #80	@ 0x50
 800c6f6:	a915      	add	r1, sp, #84	@ 0x54
 800c6f8:	4648      	mov	r0, r9
 800c6fa:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c6fe:	f001 f8d5 	bl	800d8ac <__d2b>
 800c702:	9002      	str	r0, [sp, #8]
 800c704:	2e00      	cmp	r6, #0
 800c706:	d076      	beq.n	800c7f6 <_dtoa_r+0x1d6>
 800c708:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c70a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c70e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c716:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c71a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c71e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c722:	4619      	mov	r1, r3
 800c724:	2200      	movs	r2, #0
 800c726:	4b76      	ldr	r3, [pc, #472]	@ (800c900 <_dtoa_r+0x2e0>)
 800c728:	f7f3 fdb2 	bl	8000290 <__aeabi_dsub>
 800c72c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c8d8 <_dtoa_r+0x2b8>)
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	f7f3 ff65 	bl	8000600 <__aeabi_dmul>
 800c736:	a36a      	add	r3, pc, #424	@ (adr r3, 800c8e0 <_dtoa_r+0x2c0>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	f7f3 fdaa 	bl	8000294 <__adddf3>
 800c740:	4604      	mov	r4, r0
 800c742:	460d      	mov	r5, r1
 800c744:	4630      	mov	r0, r6
 800c746:	f7f3 fef1 	bl	800052c <__aeabi_i2d>
 800c74a:	a367      	add	r3, pc, #412	@ (adr r3, 800c8e8 <_dtoa_r+0x2c8>)
 800c74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c750:	f7f3 ff56 	bl	8000600 <__aeabi_dmul>
 800c754:	4602      	mov	r2, r0
 800c756:	460b      	mov	r3, r1
 800c758:	4620      	mov	r0, r4
 800c75a:	4629      	mov	r1, r5
 800c75c:	f7f3 fd9a 	bl	8000294 <__adddf3>
 800c760:	4604      	mov	r4, r0
 800c762:	460d      	mov	r5, r1
 800c764:	f7f4 f9fc 	bl	8000b60 <__aeabi_d2iz>
 800c768:	2200      	movs	r2, #0
 800c76a:	4607      	mov	r7, r0
 800c76c:	2300      	movs	r3, #0
 800c76e:	4620      	mov	r0, r4
 800c770:	4629      	mov	r1, r5
 800c772:	f7f4 f9b7 	bl	8000ae4 <__aeabi_dcmplt>
 800c776:	b140      	cbz	r0, 800c78a <_dtoa_r+0x16a>
 800c778:	4638      	mov	r0, r7
 800c77a:	f7f3 fed7 	bl	800052c <__aeabi_i2d>
 800c77e:	4622      	mov	r2, r4
 800c780:	462b      	mov	r3, r5
 800c782:	f7f4 f9a5 	bl	8000ad0 <__aeabi_dcmpeq>
 800c786:	b900      	cbnz	r0, 800c78a <_dtoa_r+0x16a>
 800c788:	3f01      	subs	r7, #1
 800c78a:	2f16      	cmp	r7, #22
 800c78c:	d852      	bhi.n	800c834 <_dtoa_r+0x214>
 800c78e:	4b5d      	ldr	r3, [pc, #372]	@ (800c904 <_dtoa_r+0x2e4>)
 800c790:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c794:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79c:	f7f4 f9a2 	bl	8000ae4 <__aeabi_dcmplt>
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	d049      	beq.n	800c838 <_dtoa_r+0x218>
 800c7a4:	3f01      	subs	r7, #1
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c7ac:	1b9b      	subs	r3, r3, r6
 800c7ae:	1e5a      	subs	r2, r3, #1
 800c7b0:	bf4c      	ite	mi
 800c7b2:	f1c3 0301 	rsbmi	r3, r3, #1
 800c7b6:	2300      	movpl	r3, #0
 800c7b8:	9206      	str	r2, [sp, #24]
 800c7ba:	bf45      	ittet	mi
 800c7bc:	9300      	strmi	r3, [sp, #0]
 800c7be:	2300      	movmi	r3, #0
 800c7c0:	9300      	strpl	r3, [sp, #0]
 800c7c2:	9306      	strmi	r3, [sp, #24]
 800c7c4:	2f00      	cmp	r7, #0
 800c7c6:	db39      	blt.n	800c83c <_dtoa_r+0x21c>
 800c7c8:	9b06      	ldr	r3, [sp, #24]
 800c7ca:	970d      	str	r7, [sp, #52]	@ 0x34
 800c7cc:	443b      	add	r3, r7
 800c7ce:	9306      	str	r3, [sp, #24]
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	9308      	str	r3, [sp, #32]
 800c7d4:	9b07      	ldr	r3, [sp, #28]
 800c7d6:	2b09      	cmp	r3, #9
 800c7d8:	d863      	bhi.n	800c8a2 <_dtoa_r+0x282>
 800c7da:	2b05      	cmp	r3, #5
 800c7dc:	bfc5      	ittet	gt
 800c7de:	3b04      	subgt	r3, #4
 800c7e0:	2400      	movgt	r4, #0
 800c7e2:	2401      	movle	r4, #1
 800c7e4:	9307      	strgt	r3, [sp, #28]
 800c7e6:	9b07      	ldr	r3, [sp, #28]
 800c7e8:	3b02      	subs	r3, #2
 800c7ea:	2b03      	cmp	r3, #3
 800c7ec:	d865      	bhi.n	800c8ba <_dtoa_r+0x29a>
 800c7ee:	e8df f003 	tbb	[pc, r3]
 800c7f2:	5654      	.short	0x5654
 800c7f4:	2d39      	.short	0x2d39
 800c7f6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c7fa:	441e      	add	r6, r3
 800c7fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c800:	2b20      	cmp	r3, #32
 800c802:	bfc9      	itett	gt
 800c804:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c808:	f1c3 0320 	rsble	r3, r3, #32
 800c80c:	409f      	lslgt	r7, r3
 800c80e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c812:	bfd8      	it	le
 800c814:	fa04 f003 	lslle.w	r0, r4, r3
 800c818:	f106 36ff 	add.w	r6, r6, #4294967295
 800c81c:	bfc4      	itt	gt
 800c81e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c822:	ea47 0003 	orrgt.w	r0, r7, r3
 800c826:	f7f3 fe71 	bl	800050c <__aeabi_ui2d>
 800c82a:	2201      	movs	r2, #1
 800c82c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c830:	9212      	str	r2, [sp, #72]	@ 0x48
 800c832:	e776      	b.n	800c722 <_dtoa_r+0x102>
 800c834:	2301      	movs	r3, #1
 800c836:	e7b7      	b.n	800c7a8 <_dtoa_r+0x188>
 800c838:	9010      	str	r0, [sp, #64]	@ 0x40
 800c83a:	e7b6      	b.n	800c7aa <_dtoa_r+0x18a>
 800c83c:	9b00      	ldr	r3, [sp, #0]
 800c83e:	1bdb      	subs	r3, r3, r7
 800c840:	9300      	str	r3, [sp, #0]
 800c842:	427b      	negs	r3, r7
 800c844:	9308      	str	r3, [sp, #32]
 800c846:	2300      	movs	r3, #0
 800c848:	930d      	str	r3, [sp, #52]	@ 0x34
 800c84a:	e7c3      	b.n	800c7d4 <_dtoa_r+0x1b4>
 800c84c:	2301      	movs	r3, #1
 800c84e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c850:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c852:	eb07 0b03 	add.w	fp, r7, r3
 800c856:	f10b 0301 	add.w	r3, fp, #1
 800c85a:	2b01      	cmp	r3, #1
 800c85c:	9303      	str	r3, [sp, #12]
 800c85e:	bfb8      	it	lt
 800c860:	2301      	movlt	r3, #1
 800c862:	e006      	b.n	800c872 <_dtoa_r+0x252>
 800c864:	2301      	movs	r3, #1
 800c866:	9309      	str	r3, [sp, #36]	@ 0x24
 800c868:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	dd28      	ble.n	800c8c0 <_dtoa_r+0x2a0>
 800c86e:	469b      	mov	fp, r3
 800c870:	9303      	str	r3, [sp, #12]
 800c872:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c876:	2100      	movs	r1, #0
 800c878:	2204      	movs	r2, #4
 800c87a:	f102 0514 	add.w	r5, r2, #20
 800c87e:	429d      	cmp	r5, r3
 800c880:	d926      	bls.n	800c8d0 <_dtoa_r+0x2b0>
 800c882:	6041      	str	r1, [r0, #4]
 800c884:	4648      	mov	r0, r9
 800c886:	f000 fce7 	bl	800d258 <_Balloc>
 800c88a:	4682      	mov	sl, r0
 800c88c:	2800      	cmp	r0, #0
 800c88e:	d141      	bne.n	800c914 <_dtoa_r+0x2f4>
 800c890:	4b1d      	ldr	r3, [pc, #116]	@ (800c908 <_dtoa_r+0x2e8>)
 800c892:	4602      	mov	r2, r0
 800c894:	f240 11af 	movw	r1, #431	@ 0x1af
 800c898:	e6d9      	b.n	800c64e <_dtoa_r+0x2e>
 800c89a:	2300      	movs	r3, #0
 800c89c:	e7e3      	b.n	800c866 <_dtoa_r+0x246>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	e7d5      	b.n	800c84e <_dtoa_r+0x22e>
 800c8a2:	2401      	movs	r4, #1
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	9409      	str	r4, [sp, #36]	@ 0x24
 800c8a8:	9307      	str	r3, [sp, #28]
 800c8aa:	f04f 3bff 	mov.w	fp, #4294967295
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	2312      	movs	r3, #18
 800c8b2:	f8cd b00c 	str.w	fp, [sp, #12]
 800c8b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c8b8:	e7db      	b.n	800c872 <_dtoa_r+0x252>
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8be:	e7f4      	b.n	800c8aa <_dtoa_r+0x28a>
 800c8c0:	f04f 0b01 	mov.w	fp, #1
 800c8c4:	465b      	mov	r3, fp
 800c8c6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c8ca:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c8ce:	e7d0      	b.n	800c872 <_dtoa_r+0x252>
 800c8d0:	3101      	adds	r1, #1
 800c8d2:	0052      	lsls	r2, r2, #1
 800c8d4:	e7d1      	b.n	800c87a <_dtoa_r+0x25a>
 800c8d6:	bf00      	nop
 800c8d8:	636f4361 	.word	0x636f4361
 800c8dc:	3fd287a7 	.word	0x3fd287a7
 800c8e0:	8b60c8b3 	.word	0x8b60c8b3
 800c8e4:	3fc68a28 	.word	0x3fc68a28
 800c8e8:	509f79fb 	.word	0x509f79fb
 800c8ec:	3fd34413 	.word	0x3fd34413
 800c8f0:	0800e221 	.word	0x0800e221
 800c8f4:	0800e238 	.word	0x0800e238
 800c8f8:	7ff00000 	.word	0x7ff00000
 800c8fc:	0800e1f1 	.word	0x0800e1f1
 800c900:	3ff80000 	.word	0x3ff80000
 800c904:	0800e388 	.word	0x0800e388
 800c908:	0800e290 	.word	0x0800e290
 800c90c:	0800e21d 	.word	0x0800e21d
 800c910:	0800e1f0 	.word	0x0800e1f0
 800c914:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c918:	6018      	str	r0, [r3, #0]
 800c91a:	9b03      	ldr	r3, [sp, #12]
 800c91c:	2b0e      	cmp	r3, #14
 800c91e:	f200 80a1 	bhi.w	800ca64 <_dtoa_r+0x444>
 800c922:	2c00      	cmp	r4, #0
 800c924:	f000 809e 	beq.w	800ca64 <_dtoa_r+0x444>
 800c928:	2f00      	cmp	r7, #0
 800c92a:	dd33      	ble.n	800c994 <_dtoa_r+0x374>
 800c92c:	f007 020f 	and.w	r2, r7, #15
 800c930:	4b9b      	ldr	r3, [pc, #620]	@ (800cba0 <_dtoa_r+0x580>)
 800c932:	05f8      	lsls	r0, r7, #23
 800c934:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c93c:	ed93 7b00 	vldr	d7, [r3]
 800c940:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c944:	d516      	bpl.n	800c974 <_dtoa_r+0x354>
 800c946:	4b97      	ldr	r3, [pc, #604]	@ (800cba4 <_dtoa_r+0x584>)
 800c948:	f004 040f 	and.w	r4, r4, #15
 800c94c:	2603      	movs	r6, #3
 800c94e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c952:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c956:	f7f3 ff7d 	bl	8000854 <__aeabi_ddiv>
 800c95a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c95e:	4d91      	ldr	r5, [pc, #580]	@ (800cba4 <_dtoa_r+0x584>)
 800c960:	b954      	cbnz	r4, 800c978 <_dtoa_r+0x358>
 800c962:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c966:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c96a:	f7f3 ff73 	bl	8000854 <__aeabi_ddiv>
 800c96e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c972:	e028      	b.n	800c9c6 <_dtoa_r+0x3a6>
 800c974:	2602      	movs	r6, #2
 800c976:	e7f2      	b.n	800c95e <_dtoa_r+0x33e>
 800c978:	07e1      	lsls	r1, r4, #31
 800c97a:	d508      	bpl.n	800c98e <_dtoa_r+0x36e>
 800c97c:	3601      	adds	r6, #1
 800c97e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c982:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c986:	f7f3 fe3b 	bl	8000600 <__aeabi_dmul>
 800c98a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c98e:	1064      	asrs	r4, r4, #1
 800c990:	3508      	adds	r5, #8
 800c992:	e7e5      	b.n	800c960 <_dtoa_r+0x340>
 800c994:	f000 80af 	beq.w	800caf6 <_dtoa_r+0x4d6>
 800c998:	427c      	negs	r4, r7
 800c99a:	4b81      	ldr	r3, [pc, #516]	@ (800cba0 <_dtoa_r+0x580>)
 800c99c:	4d81      	ldr	r5, [pc, #516]	@ (800cba4 <_dtoa_r+0x584>)
 800c99e:	2602      	movs	r6, #2
 800c9a0:	f004 020f 	and.w	r2, r4, #15
 800c9a4:	1124      	asrs	r4, r4, #4
 800c9a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b2:	f7f3 fe25 	bl	8000600 <__aeabi_dmul>
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9bc:	2c00      	cmp	r4, #0
 800c9be:	f040 808f 	bne.w	800cae0 <_dtoa_r+0x4c0>
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d1d3      	bne.n	800c96e <_dtoa_r+0x34e>
 800c9c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c9c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	f000 8094 	beq.w	800cafa <_dtoa_r+0x4da>
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	4b74      	ldr	r3, [pc, #464]	@ (800cba8 <_dtoa_r+0x588>)
 800c9d6:	4620      	mov	r0, r4
 800c9d8:	4629      	mov	r1, r5
 800c9da:	f7f4 f883 	bl	8000ae4 <__aeabi_dcmplt>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f000 808b 	beq.w	800cafa <_dtoa_r+0x4da>
 800c9e4:	9b03      	ldr	r3, [sp, #12]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	f000 8087 	beq.w	800cafa <_dtoa_r+0x4da>
 800c9ec:	f1bb 0f00 	cmp.w	fp, #0
 800c9f0:	dd34      	ble.n	800ca5c <_dtoa_r+0x43c>
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	f107 38ff 	add.w	r8, r7, #4294967295
 800c9f8:	3601      	adds	r6, #1
 800c9fa:	465c      	mov	r4, fp
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	4b6b      	ldr	r3, [pc, #428]	@ (800cbac <_dtoa_r+0x58c>)
 800ca00:	4629      	mov	r1, r5
 800ca02:	f7f3 fdfd 	bl	8000600 <__aeabi_dmul>
 800ca06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca0a:	4630      	mov	r0, r6
 800ca0c:	f7f3 fd8e 	bl	800052c <__aeabi_i2d>
 800ca10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca14:	f7f3 fdf4 	bl	8000600 <__aeabi_dmul>
 800ca18:	2200      	movs	r2, #0
 800ca1a:	4b65      	ldr	r3, [pc, #404]	@ (800cbb0 <_dtoa_r+0x590>)
 800ca1c:	f7f3 fc3a 	bl	8000294 <__adddf3>
 800ca20:	4605      	mov	r5, r0
 800ca22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ca26:	2c00      	cmp	r4, #0
 800ca28:	d16a      	bne.n	800cb00 <_dtoa_r+0x4e0>
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	4b61      	ldr	r3, [pc, #388]	@ (800cbb4 <_dtoa_r+0x594>)
 800ca2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca32:	f7f3 fc2d 	bl	8000290 <__aeabi_dsub>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca3e:	462a      	mov	r2, r5
 800ca40:	4633      	mov	r3, r6
 800ca42:	f7f4 f86d 	bl	8000b20 <__aeabi_dcmpgt>
 800ca46:	2800      	cmp	r0, #0
 800ca48:	f040 8298 	bne.w	800cf7c <_dtoa_r+0x95c>
 800ca4c:	462a      	mov	r2, r5
 800ca4e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ca52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca56:	f7f4 f845 	bl	8000ae4 <__aeabi_dcmplt>
 800ca5a:	bb38      	cbnz	r0, 800caac <_dtoa_r+0x48c>
 800ca5c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ca60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ca64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	f2c0 8157 	blt.w	800cd1a <_dtoa_r+0x6fa>
 800ca6c:	2f0e      	cmp	r7, #14
 800ca6e:	f300 8154 	bgt.w	800cd1a <_dtoa_r+0x6fa>
 800ca72:	4b4b      	ldr	r3, [pc, #300]	@ (800cba0 <_dtoa_r+0x580>)
 800ca74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca78:	ed93 7b00 	vldr	d7, [r3]
 800ca7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	ed8d 7b00 	vstr	d7, [sp]
 800ca84:	f280 80e5 	bge.w	800cc52 <_dtoa_r+0x632>
 800ca88:	9b03      	ldr	r3, [sp, #12]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	f300 80e1 	bgt.w	800cc52 <_dtoa_r+0x632>
 800ca90:	d10c      	bne.n	800caac <_dtoa_r+0x48c>
 800ca92:	2200      	movs	r2, #0
 800ca94:	4b47      	ldr	r3, [pc, #284]	@ (800cbb4 <_dtoa_r+0x594>)
 800ca96:	ec51 0b17 	vmov	r0, r1, d7
 800ca9a:	f7f3 fdb1 	bl	8000600 <__aeabi_dmul>
 800ca9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800caa2:	f7f4 f833 	bl	8000b0c <__aeabi_dcmpge>
 800caa6:	2800      	cmp	r0, #0
 800caa8:	f000 8266 	beq.w	800cf78 <_dtoa_r+0x958>
 800caac:	2400      	movs	r4, #0
 800caae:	4625      	mov	r5, r4
 800cab0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cab2:	4656      	mov	r6, sl
 800cab4:	ea6f 0803 	mvn.w	r8, r3
 800cab8:	2700      	movs	r7, #0
 800caba:	4621      	mov	r1, r4
 800cabc:	4648      	mov	r0, r9
 800cabe:	f000 fc0b 	bl	800d2d8 <_Bfree>
 800cac2:	2d00      	cmp	r5, #0
 800cac4:	f000 80bd 	beq.w	800cc42 <_dtoa_r+0x622>
 800cac8:	b12f      	cbz	r7, 800cad6 <_dtoa_r+0x4b6>
 800caca:	42af      	cmp	r7, r5
 800cacc:	d003      	beq.n	800cad6 <_dtoa_r+0x4b6>
 800cace:	4639      	mov	r1, r7
 800cad0:	4648      	mov	r0, r9
 800cad2:	f000 fc01 	bl	800d2d8 <_Bfree>
 800cad6:	4629      	mov	r1, r5
 800cad8:	4648      	mov	r0, r9
 800cada:	f000 fbfd 	bl	800d2d8 <_Bfree>
 800cade:	e0b0      	b.n	800cc42 <_dtoa_r+0x622>
 800cae0:	07e2      	lsls	r2, r4, #31
 800cae2:	d505      	bpl.n	800caf0 <_dtoa_r+0x4d0>
 800cae4:	3601      	adds	r6, #1
 800cae6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800caea:	f7f3 fd89 	bl	8000600 <__aeabi_dmul>
 800caee:	2301      	movs	r3, #1
 800caf0:	1064      	asrs	r4, r4, #1
 800caf2:	3508      	adds	r5, #8
 800caf4:	e762      	b.n	800c9bc <_dtoa_r+0x39c>
 800caf6:	2602      	movs	r6, #2
 800caf8:	e765      	b.n	800c9c6 <_dtoa_r+0x3a6>
 800cafa:	46b8      	mov	r8, r7
 800cafc:	9c03      	ldr	r4, [sp, #12]
 800cafe:	e784      	b.n	800ca0a <_dtoa_r+0x3ea>
 800cb00:	4b27      	ldr	r3, [pc, #156]	@ (800cba0 <_dtoa_r+0x580>)
 800cb02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb08:	4454      	add	r4, sl
 800cb0a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb0e:	2900      	cmp	r1, #0
 800cb10:	d054      	beq.n	800cbbc <_dtoa_r+0x59c>
 800cb12:	2000      	movs	r0, #0
 800cb14:	4928      	ldr	r1, [pc, #160]	@ (800cbb8 <_dtoa_r+0x598>)
 800cb16:	f7f3 fe9d 	bl	8000854 <__aeabi_ddiv>
 800cb1a:	4633      	mov	r3, r6
 800cb1c:	4656      	mov	r6, sl
 800cb1e:	462a      	mov	r2, r5
 800cb20:	f7f3 fbb6 	bl	8000290 <__aeabi_dsub>
 800cb24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb2c:	f7f4 f818 	bl	8000b60 <__aeabi_d2iz>
 800cb30:	4605      	mov	r5, r0
 800cb32:	f7f3 fcfb 	bl	800052c <__aeabi_i2d>
 800cb36:	4602      	mov	r2, r0
 800cb38:	460b      	mov	r3, r1
 800cb3a:	3530      	adds	r5, #48	@ 0x30
 800cb3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb40:	f7f3 fba6 	bl	8000290 <__aeabi_dsub>
 800cb44:	4602      	mov	r2, r0
 800cb46:	460b      	mov	r3, r1
 800cb48:	f806 5b01 	strb.w	r5, [r6], #1
 800cb4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb54:	f7f3 ffc6 	bl	8000ae4 <__aeabi_dcmplt>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d172      	bne.n	800cc42 <_dtoa_r+0x622>
 800cb5c:	2000      	movs	r0, #0
 800cb5e:	4912      	ldr	r1, [pc, #72]	@ (800cba8 <_dtoa_r+0x588>)
 800cb60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb64:	f7f3 fb94 	bl	8000290 <__aeabi_dsub>
 800cb68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb6c:	f7f3 ffba 	bl	8000ae4 <__aeabi_dcmplt>
 800cb70:	2800      	cmp	r0, #0
 800cb72:	f040 80b4 	bne.w	800ccde <_dtoa_r+0x6be>
 800cb76:	42a6      	cmp	r6, r4
 800cb78:	f43f af70 	beq.w	800ca5c <_dtoa_r+0x43c>
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	4b0b      	ldr	r3, [pc, #44]	@ (800cbac <_dtoa_r+0x58c>)
 800cb80:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb84:	f7f3 fd3c 	bl	8000600 <__aeabi_dmul>
 800cb88:	2200      	movs	r2, #0
 800cb8a:	4b08      	ldr	r3, [pc, #32]	@ (800cbac <_dtoa_r+0x58c>)
 800cb8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb94:	f7f3 fd34 	bl	8000600 <__aeabi_dmul>
 800cb98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb9c:	e7c4      	b.n	800cb28 <_dtoa_r+0x508>
 800cb9e:	bf00      	nop
 800cba0:	0800e388 	.word	0x0800e388
 800cba4:	0800e360 	.word	0x0800e360
 800cba8:	3ff00000 	.word	0x3ff00000
 800cbac:	40240000 	.word	0x40240000
 800cbb0:	401c0000 	.word	0x401c0000
 800cbb4:	40140000 	.word	0x40140000
 800cbb8:	3fe00000 	.word	0x3fe00000
 800cbbc:	4631      	mov	r1, r6
 800cbbe:	4656      	mov	r6, sl
 800cbc0:	4628      	mov	r0, r5
 800cbc2:	f7f3 fd1d 	bl	8000600 <__aeabi_dmul>
 800cbc6:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cbc8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cbcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbd0:	f7f3 ffc6 	bl	8000b60 <__aeabi_d2iz>
 800cbd4:	4605      	mov	r5, r0
 800cbd6:	f7f3 fca9 	bl	800052c <__aeabi_i2d>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	3530      	adds	r5, #48	@ 0x30
 800cbde:	460b      	mov	r3, r1
 800cbe0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbe4:	f7f3 fb54 	bl	8000290 <__aeabi_dsub>
 800cbe8:	f806 5b01 	strb.w	r5, [r6], #1
 800cbec:	4602      	mov	r2, r0
 800cbee:	460b      	mov	r3, r1
 800cbf0:	42a6      	cmp	r6, r4
 800cbf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbf6:	f04f 0200 	mov.w	r2, #0
 800cbfa:	d124      	bne.n	800cc46 <_dtoa_r+0x626>
 800cbfc:	4baf      	ldr	r3, [pc, #700]	@ (800cebc <_dtoa_r+0x89c>)
 800cbfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc02:	f7f3 fb47 	bl	8000294 <__adddf3>
 800cc06:	4602      	mov	r2, r0
 800cc08:	460b      	mov	r3, r1
 800cc0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc0e:	f7f3 ff87 	bl	8000b20 <__aeabi_dcmpgt>
 800cc12:	2800      	cmp	r0, #0
 800cc14:	d163      	bne.n	800ccde <_dtoa_r+0x6be>
 800cc16:	2000      	movs	r0, #0
 800cc18:	49a8      	ldr	r1, [pc, #672]	@ (800cebc <_dtoa_r+0x89c>)
 800cc1a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc1e:	f7f3 fb37 	bl	8000290 <__aeabi_dsub>
 800cc22:	4602      	mov	r2, r0
 800cc24:	460b      	mov	r3, r1
 800cc26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc2a:	f7f3 ff5b 	bl	8000ae4 <__aeabi_dcmplt>
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	f43f af14 	beq.w	800ca5c <_dtoa_r+0x43c>
 800cc34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cc36:	1e73      	subs	r3, r6, #1
 800cc38:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cc3e:	2b30      	cmp	r3, #48	@ 0x30
 800cc40:	d0f8      	beq.n	800cc34 <_dtoa_r+0x614>
 800cc42:	4647      	mov	r7, r8
 800cc44:	e03b      	b.n	800ccbe <_dtoa_r+0x69e>
 800cc46:	4b9e      	ldr	r3, [pc, #632]	@ (800cec0 <_dtoa_r+0x8a0>)
 800cc48:	f7f3 fcda 	bl	8000600 <__aeabi_dmul>
 800cc4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc50:	e7bc      	b.n	800cbcc <_dtoa_r+0x5ac>
 800cc52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cc56:	4656      	mov	r6, sl
 800cc58:	4620      	mov	r0, r4
 800cc5a:	4629      	mov	r1, r5
 800cc5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc60:	f7f3 fdf8 	bl	8000854 <__aeabi_ddiv>
 800cc64:	f7f3 ff7c 	bl	8000b60 <__aeabi_d2iz>
 800cc68:	4680      	mov	r8, r0
 800cc6a:	f7f3 fc5f 	bl	800052c <__aeabi_i2d>
 800cc6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc72:	f7f3 fcc5 	bl	8000600 <__aeabi_dmul>
 800cc76:	4602      	mov	r2, r0
 800cc78:	4620      	mov	r0, r4
 800cc7a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cc7e:	460b      	mov	r3, r1
 800cc80:	4629      	mov	r1, r5
 800cc82:	f7f3 fb05 	bl	8000290 <__aeabi_dsub>
 800cc86:	9d03      	ldr	r5, [sp, #12]
 800cc88:	f806 4b01 	strb.w	r4, [r6], #1
 800cc8c:	eba6 040a 	sub.w	r4, r6, sl
 800cc90:	4602      	mov	r2, r0
 800cc92:	460b      	mov	r3, r1
 800cc94:	42a5      	cmp	r5, r4
 800cc96:	d133      	bne.n	800cd00 <_dtoa_r+0x6e0>
 800cc98:	f7f3 fafc 	bl	8000294 <__adddf3>
 800cc9c:	4604      	mov	r4, r0
 800cc9e:	460d      	mov	r5, r1
 800cca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cca4:	f7f3 ff3c 	bl	8000b20 <__aeabi_dcmpgt>
 800cca8:	b9c0      	cbnz	r0, 800ccdc <_dtoa_r+0x6bc>
 800ccaa:	4620      	mov	r0, r4
 800ccac:	4629      	mov	r1, r5
 800ccae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccb2:	f7f3 ff0d 	bl	8000ad0 <__aeabi_dcmpeq>
 800ccb6:	b110      	cbz	r0, 800ccbe <_dtoa_r+0x69e>
 800ccb8:	f018 0f01 	tst.w	r8, #1
 800ccbc:	d10e      	bne.n	800ccdc <_dtoa_r+0x6bc>
 800ccbe:	9902      	ldr	r1, [sp, #8]
 800ccc0:	4648      	mov	r0, r9
 800ccc2:	f000 fb09 	bl	800d2d8 <_Bfree>
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	3701      	adds	r7, #1
 800ccca:	7033      	strb	r3, [r6, #0]
 800cccc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ccce:	601f      	str	r7, [r3, #0]
 800ccd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	f000 824c 	beq.w	800d170 <_dtoa_r+0xb50>
 800ccd8:	601e      	str	r6, [r3, #0]
 800ccda:	e249      	b.n	800d170 <_dtoa_r+0xb50>
 800ccdc:	46b8      	mov	r8, r7
 800ccde:	4633      	mov	r3, r6
 800cce0:	461e      	mov	r6, r3
 800cce2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cce6:	2a39      	cmp	r2, #57	@ 0x39
 800cce8:	d106      	bne.n	800ccf8 <_dtoa_r+0x6d8>
 800ccea:	459a      	cmp	sl, r3
 800ccec:	d1f8      	bne.n	800cce0 <_dtoa_r+0x6c0>
 800ccee:	2230      	movs	r2, #48	@ 0x30
 800ccf0:	f108 0801 	add.w	r8, r8, #1
 800ccf4:	f88a 2000 	strb.w	r2, [sl]
 800ccf8:	781a      	ldrb	r2, [r3, #0]
 800ccfa:	3201      	adds	r2, #1
 800ccfc:	701a      	strb	r2, [r3, #0]
 800ccfe:	e7a0      	b.n	800cc42 <_dtoa_r+0x622>
 800cd00:	2200      	movs	r2, #0
 800cd02:	4b6f      	ldr	r3, [pc, #444]	@ (800cec0 <_dtoa_r+0x8a0>)
 800cd04:	f7f3 fc7c 	bl	8000600 <__aeabi_dmul>
 800cd08:	2200      	movs	r2, #0
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	4604      	mov	r4, r0
 800cd0e:	460d      	mov	r5, r1
 800cd10:	f7f3 fede 	bl	8000ad0 <__aeabi_dcmpeq>
 800cd14:	2800      	cmp	r0, #0
 800cd16:	d09f      	beq.n	800cc58 <_dtoa_r+0x638>
 800cd18:	e7d1      	b.n	800ccbe <_dtoa_r+0x69e>
 800cd1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd1c:	2a00      	cmp	r2, #0
 800cd1e:	f000 80ea 	beq.w	800cef6 <_dtoa_r+0x8d6>
 800cd22:	9a07      	ldr	r2, [sp, #28]
 800cd24:	2a01      	cmp	r2, #1
 800cd26:	f300 80cd 	bgt.w	800cec4 <_dtoa_r+0x8a4>
 800cd2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd2c:	2a00      	cmp	r2, #0
 800cd2e:	f000 80c1 	beq.w	800ceb4 <_dtoa_r+0x894>
 800cd32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cd36:	9c08      	ldr	r4, [sp, #32]
 800cd38:	9e00      	ldr	r6, [sp, #0]
 800cd3a:	9a00      	ldr	r2, [sp, #0]
 800cd3c:	2101      	movs	r1, #1
 800cd3e:	4648      	mov	r0, r9
 800cd40:	441a      	add	r2, r3
 800cd42:	9200      	str	r2, [sp, #0]
 800cd44:	9a06      	ldr	r2, [sp, #24]
 800cd46:	441a      	add	r2, r3
 800cd48:	9206      	str	r2, [sp, #24]
 800cd4a:	f000 fb7b 	bl	800d444 <__i2b>
 800cd4e:	4605      	mov	r5, r0
 800cd50:	b166      	cbz	r6, 800cd6c <_dtoa_r+0x74c>
 800cd52:	9b06      	ldr	r3, [sp, #24]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	dd09      	ble.n	800cd6c <_dtoa_r+0x74c>
 800cd58:	42b3      	cmp	r3, r6
 800cd5a:	9a00      	ldr	r2, [sp, #0]
 800cd5c:	bfa8      	it	ge
 800cd5e:	4633      	movge	r3, r6
 800cd60:	1ad2      	subs	r2, r2, r3
 800cd62:	1af6      	subs	r6, r6, r3
 800cd64:	9200      	str	r2, [sp, #0]
 800cd66:	9a06      	ldr	r2, [sp, #24]
 800cd68:	1ad3      	subs	r3, r2, r3
 800cd6a:	9306      	str	r3, [sp, #24]
 800cd6c:	9b08      	ldr	r3, [sp, #32]
 800cd6e:	b30b      	cbz	r3, 800cdb4 <_dtoa_r+0x794>
 800cd70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	f000 80c6 	beq.w	800cf04 <_dtoa_r+0x8e4>
 800cd78:	2c00      	cmp	r4, #0
 800cd7a:	f000 80c0 	beq.w	800cefe <_dtoa_r+0x8de>
 800cd7e:	4629      	mov	r1, r5
 800cd80:	4622      	mov	r2, r4
 800cd82:	4648      	mov	r0, r9
 800cd84:	f000 fc18 	bl	800d5b8 <__pow5mult>
 800cd88:	9a02      	ldr	r2, [sp, #8]
 800cd8a:	4601      	mov	r1, r0
 800cd8c:	4605      	mov	r5, r0
 800cd8e:	4648      	mov	r0, r9
 800cd90:	f000 fb6e 	bl	800d470 <__multiply>
 800cd94:	9902      	ldr	r1, [sp, #8]
 800cd96:	4680      	mov	r8, r0
 800cd98:	4648      	mov	r0, r9
 800cd9a:	f000 fa9d 	bl	800d2d8 <_Bfree>
 800cd9e:	9b08      	ldr	r3, [sp, #32]
 800cda0:	1b1b      	subs	r3, r3, r4
 800cda2:	9308      	str	r3, [sp, #32]
 800cda4:	f000 80b1 	beq.w	800cf0a <_dtoa_r+0x8ea>
 800cda8:	9a08      	ldr	r2, [sp, #32]
 800cdaa:	4641      	mov	r1, r8
 800cdac:	4648      	mov	r0, r9
 800cdae:	f000 fc03 	bl	800d5b8 <__pow5mult>
 800cdb2:	9002      	str	r0, [sp, #8]
 800cdb4:	2101      	movs	r1, #1
 800cdb6:	4648      	mov	r0, r9
 800cdb8:	f000 fb44 	bl	800d444 <__i2b>
 800cdbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cdbe:	4604      	mov	r4, r0
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f000 81d9 	beq.w	800d178 <_dtoa_r+0xb58>
 800cdc6:	461a      	mov	r2, r3
 800cdc8:	4601      	mov	r1, r0
 800cdca:	4648      	mov	r0, r9
 800cdcc:	f000 fbf4 	bl	800d5b8 <__pow5mult>
 800cdd0:	9b07      	ldr	r3, [sp, #28]
 800cdd2:	4604      	mov	r4, r0
 800cdd4:	2b01      	cmp	r3, #1
 800cdd6:	f300 809f 	bgt.w	800cf18 <_dtoa_r+0x8f8>
 800cdda:	9b04      	ldr	r3, [sp, #16]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	f040 8097 	bne.w	800cf10 <_dtoa_r+0x8f0>
 800cde2:	9b05      	ldr	r3, [sp, #20]
 800cde4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	f040 8093 	bne.w	800cf14 <_dtoa_r+0x8f4>
 800cdee:	9b05      	ldr	r3, [sp, #20]
 800cdf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cdf4:	0d1b      	lsrs	r3, r3, #20
 800cdf6:	051b      	lsls	r3, r3, #20
 800cdf8:	b133      	cbz	r3, 800ce08 <_dtoa_r+0x7e8>
 800cdfa:	9b00      	ldr	r3, [sp, #0]
 800cdfc:	3301      	adds	r3, #1
 800cdfe:	9300      	str	r3, [sp, #0]
 800ce00:	9b06      	ldr	r3, [sp, #24]
 800ce02:	3301      	adds	r3, #1
 800ce04:	9306      	str	r3, [sp, #24]
 800ce06:	2301      	movs	r3, #1
 800ce08:	9308      	str	r3, [sp, #32]
 800ce0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	f000 81b9 	beq.w	800d184 <_dtoa_r+0xb64>
 800ce12:	6923      	ldr	r3, [r4, #16]
 800ce14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce18:	6918      	ldr	r0, [r3, #16]
 800ce1a:	f000 fac7 	bl	800d3ac <__hi0bits>
 800ce1e:	f1c0 0020 	rsb	r0, r0, #32
 800ce22:	9b06      	ldr	r3, [sp, #24]
 800ce24:	4418      	add	r0, r3
 800ce26:	f010 001f 	ands.w	r0, r0, #31
 800ce2a:	f000 8082 	beq.w	800cf32 <_dtoa_r+0x912>
 800ce2e:	f1c0 0320 	rsb	r3, r0, #32
 800ce32:	2b04      	cmp	r3, #4
 800ce34:	dd73      	ble.n	800cf1e <_dtoa_r+0x8fe>
 800ce36:	f1c0 001c 	rsb	r0, r0, #28
 800ce3a:	9b00      	ldr	r3, [sp, #0]
 800ce3c:	4403      	add	r3, r0
 800ce3e:	4406      	add	r6, r0
 800ce40:	9300      	str	r3, [sp, #0]
 800ce42:	9b06      	ldr	r3, [sp, #24]
 800ce44:	4403      	add	r3, r0
 800ce46:	9306      	str	r3, [sp, #24]
 800ce48:	9b00      	ldr	r3, [sp, #0]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	dd05      	ble.n	800ce5a <_dtoa_r+0x83a>
 800ce4e:	461a      	mov	r2, r3
 800ce50:	9902      	ldr	r1, [sp, #8]
 800ce52:	4648      	mov	r0, r9
 800ce54:	f000 fc0a 	bl	800d66c <__lshift>
 800ce58:	9002      	str	r0, [sp, #8]
 800ce5a:	9b06      	ldr	r3, [sp, #24]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	dd05      	ble.n	800ce6c <_dtoa_r+0x84c>
 800ce60:	4621      	mov	r1, r4
 800ce62:	461a      	mov	r2, r3
 800ce64:	4648      	mov	r0, r9
 800ce66:	f000 fc01 	bl	800d66c <__lshift>
 800ce6a:	4604      	mov	r4, r0
 800ce6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d061      	beq.n	800cf36 <_dtoa_r+0x916>
 800ce72:	4621      	mov	r1, r4
 800ce74:	9802      	ldr	r0, [sp, #8]
 800ce76:	f000 fc65 	bl	800d744 <__mcmp>
 800ce7a:	2800      	cmp	r0, #0
 800ce7c:	da5b      	bge.n	800cf36 <_dtoa_r+0x916>
 800ce7e:	2300      	movs	r3, #0
 800ce80:	220a      	movs	r2, #10
 800ce82:	9902      	ldr	r1, [sp, #8]
 800ce84:	4648      	mov	r0, r9
 800ce86:	f000 fa49 	bl	800d31c <__multadd>
 800ce8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce8c:	f107 38ff 	add.w	r8, r7, #4294967295
 800ce90:	9002      	str	r0, [sp, #8]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	f000 8178 	beq.w	800d188 <_dtoa_r+0xb68>
 800ce98:	4629      	mov	r1, r5
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	220a      	movs	r2, #10
 800ce9e:	4648      	mov	r0, r9
 800cea0:	f000 fa3c 	bl	800d31c <__multadd>
 800cea4:	f1bb 0f00 	cmp.w	fp, #0
 800cea8:	4605      	mov	r5, r0
 800ceaa:	dc6f      	bgt.n	800cf8c <_dtoa_r+0x96c>
 800ceac:	9b07      	ldr	r3, [sp, #28]
 800ceae:	2b02      	cmp	r3, #2
 800ceb0:	dc49      	bgt.n	800cf46 <_dtoa_r+0x926>
 800ceb2:	e06b      	b.n	800cf8c <_dtoa_r+0x96c>
 800ceb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ceb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ceba:	e73c      	b.n	800cd36 <_dtoa_r+0x716>
 800cebc:	3fe00000 	.word	0x3fe00000
 800cec0:	40240000 	.word	0x40240000
 800cec4:	9b03      	ldr	r3, [sp, #12]
 800cec6:	1e5c      	subs	r4, r3, #1
 800cec8:	9b08      	ldr	r3, [sp, #32]
 800ceca:	42a3      	cmp	r3, r4
 800cecc:	db09      	blt.n	800cee2 <_dtoa_r+0x8c2>
 800cece:	1b1c      	subs	r4, r3, r4
 800ced0:	9b03      	ldr	r3, [sp, #12]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	f6bf af30 	bge.w	800cd38 <_dtoa_r+0x718>
 800ced8:	9b00      	ldr	r3, [sp, #0]
 800ceda:	9a03      	ldr	r2, [sp, #12]
 800cedc:	1a9e      	subs	r6, r3, r2
 800cede:	2300      	movs	r3, #0
 800cee0:	e72b      	b.n	800cd3a <_dtoa_r+0x71a>
 800cee2:	9b08      	ldr	r3, [sp, #32]
 800cee4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cee6:	1ae3      	subs	r3, r4, r3
 800cee8:	9408      	str	r4, [sp, #32]
 800ceea:	9e00      	ldr	r6, [sp, #0]
 800ceec:	2400      	movs	r4, #0
 800ceee:	441a      	add	r2, r3
 800cef0:	9b03      	ldr	r3, [sp, #12]
 800cef2:	920d      	str	r2, [sp, #52]	@ 0x34
 800cef4:	e721      	b.n	800cd3a <_dtoa_r+0x71a>
 800cef6:	9c08      	ldr	r4, [sp, #32]
 800cef8:	9e00      	ldr	r6, [sp, #0]
 800cefa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cefc:	e728      	b.n	800cd50 <_dtoa_r+0x730>
 800cefe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cf02:	e751      	b.n	800cda8 <_dtoa_r+0x788>
 800cf04:	9a08      	ldr	r2, [sp, #32]
 800cf06:	9902      	ldr	r1, [sp, #8]
 800cf08:	e750      	b.n	800cdac <_dtoa_r+0x78c>
 800cf0a:	f8cd 8008 	str.w	r8, [sp, #8]
 800cf0e:	e751      	b.n	800cdb4 <_dtoa_r+0x794>
 800cf10:	2300      	movs	r3, #0
 800cf12:	e779      	b.n	800ce08 <_dtoa_r+0x7e8>
 800cf14:	9b04      	ldr	r3, [sp, #16]
 800cf16:	e777      	b.n	800ce08 <_dtoa_r+0x7e8>
 800cf18:	2300      	movs	r3, #0
 800cf1a:	9308      	str	r3, [sp, #32]
 800cf1c:	e779      	b.n	800ce12 <_dtoa_r+0x7f2>
 800cf1e:	d093      	beq.n	800ce48 <_dtoa_r+0x828>
 800cf20:	331c      	adds	r3, #28
 800cf22:	9a00      	ldr	r2, [sp, #0]
 800cf24:	441a      	add	r2, r3
 800cf26:	441e      	add	r6, r3
 800cf28:	9200      	str	r2, [sp, #0]
 800cf2a:	9a06      	ldr	r2, [sp, #24]
 800cf2c:	441a      	add	r2, r3
 800cf2e:	9206      	str	r2, [sp, #24]
 800cf30:	e78a      	b.n	800ce48 <_dtoa_r+0x828>
 800cf32:	4603      	mov	r3, r0
 800cf34:	e7f4      	b.n	800cf20 <_dtoa_r+0x900>
 800cf36:	9b03      	ldr	r3, [sp, #12]
 800cf38:	46b8      	mov	r8, r7
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	dc20      	bgt.n	800cf80 <_dtoa_r+0x960>
 800cf3e:	469b      	mov	fp, r3
 800cf40:	9b07      	ldr	r3, [sp, #28]
 800cf42:	2b02      	cmp	r3, #2
 800cf44:	dd1e      	ble.n	800cf84 <_dtoa_r+0x964>
 800cf46:	f1bb 0f00 	cmp.w	fp, #0
 800cf4a:	f47f adb1 	bne.w	800cab0 <_dtoa_r+0x490>
 800cf4e:	4621      	mov	r1, r4
 800cf50:	465b      	mov	r3, fp
 800cf52:	2205      	movs	r2, #5
 800cf54:	4648      	mov	r0, r9
 800cf56:	f000 f9e1 	bl	800d31c <__multadd>
 800cf5a:	4601      	mov	r1, r0
 800cf5c:	4604      	mov	r4, r0
 800cf5e:	9802      	ldr	r0, [sp, #8]
 800cf60:	f000 fbf0 	bl	800d744 <__mcmp>
 800cf64:	2800      	cmp	r0, #0
 800cf66:	f77f ada3 	ble.w	800cab0 <_dtoa_r+0x490>
 800cf6a:	4656      	mov	r6, sl
 800cf6c:	2331      	movs	r3, #49	@ 0x31
 800cf6e:	f108 0801 	add.w	r8, r8, #1
 800cf72:	f806 3b01 	strb.w	r3, [r6], #1
 800cf76:	e59f      	b.n	800cab8 <_dtoa_r+0x498>
 800cf78:	46b8      	mov	r8, r7
 800cf7a:	9c03      	ldr	r4, [sp, #12]
 800cf7c:	4625      	mov	r5, r4
 800cf7e:	e7f4      	b.n	800cf6a <_dtoa_r+0x94a>
 800cf80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cf84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	f000 8102 	beq.w	800d190 <_dtoa_r+0xb70>
 800cf8c:	2e00      	cmp	r6, #0
 800cf8e:	dd05      	ble.n	800cf9c <_dtoa_r+0x97c>
 800cf90:	4629      	mov	r1, r5
 800cf92:	4632      	mov	r2, r6
 800cf94:	4648      	mov	r0, r9
 800cf96:	f000 fb69 	bl	800d66c <__lshift>
 800cf9a:	4605      	mov	r5, r0
 800cf9c:	9b08      	ldr	r3, [sp, #32]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d05c      	beq.n	800d05c <_dtoa_r+0xa3c>
 800cfa2:	6869      	ldr	r1, [r5, #4]
 800cfa4:	4648      	mov	r0, r9
 800cfa6:	f000 f957 	bl	800d258 <_Balloc>
 800cfaa:	4606      	mov	r6, r0
 800cfac:	b928      	cbnz	r0, 800cfba <_dtoa_r+0x99a>
 800cfae:	4b83      	ldr	r3, [pc, #524]	@ (800d1bc <_dtoa_r+0xb9c>)
 800cfb0:	4602      	mov	r2, r0
 800cfb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cfb6:	f7ff bb4a 	b.w	800c64e <_dtoa_r+0x2e>
 800cfba:	692a      	ldr	r2, [r5, #16]
 800cfbc:	f105 010c 	add.w	r1, r5, #12
 800cfc0:	300c      	adds	r0, #12
 800cfc2:	3202      	adds	r2, #2
 800cfc4:	0092      	lsls	r2, r2, #2
 800cfc6:	f7ff fa8e 	bl	800c4e6 <memcpy>
 800cfca:	2201      	movs	r2, #1
 800cfcc:	4631      	mov	r1, r6
 800cfce:	4648      	mov	r0, r9
 800cfd0:	f000 fb4c 	bl	800d66c <__lshift>
 800cfd4:	f10a 0301 	add.w	r3, sl, #1
 800cfd8:	462f      	mov	r7, r5
 800cfda:	4605      	mov	r5, r0
 800cfdc:	9300      	str	r3, [sp, #0]
 800cfde:	eb0a 030b 	add.w	r3, sl, fp
 800cfe2:	9308      	str	r3, [sp, #32]
 800cfe4:	9b04      	ldr	r3, [sp, #16]
 800cfe6:	f003 0301 	and.w	r3, r3, #1
 800cfea:	9306      	str	r3, [sp, #24]
 800cfec:	9b00      	ldr	r3, [sp, #0]
 800cfee:	4621      	mov	r1, r4
 800cff0:	9802      	ldr	r0, [sp, #8]
 800cff2:	f103 3bff 	add.w	fp, r3, #4294967295
 800cff6:	f7ff fa83 	bl	800c500 <quorem>
 800cffa:	4603      	mov	r3, r0
 800cffc:	4639      	mov	r1, r7
 800cffe:	9003      	str	r0, [sp, #12]
 800d000:	3330      	adds	r3, #48	@ 0x30
 800d002:	9802      	ldr	r0, [sp, #8]
 800d004:	9309      	str	r3, [sp, #36]	@ 0x24
 800d006:	f000 fb9d 	bl	800d744 <__mcmp>
 800d00a:	462a      	mov	r2, r5
 800d00c:	9004      	str	r0, [sp, #16]
 800d00e:	4621      	mov	r1, r4
 800d010:	4648      	mov	r0, r9
 800d012:	f000 fbb3 	bl	800d77c <__mdiff>
 800d016:	68c2      	ldr	r2, [r0, #12]
 800d018:	4606      	mov	r6, r0
 800d01a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d01c:	bb02      	cbnz	r2, 800d060 <_dtoa_r+0xa40>
 800d01e:	4601      	mov	r1, r0
 800d020:	9802      	ldr	r0, [sp, #8]
 800d022:	f000 fb8f 	bl	800d744 <__mcmp>
 800d026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d028:	4602      	mov	r2, r0
 800d02a:	4631      	mov	r1, r6
 800d02c:	4648      	mov	r0, r9
 800d02e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d030:	9309      	str	r3, [sp, #36]	@ 0x24
 800d032:	f000 f951 	bl	800d2d8 <_Bfree>
 800d036:	9b07      	ldr	r3, [sp, #28]
 800d038:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d03a:	9e00      	ldr	r6, [sp, #0]
 800d03c:	ea42 0103 	orr.w	r1, r2, r3
 800d040:	9b06      	ldr	r3, [sp, #24]
 800d042:	4319      	orrs	r1, r3
 800d044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d046:	d10d      	bne.n	800d064 <_dtoa_r+0xa44>
 800d048:	2b39      	cmp	r3, #57	@ 0x39
 800d04a:	d027      	beq.n	800d09c <_dtoa_r+0xa7c>
 800d04c:	9a04      	ldr	r2, [sp, #16]
 800d04e:	2a00      	cmp	r2, #0
 800d050:	dd01      	ble.n	800d056 <_dtoa_r+0xa36>
 800d052:	9b03      	ldr	r3, [sp, #12]
 800d054:	3331      	adds	r3, #49	@ 0x31
 800d056:	f88b 3000 	strb.w	r3, [fp]
 800d05a:	e52e      	b.n	800caba <_dtoa_r+0x49a>
 800d05c:	4628      	mov	r0, r5
 800d05e:	e7b9      	b.n	800cfd4 <_dtoa_r+0x9b4>
 800d060:	2201      	movs	r2, #1
 800d062:	e7e2      	b.n	800d02a <_dtoa_r+0xa0a>
 800d064:	9904      	ldr	r1, [sp, #16]
 800d066:	2900      	cmp	r1, #0
 800d068:	db04      	blt.n	800d074 <_dtoa_r+0xa54>
 800d06a:	9807      	ldr	r0, [sp, #28]
 800d06c:	4301      	orrs	r1, r0
 800d06e:	9806      	ldr	r0, [sp, #24]
 800d070:	4301      	orrs	r1, r0
 800d072:	d120      	bne.n	800d0b6 <_dtoa_r+0xa96>
 800d074:	2a00      	cmp	r2, #0
 800d076:	ddee      	ble.n	800d056 <_dtoa_r+0xa36>
 800d078:	2201      	movs	r2, #1
 800d07a:	9902      	ldr	r1, [sp, #8]
 800d07c:	4648      	mov	r0, r9
 800d07e:	9300      	str	r3, [sp, #0]
 800d080:	f000 faf4 	bl	800d66c <__lshift>
 800d084:	4621      	mov	r1, r4
 800d086:	9002      	str	r0, [sp, #8]
 800d088:	f000 fb5c 	bl	800d744 <__mcmp>
 800d08c:	2800      	cmp	r0, #0
 800d08e:	9b00      	ldr	r3, [sp, #0]
 800d090:	dc02      	bgt.n	800d098 <_dtoa_r+0xa78>
 800d092:	d1e0      	bne.n	800d056 <_dtoa_r+0xa36>
 800d094:	07da      	lsls	r2, r3, #31
 800d096:	d5de      	bpl.n	800d056 <_dtoa_r+0xa36>
 800d098:	2b39      	cmp	r3, #57	@ 0x39
 800d09a:	d1da      	bne.n	800d052 <_dtoa_r+0xa32>
 800d09c:	2339      	movs	r3, #57	@ 0x39
 800d09e:	f88b 3000 	strb.w	r3, [fp]
 800d0a2:	4633      	mov	r3, r6
 800d0a4:	461e      	mov	r6, r3
 800d0a6:	3b01      	subs	r3, #1
 800d0a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d0ac:	2a39      	cmp	r2, #57	@ 0x39
 800d0ae:	d04f      	beq.n	800d150 <_dtoa_r+0xb30>
 800d0b0:	3201      	adds	r2, #1
 800d0b2:	701a      	strb	r2, [r3, #0]
 800d0b4:	e501      	b.n	800caba <_dtoa_r+0x49a>
 800d0b6:	2a00      	cmp	r2, #0
 800d0b8:	dd03      	ble.n	800d0c2 <_dtoa_r+0xaa2>
 800d0ba:	2b39      	cmp	r3, #57	@ 0x39
 800d0bc:	d0ee      	beq.n	800d09c <_dtoa_r+0xa7c>
 800d0be:	3301      	adds	r3, #1
 800d0c0:	e7c9      	b.n	800d056 <_dtoa_r+0xa36>
 800d0c2:	9a00      	ldr	r2, [sp, #0]
 800d0c4:	9908      	ldr	r1, [sp, #32]
 800d0c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d0ca:	428a      	cmp	r2, r1
 800d0cc:	d029      	beq.n	800d122 <_dtoa_r+0xb02>
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	220a      	movs	r2, #10
 800d0d2:	9902      	ldr	r1, [sp, #8]
 800d0d4:	4648      	mov	r0, r9
 800d0d6:	f000 f921 	bl	800d31c <__multadd>
 800d0da:	42af      	cmp	r7, r5
 800d0dc:	9002      	str	r0, [sp, #8]
 800d0de:	f04f 0300 	mov.w	r3, #0
 800d0e2:	f04f 020a 	mov.w	r2, #10
 800d0e6:	4639      	mov	r1, r7
 800d0e8:	4648      	mov	r0, r9
 800d0ea:	d107      	bne.n	800d0fc <_dtoa_r+0xadc>
 800d0ec:	f000 f916 	bl	800d31c <__multadd>
 800d0f0:	4607      	mov	r7, r0
 800d0f2:	4605      	mov	r5, r0
 800d0f4:	9b00      	ldr	r3, [sp, #0]
 800d0f6:	3301      	adds	r3, #1
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	e777      	b.n	800cfec <_dtoa_r+0x9cc>
 800d0fc:	f000 f90e 	bl	800d31c <__multadd>
 800d100:	4629      	mov	r1, r5
 800d102:	4607      	mov	r7, r0
 800d104:	2300      	movs	r3, #0
 800d106:	220a      	movs	r2, #10
 800d108:	4648      	mov	r0, r9
 800d10a:	f000 f907 	bl	800d31c <__multadd>
 800d10e:	4605      	mov	r5, r0
 800d110:	e7f0      	b.n	800d0f4 <_dtoa_r+0xad4>
 800d112:	f1bb 0f00 	cmp.w	fp, #0
 800d116:	f04f 0700 	mov.w	r7, #0
 800d11a:	bfcc      	ite	gt
 800d11c:	465e      	movgt	r6, fp
 800d11e:	2601      	movle	r6, #1
 800d120:	4456      	add	r6, sl
 800d122:	2201      	movs	r2, #1
 800d124:	9902      	ldr	r1, [sp, #8]
 800d126:	4648      	mov	r0, r9
 800d128:	9300      	str	r3, [sp, #0]
 800d12a:	f000 fa9f 	bl	800d66c <__lshift>
 800d12e:	4621      	mov	r1, r4
 800d130:	9002      	str	r0, [sp, #8]
 800d132:	f000 fb07 	bl	800d744 <__mcmp>
 800d136:	2800      	cmp	r0, #0
 800d138:	dcb3      	bgt.n	800d0a2 <_dtoa_r+0xa82>
 800d13a:	d102      	bne.n	800d142 <_dtoa_r+0xb22>
 800d13c:	9b00      	ldr	r3, [sp, #0]
 800d13e:	07db      	lsls	r3, r3, #31
 800d140:	d4af      	bmi.n	800d0a2 <_dtoa_r+0xa82>
 800d142:	4633      	mov	r3, r6
 800d144:	461e      	mov	r6, r3
 800d146:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d14a:	2a30      	cmp	r2, #48	@ 0x30
 800d14c:	d0fa      	beq.n	800d144 <_dtoa_r+0xb24>
 800d14e:	e4b4      	b.n	800caba <_dtoa_r+0x49a>
 800d150:	459a      	cmp	sl, r3
 800d152:	d1a7      	bne.n	800d0a4 <_dtoa_r+0xa84>
 800d154:	2331      	movs	r3, #49	@ 0x31
 800d156:	f108 0801 	add.w	r8, r8, #1
 800d15a:	f88a 3000 	strb.w	r3, [sl]
 800d15e:	e4ac      	b.n	800caba <_dtoa_r+0x49a>
 800d160:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d162:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d1c0 <_dtoa_r+0xba0>
 800d166:	b11b      	cbz	r3, 800d170 <_dtoa_r+0xb50>
 800d168:	f10a 0308 	add.w	r3, sl, #8
 800d16c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d16e:	6013      	str	r3, [r2, #0]
 800d170:	4650      	mov	r0, sl
 800d172:	b017      	add	sp, #92	@ 0x5c
 800d174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d178:	9b07      	ldr	r3, [sp, #28]
 800d17a:	2b01      	cmp	r3, #1
 800d17c:	f77f ae2d 	ble.w	800cdda <_dtoa_r+0x7ba>
 800d180:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d182:	9308      	str	r3, [sp, #32]
 800d184:	2001      	movs	r0, #1
 800d186:	e64c      	b.n	800ce22 <_dtoa_r+0x802>
 800d188:	f1bb 0f00 	cmp.w	fp, #0
 800d18c:	f77f aed8 	ble.w	800cf40 <_dtoa_r+0x920>
 800d190:	4656      	mov	r6, sl
 800d192:	4621      	mov	r1, r4
 800d194:	9802      	ldr	r0, [sp, #8]
 800d196:	f7ff f9b3 	bl	800c500 <quorem>
 800d19a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d19e:	f806 3b01 	strb.w	r3, [r6], #1
 800d1a2:	eba6 020a 	sub.w	r2, r6, sl
 800d1a6:	4593      	cmp	fp, r2
 800d1a8:	ddb3      	ble.n	800d112 <_dtoa_r+0xaf2>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	220a      	movs	r2, #10
 800d1ae:	9902      	ldr	r1, [sp, #8]
 800d1b0:	4648      	mov	r0, r9
 800d1b2:	f000 f8b3 	bl	800d31c <__multadd>
 800d1b6:	9002      	str	r0, [sp, #8]
 800d1b8:	e7eb      	b.n	800d192 <_dtoa_r+0xb72>
 800d1ba:	bf00      	nop
 800d1bc:	0800e290 	.word	0x0800e290
 800d1c0:	0800e214 	.word	0x0800e214

0800d1c4 <_free_r>:
 800d1c4:	b538      	push	{r3, r4, r5, lr}
 800d1c6:	4605      	mov	r5, r0
 800d1c8:	2900      	cmp	r1, #0
 800d1ca:	d041      	beq.n	800d250 <_free_r+0x8c>
 800d1cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1d0:	1f0c      	subs	r4, r1, #4
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	bfb8      	it	lt
 800d1d6:	18e4      	addlt	r4, r4, r3
 800d1d8:	f7fe fb7e 	bl	800b8d8 <__malloc_lock>
 800d1dc:	4a1d      	ldr	r2, [pc, #116]	@ (800d254 <_free_r+0x90>)
 800d1de:	6813      	ldr	r3, [r2, #0]
 800d1e0:	b933      	cbnz	r3, 800d1f0 <_free_r+0x2c>
 800d1e2:	6063      	str	r3, [r4, #4]
 800d1e4:	6014      	str	r4, [r2, #0]
 800d1e6:	4628      	mov	r0, r5
 800d1e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1ec:	f7fe bb7a 	b.w	800b8e4 <__malloc_unlock>
 800d1f0:	42a3      	cmp	r3, r4
 800d1f2:	d908      	bls.n	800d206 <_free_r+0x42>
 800d1f4:	6820      	ldr	r0, [r4, #0]
 800d1f6:	1821      	adds	r1, r4, r0
 800d1f8:	428b      	cmp	r3, r1
 800d1fa:	bf01      	itttt	eq
 800d1fc:	6819      	ldreq	r1, [r3, #0]
 800d1fe:	685b      	ldreq	r3, [r3, #4]
 800d200:	1809      	addeq	r1, r1, r0
 800d202:	6021      	streq	r1, [r4, #0]
 800d204:	e7ed      	b.n	800d1e2 <_free_r+0x1e>
 800d206:	461a      	mov	r2, r3
 800d208:	685b      	ldr	r3, [r3, #4]
 800d20a:	b10b      	cbz	r3, 800d210 <_free_r+0x4c>
 800d20c:	42a3      	cmp	r3, r4
 800d20e:	d9fa      	bls.n	800d206 <_free_r+0x42>
 800d210:	6811      	ldr	r1, [r2, #0]
 800d212:	1850      	adds	r0, r2, r1
 800d214:	42a0      	cmp	r0, r4
 800d216:	d10b      	bne.n	800d230 <_free_r+0x6c>
 800d218:	6820      	ldr	r0, [r4, #0]
 800d21a:	4401      	add	r1, r0
 800d21c:	1850      	adds	r0, r2, r1
 800d21e:	6011      	str	r1, [r2, #0]
 800d220:	4283      	cmp	r3, r0
 800d222:	d1e0      	bne.n	800d1e6 <_free_r+0x22>
 800d224:	6818      	ldr	r0, [r3, #0]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	4408      	add	r0, r1
 800d22a:	6053      	str	r3, [r2, #4]
 800d22c:	6010      	str	r0, [r2, #0]
 800d22e:	e7da      	b.n	800d1e6 <_free_r+0x22>
 800d230:	d902      	bls.n	800d238 <_free_r+0x74>
 800d232:	230c      	movs	r3, #12
 800d234:	602b      	str	r3, [r5, #0]
 800d236:	e7d6      	b.n	800d1e6 <_free_r+0x22>
 800d238:	6820      	ldr	r0, [r4, #0]
 800d23a:	1821      	adds	r1, r4, r0
 800d23c:	428b      	cmp	r3, r1
 800d23e:	bf02      	ittt	eq
 800d240:	6819      	ldreq	r1, [r3, #0]
 800d242:	685b      	ldreq	r3, [r3, #4]
 800d244:	1809      	addeq	r1, r1, r0
 800d246:	6063      	str	r3, [r4, #4]
 800d248:	bf08      	it	eq
 800d24a:	6021      	streq	r1, [r4, #0]
 800d24c:	6054      	str	r4, [r2, #4]
 800d24e:	e7ca      	b.n	800d1e6 <_free_r+0x22>
 800d250:	bd38      	pop	{r3, r4, r5, pc}
 800d252:	bf00      	nop
 800d254:	200005b4 	.word	0x200005b4

0800d258 <_Balloc>:
 800d258:	b570      	push	{r4, r5, r6, lr}
 800d25a:	69c6      	ldr	r6, [r0, #28]
 800d25c:	4604      	mov	r4, r0
 800d25e:	460d      	mov	r5, r1
 800d260:	b976      	cbnz	r6, 800d280 <_Balloc+0x28>
 800d262:	2010      	movs	r0, #16
 800d264:	f7fe fa8e 	bl	800b784 <malloc>
 800d268:	4602      	mov	r2, r0
 800d26a:	61e0      	str	r0, [r4, #28]
 800d26c:	b920      	cbnz	r0, 800d278 <_Balloc+0x20>
 800d26e:	4b18      	ldr	r3, [pc, #96]	@ (800d2d0 <_Balloc+0x78>)
 800d270:	216b      	movs	r1, #107	@ 0x6b
 800d272:	4818      	ldr	r0, [pc, #96]	@ (800d2d4 <_Balloc+0x7c>)
 800d274:	f000 fc1e 	bl	800dab4 <__assert_func>
 800d278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d27c:	6006      	str	r6, [r0, #0]
 800d27e:	60c6      	str	r6, [r0, #12]
 800d280:	69e6      	ldr	r6, [r4, #28]
 800d282:	68f3      	ldr	r3, [r6, #12]
 800d284:	b183      	cbz	r3, 800d2a8 <_Balloc+0x50>
 800d286:	69e3      	ldr	r3, [r4, #28]
 800d288:	68db      	ldr	r3, [r3, #12]
 800d28a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d28e:	b9b8      	cbnz	r0, 800d2c0 <_Balloc+0x68>
 800d290:	2101      	movs	r1, #1
 800d292:	4620      	mov	r0, r4
 800d294:	fa01 f605 	lsl.w	r6, r1, r5
 800d298:	1d72      	adds	r2, r6, #5
 800d29a:	0092      	lsls	r2, r2, #2
 800d29c:	f000 fc28 	bl	800daf0 <_calloc_r>
 800d2a0:	b160      	cbz	r0, 800d2bc <_Balloc+0x64>
 800d2a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d2a6:	e00e      	b.n	800d2c6 <_Balloc+0x6e>
 800d2a8:	2221      	movs	r2, #33	@ 0x21
 800d2aa:	2104      	movs	r1, #4
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	f000 fc1f 	bl	800daf0 <_calloc_r>
 800d2b2:	69e3      	ldr	r3, [r4, #28]
 800d2b4:	60f0      	str	r0, [r6, #12]
 800d2b6:	68db      	ldr	r3, [r3, #12]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d1e4      	bne.n	800d286 <_Balloc+0x2e>
 800d2bc:	2000      	movs	r0, #0
 800d2be:	bd70      	pop	{r4, r5, r6, pc}
 800d2c0:	6802      	ldr	r2, [r0, #0]
 800d2c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d2cc:	e7f7      	b.n	800d2be <_Balloc+0x66>
 800d2ce:	bf00      	nop
 800d2d0:	0800e221 	.word	0x0800e221
 800d2d4:	0800e2a1 	.word	0x0800e2a1

0800d2d8 <_Bfree>:
 800d2d8:	b570      	push	{r4, r5, r6, lr}
 800d2da:	69c6      	ldr	r6, [r0, #28]
 800d2dc:	4605      	mov	r5, r0
 800d2de:	460c      	mov	r4, r1
 800d2e0:	b976      	cbnz	r6, 800d300 <_Bfree+0x28>
 800d2e2:	2010      	movs	r0, #16
 800d2e4:	f7fe fa4e 	bl	800b784 <malloc>
 800d2e8:	4602      	mov	r2, r0
 800d2ea:	61e8      	str	r0, [r5, #28]
 800d2ec:	b920      	cbnz	r0, 800d2f8 <_Bfree+0x20>
 800d2ee:	4b09      	ldr	r3, [pc, #36]	@ (800d314 <_Bfree+0x3c>)
 800d2f0:	218f      	movs	r1, #143	@ 0x8f
 800d2f2:	4809      	ldr	r0, [pc, #36]	@ (800d318 <_Bfree+0x40>)
 800d2f4:	f000 fbde 	bl	800dab4 <__assert_func>
 800d2f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2fc:	6006      	str	r6, [r0, #0]
 800d2fe:	60c6      	str	r6, [r0, #12]
 800d300:	b13c      	cbz	r4, 800d312 <_Bfree+0x3a>
 800d302:	69eb      	ldr	r3, [r5, #28]
 800d304:	6862      	ldr	r2, [r4, #4]
 800d306:	68db      	ldr	r3, [r3, #12]
 800d308:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d30c:	6021      	str	r1, [r4, #0]
 800d30e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d312:	bd70      	pop	{r4, r5, r6, pc}
 800d314:	0800e221 	.word	0x0800e221
 800d318:	0800e2a1 	.word	0x0800e2a1

0800d31c <__multadd>:
 800d31c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d320:	f101 0c14 	add.w	ip, r1, #20
 800d324:	4607      	mov	r7, r0
 800d326:	460c      	mov	r4, r1
 800d328:	461e      	mov	r6, r3
 800d32a:	690d      	ldr	r5, [r1, #16]
 800d32c:	2000      	movs	r0, #0
 800d32e:	f8dc 3000 	ldr.w	r3, [ip]
 800d332:	3001      	adds	r0, #1
 800d334:	b299      	uxth	r1, r3
 800d336:	4285      	cmp	r5, r0
 800d338:	fb02 6101 	mla	r1, r2, r1, r6
 800d33c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d340:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800d344:	b289      	uxth	r1, r1
 800d346:	fb02 3306 	mla	r3, r2, r6, r3
 800d34a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d34e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d352:	f84c 1b04 	str.w	r1, [ip], #4
 800d356:	dcea      	bgt.n	800d32e <__multadd+0x12>
 800d358:	b30e      	cbz	r6, 800d39e <__multadd+0x82>
 800d35a:	68a3      	ldr	r3, [r4, #8]
 800d35c:	42ab      	cmp	r3, r5
 800d35e:	dc19      	bgt.n	800d394 <__multadd+0x78>
 800d360:	6861      	ldr	r1, [r4, #4]
 800d362:	4638      	mov	r0, r7
 800d364:	3101      	adds	r1, #1
 800d366:	f7ff ff77 	bl	800d258 <_Balloc>
 800d36a:	4680      	mov	r8, r0
 800d36c:	b928      	cbnz	r0, 800d37a <__multadd+0x5e>
 800d36e:	4602      	mov	r2, r0
 800d370:	4b0c      	ldr	r3, [pc, #48]	@ (800d3a4 <__multadd+0x88>)
 800d372:	21ba      	movs	r1, #186	@ 0xba
 800d374:	480c      	ldr	r0, [pc, #48]	@ (800d3a8 <__multadd+0x8c>)
 800d376:	f000 fb9d 	bl	800dab4 <__assert_func>
 800d37a:	6922      	ldr	r2, [r4, #16]
 800d37c:	f104 010c 	add.w	r1, r4, #12
 800d380:	300c      	adds	r0, #12
 800d382:	3202      	adds	r2, #2
 800d384:	0092      	lsls	r2, r2, #2
 800d386:	f7ff f8ae 	bl	800c4e6 <memcpy>
 800d38a:	4621      	mov	r1, r4
 800d38c:	4644      	mov	r4, r8
 800d38e:	4638      	mov	r0, r7
 800d390:	f7ff ffa2 	bl	800d2d8 <_Bfree>
 800d394:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d398:	3501      	adds	r5, #1
 800d39a:	615e      	str	r6, [r3, #20]
 800d39c:	6125      	str	r5, [r4, #16]
 800d39e:	4620      	mov	r0, r4
 800d3a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3a4:	0800e290 	.word	0x0800e290
 800d3a8:	0800e2a1 	.word	0x0800e2a1

0800d3ac <__hi0bits>:
 800d3ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	bf36      	itet	cc
 800d3b4:	0403      	lslcc	r3, r0, #16
 800d3b6:	2000      	movcs	r0, #0
 800d3b8:	2010      	movcc	r0, #16
 800d3ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d3be:	bf3c      	itt	cc
 800d3c0:	021b      	lslcc	r3, r3, #8
 800d3c2:	3008      	addcc	r0, #8
 800d3c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3c8:	bf3c      	itt	cc
 800d3ca:	011b      	lslcc	r3, r3, #4
 800d3cc:	3004      	addcc	r0, #4
 800d3ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3d2:	bf3c      	itt	cc
 800d3d4:	009b      	lslcc	r3, r3, #2
 800d3d6:	3002      	addcc	r0, #2
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	db05      	blt.n	800d3e8 <__hi0bits+0x3c>
 800d3dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d3e0:	f100 0001 	add.w	r0, r0, #1
 800d3e4:	bf08      	it	eq
 800d3e6:	2020      	moveq	r0, #32
 800d3e8:	4770      	bx	lr

0800d3ea <__lo0bits>:
 800d3ea:	6803      	ldr	r3, [r0, #0]
 800d3ec:	4602      	mov	r2, r0
 800d3ee:	f013 0007 	ands.w	r0, r3, #7
 800d3f2:	d00b      	beq.n	800d40c <__lo0bits+0x22>
 800d3f4:	07d9      	lsls	r1, r3, #31
 800d3f6:	d421      	bmi.n	800d43c <__lo0bits+0x52>
 800d3f8:	0798      	lsls	r0, r3, #30
 800d3fa:	bf47      	ittee	mi
 800d3fc:	085b      	lsrmi	r3, r3, #1
 800d3fe:	2001      	movmi	r0, #1
 800d400:	089b      	lsrpl	r3, r3, #2
 800d402:	2002      	movpl	r0, #2
 800d404:	bf4c      	ite	mi
 800d406:	6013      	strmi	r3, [r2, #0]
 800d408:	6013      	strpl	r3, [r2, #0]
 800d40a:	4770      	bx	lr
 800d40c:	b299      	uxth	r1, r3
 800d40e:	b909      	cbnz	r1, 800d414 <__lo0bits+0x2a>
 800d410:	0c1b      	lsrs	r3, r3, #16
 800d412:	2010      	movs	r0, #16
 800d414:	b2d9      	uxtb	r1, r3
 800d416:	b909      	cbnz	r1, 800d41c <__lo0bits+0x32>
 800d418:	3008      	adds	r0, #8
 800d41a:	0a1b      	lsrs	r3, r3, #8
 800d41c:	0719      	lsls	r1, r3, #28
 800d41e:	bf04      	itt	eq
 800d420:	091b      	lsreq	r3, r3, #4
 800d422:	3004      	addeq	r0, #4
 800d424:	0799      	lsls	r1, r3, #30
 800d426:	bf04      	itt	eq
 800d428:	089b      	lsreq	r3, r3, #2
 800d42a:	3002      	addeq	r0, #2
 800d42c:	07d9      	lsls	r1, r3, #31
 800d42e:	d403      	bmi.n	800d438 <__lo0bits+0x4e>
 800d430:	085b      	lsrs	r3, r3, #1
 800d432:	f100 0001 	add.w	r0, r0, #1
 800d436:	d003      	beq.n	800d440 <__lo0bits+0x56>
 800d438:	6013      	str	r3, [r2, #0]
 800d43a:	4770      	bx	lr
 800d43c:	2000      	movs	r0, #0
 800d43e:	4770      	bx	lr
 800d440:	2020      	movs	r0, #32
 800d442:	4770      	bx	lr

0800d444 <__i2b>:
 800d444:	b510      	push	{r4, lr}
 800d446:	460c      	mov	r4, r1
 800d448:	2101      	movs	r1, #1
 800d44a:	f7ff ff05 	bl	800d258 <_Balloc>
 800d44e:	4602      	mov	r2, r0
 800d450:	b928      	cbnz	r0, 800d45e <__i2b+0x1a>
 800d452:	4b05      	ldr	r3, [pc, #20]	@ (800d468 <__i2b+0x24>)
 800d454:	f240 1145 	movw	r1, #325	@ 0x145
 800d458:	4804      	ldr	r0, [pc, #16]	@ (800d46c <__i2b+0x28>)
 800d45a:	f000 fb2b 	bl	800dab4 <__assert_func>
 800d45e:	2301      	movs	r3, #1
 800d460:	6144      	str	r4, [r0, #20]
 800d462:	6103      	str	r3, [r0, #16]
 800d464:	bd10      	pop	{r4, pc}
 800d466:	bf00      	nop
 800d468:	0800e290 	.word	0x0800e290
 800d46c:	0800e2a1 	.word	0x0800e2a1

0800d470 <__multiply>:
 800d470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d474:	4617      	mov	r7, r2
 800d476:	690a      	ldr	r2, [r1, #16]
 800d478:	4689      	mov	r9, r1
 800d47a:	b085      	sub	sp, #20
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	429a      	cmp	r2, r3
 800d480:	bfa2      	ittt	ge
 800d482:	463b      	movge	r3, r7
 800d484:	460f      	movge	r7, r1
 800d486:	4699      	movge	r9, r3
 800d488:	693d      	ldr	r5, [r7, #16]
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d490:	6879      	ldr	r1, [r7, #4]
 800d492:	eb05 060a 	add.w	r6, r5, sl
 800d496:	42b3      	cmp	r3, r6
 800d498:	bfb8      	it	lt
 800d49a:	3101      	addlt	r1, #1
 800d49c:	f7ff fedc 	bl	800d258 <_Balloc>
 800d4a0:	b930      	cbnz	r0, 800d4b0 <__multiply+0x40>
 800d4a2:	4602      	mov	r2, r0
 800d4a4:	4b42      	ldr	r3, [pc, #264]	@ (800d5b0 <__multiply+0x140>)
 800d4a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d4aa:	4842      	ldr	r0, [pc, #264]	@ (800d5b4 <__multiply+0x144>)
 800d4ac:	f000 fb02 	bl	800dab4 <__assert_func>
 800d4b0:	f100 0414 	add.w	r4, r0, #20
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d4ba:	4623      	mov	r3, r4
 800d4bc:	4573      	cmp	r3, lr
 800d4be:	d320      	bcc.n	800d502 <__multiply+0x92>
 800d4c0:	f107 0814 	add.w	r8, r7, #20
 800d4c4:	f109 0114 	add.w	r1, r9, #20
 800d4c8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d4cc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d4d0:	9302      	str	r3, [sp, #8]
 800d4d2:	1beb      	subs	r3, r5, r7
 800d4d4:	3715      	adds	r7, #21
 800d4d6:	3b15      	subs	r3, #21
 800d4d8:	f023 0303 	bic.w	r3, r3, #3
 800d4dc:	3304      	adds	r3, #4
 800d4de:	42bd      	cmp	r5, r7
 800d4e0:	bf38      	it	cc
 800d4e2:	2304      	movcc	r3, #4
 800d4e4:	9301      	str	r3, [sp, #4]
 800d4e6:	9b02      	ldr	r3, [sp, #8]
 800d4e8:	9103      	str	r1, [sp, #12]
 800d4ea:	428b      	cmp	r3, r1
 800d4ec:	d80c      	bhi.n	800d508 <__multiply+0x98>
 800d4ee:	2e00      	cmp	r6, #0
 800d4f0:	dd03      	ble.n	800d4fa <__multiply+0x8a>
 800d4f2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d057      	beq.n	800d5aa <__multiply+0x13a>
 800d4fa:	6106      	str	r6, [r0, #16]
 800d4fc:	b005      	add	sp, #20
 800d4fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d502:	f843 2b04 	str.w	r2, [r3], #4
 800d506:	e7d9      	b.n	800d4bc <__multiply+0x4c>
 800d508:	f8b1 a000 	ldrh.w	sl, [r1]
 800d50c:	f1ba 0f00 	cmp.w	sl, #0
 800d510:	d021      	beq.n	800d556 <__multiply+0xe6>
 800d512:	46c4      	mov	ip, r8
 800d514:	46a1      	mov	r9, r4
 800d516:	2700      	movs	r7, #0
 800d518:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d51c:	f8d9 3000 	ldr.w	r3, [r9]
 800d520:	fa1f fb82 	uxth.w	fp, r2
 800d524:	4565      	cmp	r5, ip
 800d526:	b29b      	uxth	r3, r3
 800d528:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d52c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d530:	443b      	add	r3, r7
 800d532:	f8d9 7000 	ldr.w	r7, [r9]
 800d536:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800d53a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d53e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d542:	b29b      	uxth	r3, r3
 800d544:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d548:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d54c:	f849 3b04 	str.w	r3, [r9], #4
 800d550:	d8e2      	bhi.n	800d518 <__multiply+0xa8>
 800d552:	9b01      	ldr	r3, [sp, #4]
 800d554:	50e7      	str	r7, [r4, r3]
 800d556:	9b03      	ldr	r3, [sp, #12]
 800d558:	3104      	adds	r1, #4
 800d55a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d55e:	f1b9 0f00 	cmp.w	r9, #0
 800d562:	d020      	beq.n	800d5a6 <__multiply+0x136>
 800d564:	6823      	ldr	r3, [r4, #0]
 800d566:	4647      	mov	r7, r8
 800d568:	46a4      	mov	ip, r4
 800d56a:	f04f 0a00 	mov.w	sl, #0
 800d56e:	f8b7 b000 	ldrh.w	fp, [r7]
 800d572:	b29b      	uxth	r3, r3
 800d574:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d578:	fb09 220b 	mla	r2, r9, fp, r2
 800d57c:	4452      	add	r2, sl
 800d57e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d582:	f84c 3b04 	str.w	r3, [ip], #4
 800d586:	f857 3b04 	ldr.w	r3, [r7], #4
 800d58a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d58e:	f8bc 3000 	ldrh.w	r3, [ip]
 800d592:	42bd      	cmp	r5, r7
 800d594:	fb09 330a 	mla	r3, r9, sl, r3
 800d598:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d59c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5a0:	d8e5      	bhi.n	800d56e <__multiply+0xfe>
 800d5a2:	9a01      	ldr	r2, [sp, #4]
 800d5a4:	50a3      	str	r3, [r4, r2]
 800d5a6:	3404      	adds	r4, #4
 800d5a8:	e79d      	b.n	800d4e6 <__multiply+0x76>
 800d5aa:	3e01      	subs	r6, #1
 800d5ac:	e79f      	b.n	800d4ee <__multiply+0x7e>
 800d5ae:	bf00      	nop
 800d5b0:	0800e290 	.word	0x0800e290
 800d5b4:	0800e2a1 	.word	0x0800e2a1

0800d5b8 <__pow5mult>:
 800d5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5bc:	4615      	mov	r5, r2
 800d5be:	f012 0203 	ands.w	r2, r2, #3
 800d5c2:	4607      	mov	r7, r0
 800d5c4:	460e      	mov	r6, r1
 800d5c6:	d007      	beq.n	800d5d8 <__pow5mult+0x20>
 800d5c8:	3a01      	subs	r2, #1
 800d5ca:	4c25      	ldr	r4, [pc, #148]	@ (800d660 <__pow5mult+0xa8>)
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d5d2:	f7ff fea3 	bl	800d31c <__multadd>
 800d5d6:	4606      	mov	r6, r0
 800d5d8:	10ad      	asrs	r5, r5, #2
 800d5da:	d03d      	beq.n	800d658 <__pow5mult+0xa0>
 800d5dc:	69fc      	ldr	r4, [r7, #28]
 800d5de:	b97c      	cbnz	r4, 800d600 <__pow5mult+0x48>
 800d5e0:	2010      	movs	r0, #16
 800d5e2:	f7fe f8cf 	bl	800b784 <malloc>
 800d5e6:	4602      	mov	r2, r0
 800d5e8:	61f8      	str	r0, [r7, #28]
 800d5ea:	b928      	cbnz	r0, 800d5f8 <__pow5mult+0x40>
 800d5ec:	4b1d      	ldr	r3, [pc, #116]	@ (800d664 <__pow5mult+0xac>)
 800d5ee:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d5f2:	481d      	ldr	r0, [pc, #116]	@ (800d668 <__pow5mult+0xb0>)
 800d5f4:	f000 fa5e 	bl	800dab4 <__assert_func>
 800d5f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5fc:	6004      	str	r4, [r0, #0]
 800d5fe:	60c4      	str	r4, [r0, #12]
 800d600:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d604:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d608:	b94c      	cbnz	r4, 800d61e <__pow5mult+0x66>
 800d60a:	f240 2171 	movw	r1, #625	@ 0x271
 800d60e:	4638      	mov	r0, r7
 800d610:	f7ff ff18 	bl	800d444 <__i2b>
 800d614:	2300      	movs	r3, #0
 800d616:	4604      	mov	r4, r0
 800d618:	f8c8 0008 	str.w	r0, [r8, #8]
 800d61c:	6003      	str	r3, [r0, #0]
 800d61e:	f04f 0900 	mov.w	r9, #0
 800d622:	07eb      	lsls	r3, r5, #31
 800d624:	d50a      	bpl.n	800d63c <__pow5mult+0x84>
 800d626:	4631      	mov	r1, r6
 800d628:	4622      	mov	r2, r4
 800d62a:	4638      	mov	r0, r7
 800d62c:	f7ff ff20 	bl	800d470 <__multiply>
 800d630:	4680      	mov	r8, r0
 800d632:	4631      	mov	r1, r6
 800d634:	4638      	mov	r0, r7
 800d636:	4646      	mov	r6, r8
 800d638:	f7ff fe4e 	bl	800d2d8 <_Bfree>
 800d63c:	106d      	asrs	r5, r5, #1
 800d63e:	d00b      	beq.n	800d658 <__pow5mult+0xa0>
 800d640:	6820      	ldr	r0, [r4, #0]
 800d642:	b938      	cbnz	r0, 800d654 <__pow5mult+0x9c>
 800d644:	4622      	mov	r2, r4
 800d646:	4621      	mov	r1, r4
 800d648:	4638      	mov	r0, r7
 800d64a:	f7ff ff11 	bl	800d470 <__multiply>
 800d64e:	6020      	str	r0, [r4, #0]
 800d650:	f8c0 9000 	str.w	r9, [r0]
 800d654:	4604      	mov	r4, r0
 800d656:	e7e4      	b.n	800d622 <__pow5mult+0x6a>
 800d658:	4630      	mov	r0, r6
 800d65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d65e:	bf00      	nop
 800d660:	0800e354 	.word	0x0800e354
 800d664:	0800e221 	.word	0x0800e221
 800d668:	0800e2a1 	.word	0x0800e2a1

0800d66c <__lshift>:
 800d66c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d670:	460c      	mov	r4, r1
 800d672:	4607      	mov	r7, r0
 800d674:	4691      	mov	r9, r2
 800d676:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d67a:	6923      	ldr	r3, [r4, #16]
 800d67c:	6849      	ldr	r1, [r1, #4]
 800d67e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d682:	68a3      	ldr	r3, [r4, #8]
 800d684:	f108 0601 	add.w	r6, r8, #1
 800d688:	42b3      	cmp	r3, r6
 800d68a:	db0b      	blt.n	800d6a4 <__lshift+0x38>
 800d68c:	4638      	mov	r0, r7
 800d68e:	f7ff fde3 	bl	800d258 <_Balloc>
 800d692:	4605      	mov	r5, r0
 800d694:	b948      	cbnz	r0, 800d6aa <__lshift+0x3e>
 800d696:	4602      	mov	r2, r0
 800d698:	4b28      	ldr	r3, [pc, #160]	@ (800d73c <__lshift+0xd0>)
 800d69a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d69e:	4828      	ldr	r0, [pc, #160]	@ (800d740 <__lshift+0xd4>)
 800d6a0:	f000 fa08 	bl	800dab4 <__assert_func>
 800d6a4:	3101      	adds	r1, #1
 800d6a6:	005b      	lsls	r3, r3, #1
 800d6a8:	e7ee      	b.n	800d688 <__lshift+0x1c>
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	f100 0114 	add.w	r1, r0, #20
 800d6b0:	f100 0210 	add.w	r2, r0, #16
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	4553      	cmp	r3, sl
 800d6b8:	db33      	blt.n	800d722 <__lshift+0xb6>
 800d6ba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d6be:	f104 0314 	add.w	r3, r4, #20
 800d6c2:	6920      	ldr	r0, [r4, #16]
 800d6c4:	f019 091f 	ands.w	r9, r9, #31
 800d6c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d6cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d6d0:	d02b      	beq.n	800d72a <__lshift+0xbe>
 800d6d2:	f1c9 0e20 	rsb	lr, r9, #32
 800d6d6:	468a      	mov	sl, r1
 800d6d8:	2200      	movs	r2, #0
 800d6da:	6818      	ldr	r0, [r3, #0]
 800d6dc:	fa00 f009 	lsl.w	r0, r0, r9
 800d6e0:	4310      	orrs	r0, r2
 800d6e2:	f84a 0b04 	str.w	r0, [sl], #4
 800d6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ea:	459c      	cmp	ip, r3
 800d6ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800d6f0:	d8f3      	bhi.n	800d6da <__lshift+0x6e>
 800d6f2:	ebac 0304 	sub.w	r3, ip, r4
 800d6f6:	f104 0015 	add.w	r0, r4, #21
 800d6fa:	3b15      	subs	r3, #21
 800d6fc:	f023 0303 	bic.w	r3, r3, #3
 800d700:	3304      	adds	r3, #4
 800d702:	4560      	cmp	r0, ip
 800d704:	bf88      	it	hi
 800d706:	2304      	movhi	r3, #4
 800d708:	50ca      	str	r2, [r1, r3]
 800d70a:	b10a      	cbz	r2, 800d710 <__lshift+0xa4>
 800d70c:	f108 0602 	add.w	r6, r8, #2
 800d710:	3e01      	subs	r6, #1
 800d712:	4638      	mov	r0, r7
 800d714:	4621      	mov	r1, r4
 800d716:	612e      	str	r6, [r5, #16]
 800d718:	f7ff fdde 	bl	800d2d8 <_Bfree>
 800d71c:	4628      	mov	r0, r5
 800d71e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d722:	3301      	adds	r3, #1
 800d724:	f842 0f04 	str.w	r0, [r2, #4]!
 800d728:	e7c5      	b.n	800d6b6 <__lshift+0x4a>
 800d72a:	3904      	subs	r1, #4
 800d72c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d730:	459c      	cmp	ip, r3
 800d732:	f841 2f04 	str.w	r2, [r1, #4]!
 800d736:	d8f9      	bhi.n	800d72c <__lshift+0xc0>
 800d738:	e7ea      	b.n	800d710 <__lshift+0xa4>
 800d73a:	bf00      	nop
 800d73c:	0800e290 	.word	0x0800e290
 800d740:	0800e2a1 	.word	0x0800e2a1

0800d744 <__mcmp>:
 800d744:	4603      	mov	r3, r0
 800d746:	690a      	ldr	r2, [r1, #16]
 800d748:	6900      	ldr	r0, [r0, #16]
 800d74a:	1a80      	subs	r0, r0, r2
 800d74c:	b530      	push	{r4, r5, lr}
 800d74e:	d10e      	bne.n	800d76e <__mcmp+0x2a>
 800d750:	3314      	adds	r3, #20
 800d752:	3114      	adds	r1, #20
 800d754:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d758:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d75c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d760:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d764:	4295      	cmp	r5, r2
 800d766:	d003      	beq.n	800d770 <__mcmp+0x2c>
 800d768:	d205      	bcs.n	800d776 <__mcmp+0x32>
 800d76a:	f04f 30ff 	mov.w	r0, #4294967295
 800d76e:	bd30      	pop	{r4, r5, pc}
 800d770:	42a3      	cmp	r3, r4
 800d772:	d3f3      	bcc.n	800d75c <__mcmp+0x18>
 800d774:	e7fb      	b.n	800d76e <__mcmp+0x2a>
 800d776:	2001      	movs	r0, #1
 800d778:	e7f9      	b.n	800d76e <__mcmp+0x2a>
	...

0800d77c <__mdiff>:
 800d77c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d780:	4689      	mov	r9, r1
 800d782:	4606      	mov	r6, r0
 800d784:	4611      	mov	r1, r2
 800d786:	4614      	mov	r4, r2
 800d788:	4648      	mov	r0, r9
 800d78a:	f7ff ffdb 	bl	800d744 <__mcmp>
 800d78e:	1e05      	subs	r5, r0, #0
 800d790:	d112      	bne.n	800d7b8 <__mdiff+0x3c>
 800d792:	4629      	mov	r1, r5
 800d794:	4630      	mov	r0, r6
 800d796:	f7ff fd5f 	bl	800d258 <_Balloc>
 800d79a:	4602      	mov	r2, r0
 800d79c:	b928      	cbnz	r0, 800d7aa <__mdiff+0x2e>
 800d79e:	4b41      	ldr	r3, [pc, #260]	@ (800d8a4 <__mdiff+0x128>)
 800d7a0:	f240 2137 	movw	r1, #567	@ 0x237
 800d7a4:	4840      	ldr	r0, [pc, #256]	@ (800d8a8 <__mdiff+0x12c>)
 800d7a6:	f000 f985 	bl	800dab4 <__assert_func>
 800d7aa:	2301      	movs	r3, #1
 800d7ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d7b0:	4610      	mov	r0, r2
 800d7b2:	b003      	add	sp, #12
 800d7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7b8:	bfbc      	itt	lt
 800d7ba:	464b      	movlt	r3, r9
 800d7bc:	46a1      	movlt	r9, r4
 800d7be:	4630      	mov	r0, r6
 800d7c0:	bfb8      	it	lt
 800d7c2:	2501      	movlt	r5, #1
 800d7c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d7c8:	bfb4      	ite	lt
 800d7ca:	461c      	movlt	r4, r3
 800d7cc:	2500      	movge	r5, #0
 800d7ce:	f7ff fd43 	bl	800d258 <_Balloc>
 800d7d2:	4602      	mov	r2, r0
 800d7d4:	b918      	cbnz	r0, 800d7de <__mdiff+0x62>
 800d7d6:	4b33      	ldr	r3, [pc, #204]	@ (800d8a4 <__mdiff+0x128>)
 800d7d8:	f240 2145 	movw	r1, #581	@ 0x245
 800d7dc:	e7e2      	b.n	800d7a4 <__mdiff+0x28>
 800d7de:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d7e2:	f104 0e14 	add.w	lr, r4, #20
 800d7e6:	6926      	ldr	r6, [r4, #16]
 800d7e8:	f100 0b14 	add.w	fp, r0, #20
 800d7ec:	60c5      	str	r5, [r0, #12]
 800d7ee:	f109 0514 	add.w	r5, r9, #20
 800d7f2:	f109 0310 	add.w	r3, r9, #16
 800d7f6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d7fa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d7fe:	46d9      	mov	r9, fp
 800d800:	f04f 0c00 	mov.w	ip, #0
 800d804:	9301      	str	r3, [sp, #4]
 800d806:	9b01      	ldr	r3, [sp, #4]
 800d808:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d80c:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d810:	4576      	cmp	r6, lr
 800d812:	9301      	str	r3, [sp, #4]
 800d814:	fa1f f38a 	uxth.w	r3, sl
 800d818:	4619      	mov	r1, r3
 800d81a:	b283      	uxth	r3, r0
 800d81c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800d820:	eba1 0303 	sub.w	r3, r1, r3
 800d824:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d828:	4463      	add	r3, ip
 800d82a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d82e:	b29b      	uxth	r3, r3
 800d830:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d834:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d838:	f849 3b04 	str.w	r3, [r9], #4
 800d83c:	d8e3      	bhi.n	800d806 <__mdiff+0x8a>
 800d83e:	1b33      	subs	r3, r6, r4
 800d840:	3415      	adds	r4, #21
 800d842:	3b15      	subs	r3, #21
 800d844:	f023 0303 	bic.w	r3, r3, #3
 800d848:	3304      	adds	r3, #4
 800d84a:	42a6      	cmp	r6, r4
 800d84c:	bf38      	it	cc
 800d84e:	2304      	movcc	r3, #4
 800d850:	441d      	add	r5, r3
 800d852:	445b      	add	r3, fp
 800d854:	462c      	mov	r4, r5
 800d856:	461e      	mov	r6, r3
 800d858:	4544      	cmp	r4, r8
 800d85a:	d30e      	bcc.n	800d87a <__mdiff+0xfe>
 800d85c:	f108 0103 	add.w	r1, r8, #3
 800d860:	1b49      	subs	r1, r1, r5
 800d862:	3d03      	subs	r5, #3
 800d864:	f021 0103 	bic.w	r1, r1, #3
 800d868:	45a8      	cmp	r8, r5
 800d86a:	bf38      	it	cc
 800d86c:	2100      	movcc	r1, #0
 800d86e:	440b      	add	r3, r1
 800d870:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d874:	b199      	cbz	r1, 800d89e <__mdiff+0x122>
 800d876:	6117      	str	r7, [r2, #16]
 800d878:	e79a      	b.n	800d7b0 <__mdiff+0x34>
 800d87a:	f854 1b04 	ldr.w	r1, [r4], #4
 800d87e:	46e6      	mov	lr, ip
 800d880:	fa1f fc81 	uxth.w	ip, r1
 800d884:	0c08      	lsrs	r0, r1, #16
 800d886:	4471      	add	r1, lr
 800d888:	44f4      	add	ip, lr
 800d88a:	b289      	uxth	r1, r1
 800d88c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d890:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d894:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d898:	f846 1b04 	str.w	r1, [r6], #4
 800d89c:	e7dc      	b.n	800d858 <__mdiff+0xdc>
 800d89e:	3f01      	subs	r7, #1
 800d8a0:	e7e6      	b.n	800d870 <__mdiff+0xf4>
 800d8a2:	bf00      	nop
 800d8a4:	0800e290 	.word	0x0800e290
 800d8a8:	0800e2a1 	.word	0x0800e2a1

0800d8ac <__d2b>:
 800d8ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d8b0:	460f      	mov	r7, r1
 800d8b2:	2101      	movs	r1, #1
 800d8b4:	4616      	mov	r6, r2
 800d8b6:	ec59 8b10 	vmov	r8, r9, d0
 800d8ba:	f7ff fccd 	bl	800d258 <_Balloc>
 800d8be:	4604      	mov	r4, r0
 800d8c0:	b930      	cbnz	r0, 800d8d0 <__d2b+0x24>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	4b23      	ldr	r3, [pc, #140]	@ (800d954 <__d2b+0xa8>)
 800d8c6:	f240 310f 	movw	r1, #783	@ 0x30f
 800d8ca:	4823      	ldr	r0, [pc, #140]	@ (800d958 <__d2b+0xac>)
 800d8cc:	f000 f8f2 	bl	800dab4 <__assert_func>
 800d8d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d8d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d8d8:	b10d      	cbz	r5, 800d8de <__d2b+0x32>
 800d8da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d8de:	9301      	str	r3, [sp, #4]
 800d8e0:	f1b8 0300 	subs.w	r3, r8, #0
 800d8e4:	d023      	beq.n	800d92e <__d2b+0x82>
 800d8e6:	4668      	mov	r0, sp
 800d8e8:	9300      	str	r3, [sp, #0]
 800d8ea:	f7ff fd7e 	bl	800d3ea <__lo0bits>
 800d8ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d8f2:	b1d0      	cbz	r0, 800d92a <__d2b+0x7e>
 800d8f4:	f1c0 0320 	rsb	r3, r0, #32
 800d8f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d8fc:	40c2      	lsrs	r2, r0
 800d8fe:	430b      	orrs	r3, r1
 800d900:	9201      	str	r2, [sp, #4]
 800d902:	6163      	str	r3, [r4, #20]
 800d904:	9b01      	ldr	r3, [sp, #4]
 800d906:	2b00      	cmp	r3, #0
 800d908:	61a3      	str	r3, [r4, #24]
 800d90a:	bf0c      	ite	eq
 800d90c:	2201      	moveq	r2, #1
 800d90e:	2202      	movne	r2, #2
 800d910:	6122      	str	r2, [r4, #16]
 800d912:	b1a5      	cbz	r5, 800d93e <__d2b+0x92>
 800d914:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d918:	4405      	add	r5, r0
 800d91a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d91e:	603d      	str	r5, [r7, #0]
 800d920:	6030      	str	r0, [r6, #0]
 800d922:	4620      	mov	r0, r4
 800d924:	b003      	add	sp, #12
 800d926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d92a:	6161      	str	r1, [r4, #20]
 800d92c:	e7ea      	b.n	800d904 <__d2b+0x58>
 800d92e:	a801      	add	r0, sp, #4
 800d930:	f7ff fd5b 	bl	800d3ea <__lo0bits>
 800d934:	9b01      	ldr	r3, [sp, #4]
 800d936:	3020      	adds	r0, #32
 800d938:	2201      	movs	r2, #1
 800d93a:	6163      	str	r3, [r4, #20]
 800d93c:	e7e8      	b.n	800d910 <__d2b+0x64>
 800d93e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d942:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d946:	6038      	str	r0, [r7, #0]
 800d948:	6918      	ldr	r0, [r3, #16]
 800d94a:	f7ff fd2f 	bl	800d3ac <__hi0bits>
 800d94e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d952:	e7e5      	b.n	800d920 <__d2b+0x74>
 800d954:	0800e290 	.word	0x0800e290
 800d958:	0800e2a1 	.word	0x0800e2a1

0800d95c <__sflush_r>:
 800d95c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d964:	0716      	lsls	r6, r2, #28
 800d966:	4605      	mov	r5, r0
 800d968:	460c      	mov	r4, r1
 800d96a:	d454      	bmi.n	800da16 <__sflush_r+0xba>
 800d96c:	684b      	ldr	r3, [r1, #4]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	dc02      	bgt.n	800d978 <__sflush_r+0x1c>
 800d972:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d974:	2b00      	cmp	r3, #0
 800d976:	dd48      	ble.n	800da0a <__sflush_r+0xae>
 800d978:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d97a:	2e00      	cmp	r6, #0
 800d97c:	d045      	beq.n	800da0a <__sflush_r+0xae>
 800d97e:	2300      	movs	r3, #0
 800d980:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d984:	682f      	ldr	r7, [r5, #0]
 800d986:	6a21      	ldr	r1, [r4, #32]
 800d988:	602b      	str	r3, [r5, #0]
 800d98a:	d030      	beq.n	800d9ee <__sflush_r+0x92>
 800d98c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d98e:	89a3      	ldrh	r3, [r4, #12]
 800d990:	0759      	lsls	r1, r3, #29
 800d992:	d505      	bpl.n	800d9a0 <__sflush_r+0x44>
 800d994:	6863      	ldr	r3, [r4, #4]
 800d996:	1ad2      	subs	r2, r2, r3
 800d998:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d99a:	b10b      	cbz	r3, 800d9a0 <__sflush_r+0x44>
 800d99c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d99e:	1ad2      	subs	r2, r2, r3
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d9a4:	6a21      	ldr	r1, [r4, #32]
 800d9a6:	4628      	mov	r0, r5
 800d9a8:	47b0      	blx	r6
 800d9aa:	1c43      	adds	r3, r0, #1
 800d9ac:	89a3      	ldrh	r3, [r4, #12]
 800d9ae:	d106      	bne.n	800d9be <__sflush_r+0x62>
 800d9b0:	6829      	ldr	r1, [r5, #0]
 800d9b2:	291d      	cmp	r1, #29
 800d9b4:	d82b      	bhi.n	800da0e <__sflush_r+0xb2>
 800d9b6:	4a2a      	ldr	r2, [pc, #168]	@ (800da60 <__sflush_r+0x104>)
 800d9b8:	40ca      	lsrs	r2, r1
 800d9ba:	07d6      	lsls	r6, r2, #31
 800d9bc:	d527      	bpl.n	800da0e <__sflush_r+0xb2>
 800d9be:	2200      	movs	r2, #0
 800d9c0:	04d9      	lsls	r1, r3, #19
 800d9c2:	6062      	str	r2, [r4, #4]
 800d9c4:	6922      	ldr	r2, [r4, #16]
 800d9c6:	6022      	str	r2, [r4, #0]
 800d9c8:	d504      	bpl.n	800d9d4 <__sflush_r+0x78>
 800d9ca:	1c42      	adds	r2, r0, #1
 800d9cc:	d101      	bne.n	800d9d2 <__sflush_r+0x76>
 800d9ce:	682b      	ldr	r3, [r5, #0]
 800d9d0:	b903      	cbnz	r3, 800d9d4 <__sflush_r+0x78>
 800d9d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d9d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9d6:	602f      	str	r7, [r5, #0]
 800d9d8:	b1b9      	cbz	r1, 800da0a <__sflush_r+0xae>
 800d9da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9de:	4299      	cmp	r1, r3
 800d9e0:	d002      	beq.n	800d9e8 <__sflush_r+0x8c>
 800d9e2:	4628      	mov	r0, r5
 800d9e4:	f7ff fbee 	bl	800d1c4 <_free_r>
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9ec:	e00d      	b.n	800da0a <__sflush_r+0xae>
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	4628      	mov	r0, r5
 800d9f2:	47b0      	blx	r6
 800d9f4:	4602      	mov	r2, r0
 800d9f6:	1c50      	adds	r0, r2, #1
 800d9f8:	d1c9      	bne.n	800d98e <__sflush_r+0x32>
 800d9fa:	682b      	ldr	r3, [r5, #0]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d0c6      	beq.n	800d98e <__sflush_r+0x32>
 800da00:	2b1d      	cmp	r3, #29
 800da02:	d001      	beq.n	800da08 <__sflush_r+0xac>
 800da04:	2b16      	cmp	r3, #22
 800da06:	d11d      	bne.n	800da44 <__sflush_r+0xe8>
 800da08:	602f      	str	r7, [r5, #0]
 800da0a:	2000      	movs	r0, #0
 800da0c:	e021      	b.n	800da52 <__sflush_r+0xf6>
 800da0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da12:	b21b      	sxth	r3, r3
 800da14:	e01a      	b.n	800da4c <__sflush_r+0xf0>
 800da16:	690f      	ldr	r7, [r1, #16]
 800da18:	2f00      	cmp	r7, #0
 800da1a:	d0f6      	beq.n	800da0a <__sflush_r+0xae>
 800da1c:	0793      	lsls	r3, r2, #30
 800da1e:	680e      	ldr	r6, [r1, #0]
 800da20:	600f      	str	r7, [r1, #0]
 800da22:	bf0c      	ite	eq
 800da24:	694b      	ldreq	r3, [r1, #20]
 800da26:	2300      	movne	r3, #0
 800da28:	eba6 0807 	sub.w	r8, r6, r7
 800da2c:	608b      	str	r3, [r1, #8]
 800da2e:	f1b8 0f00 	cmp.w	r8, #0
 800da32:	ddea      	ble.n	800da0a <__sflush_r+0xae>
 800da34:	4643      	mov	r3, r8
 800da36:	463a      	mov	r2, r7
 800da38:	6a21      	ldr	r1, [r4, #32]
 800da3a:	4628      	mov	r0, r5
 800da3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800da3e:	47b0      	blx	r6
 800da40:	2800      	cmp	r0, #0
 800da42:	dc08      	bgt.n	800da56 <__sflush_r+0xfa>
 800da44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da4c:	f04f 30ff 	mov.w	r0, #4294967295
 800da50:	81a3      	strh	r3, [r4, #12]
 800da52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da56:	4407      	add	r7, r0
 800da58:	eba8 0800 	sub.w	r8, r8, r0
 800da5c:	e7e7      	b.n	800da2e <__sflush_r+0xd2>
 800da5e:	bf00      	nop
 800da60:	20400001 	.word	0x20400001

0800da64 <_fflush_r>:
 800da64:	b538      	push	{r3, r4, r5, lr}
 800da66:	690b      	ldr	r3, [r1, #16]
 800da68:	4605      	mov	r5, r0
 800da6a:	460c      	mov	r4, r1
 800da6c:	b913      	cbnz	r3, 800da74 <_fflush_r+0x10>
 800da6e:	2500      	movs	r5, #0
 800da70:	4628      	mov	r0, r5
 800da72:	bd38      	pop	{r3, r4, r5, pc}
 800da74:	b118      	cbz	r0, 800da7e <_fflush_r+0x1a>
 800da76:	6a03      	ldr	r3, [r0, #32]
 800da78:	b90b      	cbnz	r3, 800da7e <_fflush_r+0x1a>
 800da7a:	f7fe fc1d 	bl	800c2b8 <__sinit>
 800da7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d0f3      	beq.n	800da6e <_fflush_r+0xa>
 800da86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da88:	07d0      	lsls	r0, r2, #31
 800da8a:	d404      	bmi.n	800da96 <_fflush_r+0x32>
 800da8c:	0599      	lsls	r1, r3, #22
 800da8e:	d402      	bmi.n	800da96 <_fflush_r+0x32>
 800da90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da92:	f7fe fd18 	bl	800c4c6 <__retarget_lock_acquire_recursive>
 800da96:	4628      	mov	r0, r5
 800da98:	4621      	mov	r1, r4
 800da9a:	f7ff ff5f 	bl	800d95c <__sflush_r>
 800da9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800daa0:	4605      	mov	r5, r0
 800daa2:	07da      	lsls	r2, r3, #31
 800daa4:	d4e4      	bmi.n	800da70 <_fflush_r+0xc>
 800daa6:	89a3      	ldrh	r3, [r4, #12]
 800daa8:	059b      	lsls	r3, r3, #22
 800daaa:	d4e1      	bmi.n	800da70 <_fflush_r+0xc>
 800daac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daae:	f7fe fd0b 	bl	800c4c8 <__retarget_lock_release_recursive>
 800dab2:	e7dd      	b.n	800da70 <_fflush_r+0xc>

0800dab4 <__assert_func>:
 800dab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dab6:	4614      	mov	r4, r2
 800dab8:	461a      	mov	r2, r3
 800daba:	4b09      	ldr	r3, [pc, #36]	@ (800dae0 <__assert_func+0x2c>)
 800dabc:	4605      	mov	r5, r0
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	68d8      	ldr	r0, [r3, #12]
 800dac2:	b14c      	cbz	r4, 800dad8 <__assert_func+0x24>
 800dac4:	4b07      	ldr	r3, [pc, #28]	@ (800dae4 <__assert_func+0x30>)
 800dac6:	9100      	str	r1, [sp, #0]
 800dac8:	4907      	ldr	r1, [pc, #28]	@ (800dae8 <__assert_func+0x34>)
 800daca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dace:	462b      	mov	r3, r5
 800dad0:	f000 f842 	bl	800db58 <fiprintf>
 800dad4:	f000 f852 	bl	800db7c <abort>
 800dad8:	4b04      	ldr	r3, [pc, #16]	@ (800daec <__assert_func+0x38>)
 800dada:	461c      	mov	r4, r3
 800dadc:	e7f3      	b.n	800dac6 <__assert_func+0x12>
 800dade:	bf00      	nop
 800dae0:	2000001c 	.word	0x2000001c
 800dae4:	0800e304 	.word	0x0800e304
 800dae8:	0800e311 	.word	0x0800e311
 800daec:	0800e33f 	.word	0x0800e33f

0800daf0 <_calloc_r>:
 800daf0:	b570      	push	{r4, r5, r6, lr}
 800daf2:	fba1 5402 	umull	r5, r4, r1, r2
 800daf6:	b934      	cbnz	r4, 800db06 <_calloc_r+0x16>
 800daf8:	4629      	mov	r1, r5
 800dafa:	f7fd fe6d 	bl	800b7d8 <_malloc_r>
 800dafe:	4606      	mov	r6, r0
 800db00:	b928      	cbnz	r0, 800db0e <_calloc_r+0x1e>
 800db02:	4630      	mov	r0, r6
 800db04:	bd70      	pop	{r4, r5, r6, pc}
 800db06:	220c      	movs	r2, #12
 800db08:	2600      	movs	r6, #0
 800db0a:	6002      	str	r2, [r0, #0]
 800db0c:	e7f9      	b.n	800db02 <_calloc_r+0x12>
 800db0e:	462a      	mov	r2, r5
 800db10:	4621      	mov	r1, r4
 800db12:	f7fe fc4a 	bl	800c3aa <memset>
 800db16:	e7f4      	b.n	800db02 <_calloc_r+0x12>

0800db18 <__ascii_mbtowc>:
 800db18:	b082      	sub	sp, #8
 800db1a:	b901      	cbnz	r1, 800db1e <__ascii_mbtowc+0x6>
 800db1c:	a901      	add	r1, sp, #4
 800db1e:	b142      	cbz	r2, 800db32 <__ascii_mbtowc+0x1a>
 800db20:	b14b      	cbz	r3, 800db36 <__ascii_mbtowc+0x1e>
 800db22:	7813      	ldrb	r3, [r2, #0]
 800db24:	600b      	str	r3, [r1, #0]
 800db26:	7812      	ldrb	r2, [r2, #0]
 800db28:	1e10      	subs	r0, r2, #0
 800db2a:	bf18      	it	ne
 800db2c:	2001      	movne	r0, #1
 800db2e:	b002      	add	sp, #8
 800db30:	4770      	bx	lr
 800db32:	4610      	mov	r0, r2
 800db34:	e7fb      	b.n	800db2e <__ascii_mbtowc+0x16>
 800db36:	f06f 0001 	mvn.w	r0, #1
 800db3a:	e7f8      	b.n	800db2e <__ascii_mbtowc+0x16>

0800db3c <__ascii_wctomb>:
 800db3c:	4603      	mov	r3, r0
 800db3e:	4608      	mov	r0, r1
 800db40:	b141      	cbz	r1, 800db54 <__ascii_wctomb+0x18>
 800db42:	2aff      	cmp	r2, #255	@ 0xff
 800db44:	d904      	bls.n	800db50 <__ascii_wctomb+0x14>
 800db46:	228a      	movs	r2, #138	@ 0x8a
 800db48:	f04f 30ff 	mov.w	r0, #4294967295
 800db4c:	601a      	str	r2, [r3, #0]
 800db4e:	4770      	bx	lr
 800db50:	2001      	movs	r0, #1
 800db52:	700a      	strb	r2, [r1, #0]
 800db54:	4770      	bx	lr
	...

0800db58 <fiprintf>:
 800db58:	b40e      	push	{r1, r2, r3}
 800db5a:	b503      	push	{r0, r1, lr}
 800db5c:	ab03      	add	r3, sp, #12
 800db5e:	4601      	mov	r1, r0
 800db60:	4805      	ldr	r0, [pc, #20]	@ (800db78 <fiprintf+0x20>)
 800db62:	f853 2b04 	ldr.w	r2, [r3], #4
 800db66:	6800      	ldr	r0, [r0, #0]
 800db68:	9301      	str	r3, [sp, #4]
 800db6a:	f000 f837 	bl	800dbdc <_vfiprintf_r>
 800db6e:	b002      	add	sp, #8
 800db70:	f85d eb04 	ldr.w	lr, [sp], #4
 800db74:	b003      	add	sp, #12
 800db76:	4770      	bx	lr
 800db78:	2000001c 	.word	0x2000001c

0800db7c <abort>:
 800db7c:	2006      	movs	r0, #6
 800db7e:	b508      	push	{r3, lr}
 800db80:	f000 fa00 	bl	800df84 <raise>
 800db84:	2001      	movs	r0, #1
 800db86:	f7f4 fce0 	bl	800254a <_exit>

0800db8a <__sfputc_r>:
 800db8a:	6893      	ldr	r3, [r2, #8]
 800db8c:	3b01      	subs	r3, #1
 800db8e:	2b00      	cmp	r3, #0
 800db90:	b410      	push	{r4}
 800db92:	6093      	str	r3, [r2, #8]
 800db94:	da08      	bge.n	800dba8 <__sfputc_r+0x1e>
 800db96:	6994      	ldr	r4, [r2, #24]
 800db98:	42a3      	cmp	r3, r4
 800db9a:	db01      	blt.n	800dba0 <__sfputc_r+0x16>
 800db9c:	290a      	cmp	r1, #10
 800db9e:	d103      	bne.n	800dba8 <__sfputc_r+0x1e>
 800dba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dba4:	f000 b932 	b.w	800de0c <__swbuf_r>
 800dba8:	6813      	ldr	r3, [r2, #0]
 800dbaa:	1c58      	adds	r0, r3, #1
 800dbac:	6010      	str	r0, [r2, #0]
 800dbae:	4608      	mov	r0, r1
 800dbb0:	7019      	strb	r1, [r3, #0]
 800dbb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbb6:	4770      	bx	lr

0800dbb8 <__sfputs_r>:
 800dbb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbba:	4606      	mov	r6, r0
 800dbbc:	460f      	mov	r7, r1
 800dbbe:	4614      	mov	r4, r2
 800dbc0:	18d5      	adds	r5, r2, r3
 800dbc2:	42ac      	cmp	r4, r5
 800dbc4:	d101      	bne.n	800dbca <__sfputs_r+0x12>
 800dbc6:	2000      	movs	r0, #0
 800dbc8:	e007      	b.n	800dbda <__sfputs_r+0x22>
 800dbca:	463a      	mov	r2, r7
 800dbcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbd0:	4630      	mov	r0, r6
 800dbd2:	f7ff ffda 	bl	800db8a <__sfputc_r>
 800dbd6:	1c43      	adds	r3, r0, #1
 800dbd8:	d1f3      	bne.n	800dbc2 <__sfputs_r+0xa>
 800dbda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dbdc <_vfiprintf_r>:
 800dbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbe0:	460d      	mov	r5, r1
 800dbe2:	b09d      	sub	sp, #116	@ 0x74
 800dbe4:	4614      	mov	r4, r2
 800dbe6:	4698      	mov	r8, r3
 800dbe8:	4606      	mov	r6, r0
 800dbea:	b118      	cbz	r0, 800dbf4 <_vfiprintf_r+0x18>
 800dbec:	6a03      	ldr	r3, [r0, #32]
 800dbee:	b90b      	cbnz	r3, 800dbf4 <_vfiprintf_r+0x18>
 800dbf0:	f7fe fb62 	bl	800c2b8 <__sinit>
 800dbf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbf6:	07d9      	lsls	r1, r3, #31
 800dbf8:	d405      	bmi.n	800dc06 <_vfiprintf_r+0x2a>
 800dbfa:	89ab      	ldrh	r3, [r5, #12]
 800dbfc:	059a      	lsls	r2, r3, #22
 800dbfe:	d402      	bmi.n	800dc06 <_vfiprintf_r+0x2a>
 800dc00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc02:	f7fe fc60 	bl	800c4c6 <__retarget_lock_acquire_recursive>
 800dc06:	89ab      	ldrh	r3, [r5, #12]
 800dc08:	071b      	lsls	r3, r3, #28
 800dc0a:	d501      	bpl.n	800dc10 <_vfiprintf_r+0x34>
 800dc0c:	692b      	ldr	r3, [r5, #16]
 800dc0e:	b99b      	cbnz	r3, 800dc38 <_vfiprintf_r+0x5c>
 800dc10:	4629      	mov	r1, r5
 800dc12:	4630      	mov	r0, r6
 800dc14:	f000 f938 	bl	800de88 <__swsetup_r>
 800dc18:	b170      	cbz	r0, 800dc38 <_vfiprintf_r+0x5c>
 800dc1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc1c:	07dc      	lsls	r4, r3, #31
 800dc1e:	d504      	bpl.n	800dc2a <_vfiprintf_r+0x4e>
 800dc20:	f04f 30ff 	mov.w	r0, #4294967295
 800dc24:	b01d      	add	sp, #116	@ 0x74
 800dc26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc2a:	89ab      	ldrh	r3, [r5, #12]
 800dc2c:	0598      	lsls	r0, r3, #22
 800dc2e:	d4f7      	bmi.n	800dc20 <_vfiprintf_r+0x44>
 800dc30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc32:	f7fe fc49 	bl	800c4c8 <__retarget_lock_release_recursive>
 800dc36:	e7f3      	b.n	800dc20 <_vfiprintf_r+0x44>
 800dc38:	2300      	movs	r3, #0
 800dc3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc3e:	f04f 0901 	mov.w	r9, #1
 800dc42:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800ddf8 <_vfiprintf_r+0x21c>
 800dc46:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc48:	2320      	movs	r3, #32
 800dc4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc4e:	2330      	movs	r3, #48	@ 0x30
 800dc50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc54:	4623      	mov	r3, r4
 800dc56:	469a      	mov	sl, r3
 800dc58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc5c:	b10a      	cbz	r2, 800dc62 <_vfiprintf_r+0x86>
 800dc5e:	2a25      	cmp	r2, #37	@ 0x25
 800dc60:	d1f9      	bne.n	800dc56 <_vfiprintf_r+0x7a>
 800dc62:	ebba 0b04 	subs.w	fp, sl, r4
 800dc66:	d00b      	beq.n	800dc80 <_vfiprintf_r+0xa4>
 800dc68:	465b      	mov	r3, fp
 800dc6a:	4622      	mov	r2, r4
 800dc6c:	4629      	mov	r1, r5
 800dc6e:	4630      	mov	r0, r6
 800dc70:	f7ff ffa2 	bl	800dbb8 <__sfputs_r>
 800dc74:	3001      	adds	r0, #1
 800dc76:	f000 80a7 	beq.w	800ddc8 <_vfiprintf_r+0x1ec>
 800dc7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc7c:	445a      	add	r2, fp
 800dc7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc80:	f89a 3000 	ldrb.w	r3, [sl]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	f000 809f 	beq.w	800ddc8 <_vfiprintf_r+0x1ec>
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc90:	f10a 0a01 	add.w	sl, sl, #1
 800dc94:	9304      	str	r3, [sp, #16]
 800dc96:	9307      	str	r3, [sp, #28]
 800dc98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc9c:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dca2:	4654      	mov	r4, sl
 800dca4:	2205      	movs	r2, #5
 800dca6:	4854      	ldr	r0, [pc, #336]	@ (800ddf8 <_vfiprintf_r+0x21c>)
 800dca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcac:	f7fe fc0d 	bl	800c4ca <memchr>
 800dcb0:	9a04      	ldr	r2, [sp, #16]
 800dcb2:	b9d8      	cbnz	r0, 800dcec <_vfiprintf_r+0x110>
 800dcb4:	06d1      	lsls	r1, r2, #27
 800dcb6:	bf44      	itt	mi
 800dcb8:	2320      	movmi	r3, #32
 800dcba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcbe:	0713      	lsls	r3, r2, #28
 800dcc0:	bf44      	itt	mi
 800dcc2:	232b      	movmi	r3, #43	@ 0x2b
 800dcc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcc8:	f89a 3000 	ldrb.w	r3, [sl]
 800dccc:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcce:	d015      	beq.n	800dcfc <_vfiprintf_r+0x120>
 800dcd0:	9a07      	ldr	r2, [sp, #28]
 800dcd2:	4654      	mov	r4, sl
 800dcd4:	2000      	movs	r0, #0
 800dcd6:	f04f 0c0a 	mov.w	ip, #10
 800dcda:	4621      	mov	r1, r4
 800dcdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dce0:	3b30      	subs	r3, #48	@ 0x30
 800dce2:	2b09      	cmp	r3, #9
 800dce4:	d94b      	bls.n	800dd7e <_vfiprintf_r+0x1a2>
 800dce6:	b1b0      	cbz	r0, 800dd16 <_vfiprintf_r+0x13a>
 800dce8:	9207      	str	r2, [sp, #28]
 800dcea:	e014      	b.n	800dd16 <_vfiprintf_r+0x13a>
 800dcec:	eba0 0308 	sub.w	r3, r0, r8
 800dcf0:	46a2      	mov	sl, r4
 800dcf2:	fa09 f303 	lsl.w	r3, r9, r3
 800dcf6:	4313      	orrs	r3, r2
 800dcf8:	9304      	str	r3, [sp, #16]
 800dcfa:	e7d2      	b.n	800dca2 <_vfiprintf_r+0xc6>
 800dcfc:	9b03      	ldr	r3, [sp, #12]
 800dcfe:	1d19      	adds	r1, r3, #4
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	9103      	str	r1, [sp, #12]
 800dd06:	bfbb      	ittet	lt
 800dd08:	425b      	neglt	r3, r3
 800dd0a:	f042 0202 	orrlt.w	r2, r2, #2
 800dd0e:	9307      	strge	r3, [sp, #28]
 800dd10:	9307      	strlt	r3, [sp, #28]
 800dd12:	bfb8      	it	lt
 800dd14:	9204      	strlt	r2, [sp, #16]
 800dd16:	7823      	ldrb	r3, [r4, #0]
 800dd18:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd1a:	d10a      	bne.n	800dd32 <_vfiprintf_r+0x156>
 800dd1c:	7863      	ldrb	r3, [r4, #1]
 800dd1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd20:	d132      	bne.n	800dd88 <_vfiprintf_r+0x1ac>
 800dd22:	9b03      	ldr	r3, [sp, #12]
 800dd24:	3402      	adds	r4, #2
 800dd26:	1d1a      	adds	r2, r3, #4
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd2e:	9203      	str	r2, [sp, #12]
 800dd30:	9305      	str	r3, [sp, #20]
 800dd32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800de08 <_vfiprintf_r+0x22c>
 800dd36:	2203      	movs	r2, #3
 800dd38:	7821      	ldrb	r1, [r4, #0]
 800dd3a:	4650      	mov	r0, sl
 800dd3c:	f7fe fbc5 	bl	800c4ca <memchr>
 800dd40:	b138      	cbz	r0, 800dd52 <_vfiprintf_r+0x176>
 800dd42:	eba0 000a 	sub.w	r0, r0, sl
 800dd46:	2240      	movs	r2, #64	@ 0x40
 800dd48:	9b04      	ldr	r3, [sp, #16]
 800dd4a:	3401      	adds	r4, #1
 800dd4c:	4082      	lsls	r2, r0
 800dd4e:	4313      	orrs	r3, r2
 800dd50:	9304      	str	r3, [sp, #16]
 800dd52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd56:	2206      	movs	r2, #6
 800dd58:	4828      	ldr	r0, [pc, #160]	@ (800ddfc <_vfiprintf_r+0x220>)
 800dd5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd5e:	f7fe fbb4 	bl	800c4ca <memchr>
 800dd62:	2800      	cmp	r0, #0
 800dd64:	d03f      	beq.n	800dde6 <_vfiprintf_r+0x20a>
 800dd66:	4b26      	ldr	r3, [pc, #152]	@ (800de00 <_vfiprintf_r+0x224>)
 800dd68:	bb1b      	cbnz	r3, 800ddb2 <_vfiprintf_r+0x1d6>
 800dd6a:	9b03      	ldr	r3, [sp, #12]
 800dd6c:	3307      	adds	r3, #7
 800dd6e:	f023 0307 	bic.w	r3, r3, #7
 800dd72:	3308      	adds	r3, #8
 800dd74:	9303      	str	r3, [sp, #12]
 800dd76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd78:	443b      	add	r3, r7
 800dd7a:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd7c:	e76a      	b.n	800dc54 <_vfiprintf_r+0x78>
 800dd7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd82:	460c      	mov	r4, r1
 800dd84:	2001      	movs	r0, #1
 800dd86:	e7a8      	b.n	800dcda <_vfiprintf_r+0xfe>
 800dd88:	2300      	movs	r3, #0
 800dd8a:	3401      	adds	r4, #1
 800dd8c:	f04f 0c0a 	mov.w	ip, #10
 800dd90:	4619      	mov	r1, r3
 800dd92:	9305      	str	r3, [sp, #20]
 800dd94:	4620      	mov	r0, r4
 800dd96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd9a:	3a30      	subs	r2, #48	@ 0x30
 800dd9c:	2a09      	cmp	r2, #9
 800dd9e:	d903      	bls.n	800dda8 <_vfiprintf_r+0x1cc>
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d0c6      	beq.n	800dd32 <_vfiprintf_r+0x156>
 800dda4:	9105      	str	r1, [sp, #20]
 800dda6:	e7c4      	b.n	800dd32 <_vfiprintf_r+0x156>
 800dda8:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddac:	4604      	mov	r4, r0
 800ddae:	2301      	movs	r3, #1
 800ddb0:	e7f0      	b.n	800dd94 <_vfiprintf_r+0x1b8>
 800ddb2:	ab03      	add	r3, sp, #12
 800ddb4:	462a      	mov	r2, r5
 800ddb6:	a904      	add	r1, sp, #16
 800ddb8:	4630      	mov	r0, r6
 800ddba:	9300      	str	r3, [sp, #0]
 800ddbc:	4b11      	ldr	r3, [pc, #68]	@ (800de04 <_vfiprintf_r+0x228>)
 800ddbe:	f7fd fe35 	bl	800ba2c <_printf_float>
 800ddc2:	4607      	mov	r7, r0
 800ddc4:	1c78      	adds	r0, r7, #1
 800ddc6:	d1d6      	bne.n	800dd76 <_vfiprintf_r+0x19a>
 800ddc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddca:	07d9      	lsls	r1, r3, #31
 800ddcc:	d405      	bmi.n	800ddda <_vfiprintf_r+0x1fe>
 800ddce:	89ab      	ldrh	r3, [r5, #12]
 800ddd0:	059a      	lsls	r2, r3, #22
 800ddd2:	d402      	bmi.n	800ddda <_vfiprintf_r+0x1fe>
 800ddd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddd6:	f7fe fb77 	bl	800c4c8 <__retarget_lock_release_recursive>
 800ddda:	89ab      	ldrh	r3, [r5, #12]
 800dddc:	065b      	lsls	r3, r3, #25
 800ddde:	f53f af1f 	bmi.w	800dc20 <_vfiprintf_r+0x44>
 800dde2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dde4:	e71e      	b.n	800dc24 <_vfiprintf_r+0x48>
 800dde6:	ab03      	add	r3, sp, #12
 800dde8:	462a      	mov	r2, r5
 800ddea:	a904      	add	r1, sp, #16
 800ddec:	4630      	mov	r0, r6
 800ddee:	9300      	str	r3, [sp, #0]
 800ddf0:	4b04      	ldr	r3, [pc, #16]	@ (800de04 <_vfiprintf_r+0x228>)
 800ddf2:	f7fe f8b7 	bl	800bf64 <_printf_i>
 800ddf6:	e7e4      	b.n	800ddc2 <_vfiprintf_r+0x1e6>
 800ddf8:	0800e340 	.word	0x0800e340
 800ddfc:	0800e34a 	.word	0x0800e34a
 800de00:	0800ba2d 	.word	0x0800ba2d
 800de04:	0800dbb9 	.word	0x0800dbb9
 800de08:	0800e346 	.word	0x0800e346

0800de0c <__swbuf_r>:
 800de0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de0e:	460e      	mov	r6, r1
 800de10:	4614      	mov	r4, r2
 800de12:	4605      	mov	r5, r0
 800de14:	b118      	cbz	r0, 800de1e <__swbuf_r+0x12>
 800de16:	6a03      	ldr	r3, [r0, #32]
 800de18:	b90b      	cbnz	r3, 800de1e <__swbuf_r+0x12>
 800de1a:	f7fe fa4d 	bl	800c2b8 <__sinit>
 800de1e:	69a3      	ldr	r3, [r4, #24]
 800de20:	60a3      	str	r3, [r4, #8]
 800de22:	89a3      	ldrh	r3, [r4, #12]
 800de24:	071a      	lsls	r2, r3, #28
 800de26:	d501      	bpl.n	800de2c <__swbuf_r+0x20>
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	b943      	cbnz	r3, 800de3e <__swbuf_r+0x32>
 800de2c:	4621      	mov	r1, r4
 800de2e:	4628      	mov	r0, r5
 800de30:	f000 f82a 	bl	800de88 <__swsetup_r>
 800de34:	b118      	cbz	r0, 800de3e <__swbuf_r+0x32>
 800de36:	f04f 37ff 	mov.w	r7, #4294967295
 800de3a:	4638      	mov	r0, r7
 800de3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de3e:	6823      	ldr	r3, [r4, #0]
 800de40:	b2f6      	uxtb	r6, r6
 800de42:	6922      	ldr	r2, [r4, #16]
 800de44:	4637      	mov	r7, r6
 800de46:	1a98      	subs	r0, r3, r2
 800de48:	6963      	ldr	r3, [r4, #20]
 800de4a:	4283      	cmp	r3, r0
 800de4c:	dc05      	bgt.n	800de5a <__swbuf_r+0x4e>
 800de4e:	4621      	mov	r1, r4
 800de50:	4628      	mov	r0, r5
 800de52:	f7ff fe07 	bl	800da64 <_fflush_r>
 800de56:	2800      	cmp	r0, #0
 800de58:	d1ed      	bne.n	800de36 <__swbuf_r+0x2a>
 800de5a:	68a3      	ldr	r3, [r4, #8]
 800de5c:	3b01      	subs	r3, #1
 800de5e:	60a3      	str	r3, [r4, #8]
 800de60:	6823      	ldr	r3, [r4, #0]
 800de62:	1c5a      	adds	r2, r3, #1
 800de64:	6022      	str	r2, [r4, #0]
 800de66:	701e      	strb	r6, [r3, #0]
 800de68:	1c43      	adds	r3, r0, #1
 800de6a:	6962      	ldr	r2, [r4, #20]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d004      	beq.n	800de7a <__swbuf_r+0x6e>
 800de70:	89a3      	ldrh	r3, [r4, #12]
 800de72:	07db      	lsls	r3, r3, #31
 800de74:	d5e1      	bpl.n	800de3a <__swbuf_r+0x2e>
 800de76:	2e0a      	cmp	r6, #10
 800de78:	d1df      	bne.n	800de3a <__swbuf_r+0x2e>
 800de7a:	4621      	mov	r1, r4
 800de7c:	4628      	mov	r0, r5
 800de7e:	f7ff fdf1 	bl	800da64 <_fflush_r>
 800de82:	2800      	cmp	r0, #0
 800de84:	d0d9      	beq.n	800de3a <__swbuf_r+0x2e>
 800de86:	e7d6      	b.n	800de36 <__swbuf_r+0x2a>

0800de88 <__swsetup_r>:
 800de88:	b538      	push	{r3, r4, r5, lr}
 800de8a:	4b29      	ldr	r3, [pc, #164]	@ (800df30 <__swsetup_r+0xa8>)
 800de8c:	4605      	mov	r5, r0
 800de8e:	460c      	mov	r4, r1
 800de90:	6818      	ldr	r0, [r3, #0]
 800de92:	b118      	cbz	r0, 800de9c <__swsetup_r+0x14>
 800de94:	6a03      	ldr	r3, [r0, #32]
 800de96:	b90b      	cbnz	r3, 800de9c <__swsetup_r+0x14>
 800de98:	f7fe fa0e 	bl	800c2b8 <__sinit>
 800de9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dea0:	0719      	lsls	r1, r3, #28
 800dea2:	d422      	bmi.n	800deea <__swsetup_r+0x62>
 800dea4:	06da      	lsls	r2, r3, #27
 800dea6:	d407      	bmi.n	800deb8 <__swsetup_r+0x30>
 800dea8:	2209      	movs	r2, #9
 800deaa:	602a      	str	r2, [r5, #0]
 800deac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800deb0:	f04f 30ff 	mov.w	r0, #4294967295
 800deb4:	81a3      	strh	r3, [r4, #12]
 800deb6:	e033      	b.n	800df20 <__swsetup_r+0x98>
 800deb8:	0758      	lsls	r0, r3, #29
 800deba:	d512      	bpl.n	800dee2 <__swsetup_r+0x5a>
 800debc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800debe:	b141      	cbz	r1, 800ded2 <__swsetup_r+0x4a>
 800dec0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dec4:	4299      	cmp	r1, r3
 800dec6:	d002      	beq.n	800dece <__swsetup_r+0x46>
 800dec8:	4628      	mov	r0, r5
 800deca:	f7ff f97b 	bl	800d1c4 <_free_r>
 800dece:	2300      	movs	r3, #0
 800ded0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ded2:	89a3      	ldrh	r3, [r4, #12]
 800ded4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ded8:	81a3      	strh	r3, [r4, #12]
 800deda:	2300      	movs	r3, #0
 800dedc:	6063      	str	r3, [r4, #4]
 800dede:	6923      	ldr	r3, [r4, #16]
 800dee0:	6023      	str	r3, [r4, #0]
 800dee2:	89a3      	ldrh	r3, [r4, #12]
 800dee4:	f043 0308 	orr.w	r3, r3, #8
 800dee8:	81a3      	strh	r3, [r4, #12]
 800deea:	6923      	ldr	r3, [r4, #16]
 800deec:	b94b      	cbnz	r3, 800df02 <__swsetup_r+0x7a>
 800deee:	89a3      	ldrh	r3, [r4, #12]
 800def0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800def4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800def8:	d003      	beq.n	800df02 <__swsetup_r+0x7a>
 800defa:	4621      	mov	r1, r4
 800defc:	4628      	mov	r0, r5
 800defe:	f000 f882 	bl	800e006 <__smakebuf_r>
 800df02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df06:	f013 0201 	ands.w	r2, r3, #1
 800df0a:	d00a      	beq.n	800df22 <__swsetup_r+0x9a>
 800df0c:	2200      	movs	r2, #0
 800df0e:	60a2      	str	r2, [r4, #8]
 800df10:	6962      	ldr	r2, [r4, #20]
 800df12:	4252      	negs	r2, r2
 800df14:	61a2      	str	r2, [r4, #24]
 800df16:	6922      	ldr	r2, [r4, #16]
 800df18:	b942      	cbnz	r2, 800df2c <__swsetup_r+0xa4>
 800df1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800df1e:	d1c5      	bne.n	800deac <__swsetup_r+0x24>
 800df20:	bd38      	pop	{r3, r4, r5, pc}
 800df22:	0799      	lsls	r1, r3, #30
 800df24:	bf58      	it	pl
 800df26:	6962      	ldrpl	r2, [r4, #20]
 800df28:	60a2      	str	r2, [r4, #8]
 800df2a:	e7f4      	b.n	800df16 <__swsetup_r+0x8e>
 800df2c:	2000      	movs	r0, #0
 800df2e:	e7f7      	b.n	800df20 <__swsetup_r+0x98>
 800df30:	2000001c 	.word	0x2000001c

0800df34 <_raise_r>:
 800df34:	291f      	cmp	r1, #31
 800df36:	b538      	push	{r3, r4, r5, lr}
 800df38:	4605      	mov	r5, r0
 800df3a:	460c      	mov	r4, r1
 800df3c:	d904      	bls.n	800df48 <_raise_r+0x14>
 800df3e:	2316      	movs	r3, #22
 800df40:	6003      	str	r3, [r0, #0]
 800df42:	f04f 30ff 	mov.w	r0, #4294967295
 800df46:	bd38      	pop	{r3, r4, r5, pc}
 800df48:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df4a:	b112      	cbz	r2, 800df52 <_raise_r+0x1e>
 800df4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df50:	b94b      	cbnz	r3, 800df66 <_raise_r+0x32>
 800df52:	4628      	mov	r0, r5
 800df54:	f000 f830 	bl	800dfb8 <_getpid_r>
 800df58:	4622      	mov	r2, r4
 800df5a:	4601      	mov	r1, r0
 800df5c:	4628      	mov	r0, r5
 800df5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df62:	f000 b817 	b.w	800df94 <_kill_r>
 800df66:	2b01      	cmp	r3, #1
 800df68:	d00a      	beq.n	800df80 <_raise_r+0x4c>
 800df6a:	1c59      	adds	r1, r3, #1
 800df6c:	d103      	bne.n	800df76 <_raise_r+0x42>
 800df6e:	2316      	movs	r3, #22
 800df70:	6003      	str	r3, [r0, #0]
 800df72:	2001      	movs	r0, #1
 800df74:	e7e7      	b.n	800df46 <_raise_r+0x12>
 800df76:	2100      	movs	r1, #0
 800df78:	4620      	mov	r0, r4
 800df7a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800df7e:	4798      	blx	r3
 800df80:	2000      	movs	r0, #0
 800df82:	e7e0      	b.n	800df46 <_raise_r+0x12>

0800df84 <raise>:
 800df84:	4b02      	ldr	r3, [pc, #8]	@ (800df90 <raise+0xc>)
 800df86:	4601      	mov	r1, r0
 800df88:	6818      	ldr	r0, [r3, #0]
 800df8a:	f7ff bfd3 	b.w	800df34 <_raise_r>
 800df8e:	bf00      	nop
 800df90:	2000001c 	.word	0x2000001c

0800df94 <_kill_r>:
 800df94:	b538      	push	{r3, r4, r5, lr}
 800df96:	2300      	movs	r3, #0
 800df98:	4d06      	ldr	r5, [pc, #24]	@ (800dfb4 <_kill_r+0x20>)
 800df9a:	4604      	mov	r4, r0
 800df9c:	4608      	mov	r0, r1
 800df9e:	4611      	mov	r1, r2
 800dfa0:	602b      	str	r3, [r5, #0]
 800dfa2:	f7f4 fac2 	bl	800252a <_kill>
 800dfa6:	1c43      	adds	r3, r0, #1
 800dfa8:	d102      	bne.n	800dfb0 <_kill_r+0x1c>
 800dfaa:	682b      	ldr	r3, [r5, #0]
 800dfac:	b103      	cbz	r3, 800dfb0 <_kill_r+0x1c>
 800dfae:	6023      	str	r3, [r4, #0]
 800dfb0:	bd38      	pop	{r3, r4, r5, pc}
 800dfb2:	bf00      	nop
 800dfb4:	200006f4 	.word	0x200006f4

0800dfb8 <_getpid_r>:
 800dfb8:	f7f4 baaf 	b.w	800251a <_getpid>

0800dfbc <__swhatbuf_r>:
 800dfbc:	b570      	push	{r4, r5, r6, lr}
 800dfbe:	460c      	mov	r4, r1
 800dfc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfc4:	b096      	sub	sp, #88	@ 0x58
 800dfc6:	4615      	mov	r5, r2
 800dfc8:	2900      	cmp	r1, #0
 800dfca:	461e      	mov	r6, r3
 800dfcc:	da0c      	bge.n	800dfe8 <__swhatbuf_r+0x2c>
 800dfce:	89a3      	ldrh	r3, [r4, #12]
 800dfd0:	2100      	movs	r1, #0
 800dfd2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dfd6:	bf14      	ite	ne
 800dfd8:	2340      	movne	r3, #64	@ 0x40
 800dfda:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dfde:	2000      	movs	r0, #0
 800dfe0:	6031      	str	r1, [r6, #0]
 800dfe2:	602b      	str	r3, [r5, #0]
 800dfe4:	b016      	add	sp, #88	@ 0x58
 800dfe6:	bd70      	pop	{r4, r5, r6, pc}
 800dfe8:	466a      	mov	r2, sp
 800dfea:	f000 f849 	bl	800e080 <_fstat_r>
 800dfee:	2800      	cmp	r0, #0
 800dff0:	dbed      	blt.n	800dfce <__swhatbuf_r+0x12>
 800dff2:	9901      	ldr	r1, [sp, #4]
 800dff4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dff8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dffc:	4259      	negs	r1, r3
 800dffe:	4159      	adcs	r1, r3
 800e000:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e004:	e7eb      	b.n	800dfde <__swhatbuf_r+0x22>

0800e006 <__smakebuf_r>:
 800e006:	898b      	ldrh	r3, [r1, #12]
 800e008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e00a:	079d      	lsls	r5, r3, #30
 800e00c:	4606      	mov	r6, r0
 800e00e:	460c      	mov	r4, r1
 800e010:	d507      	bpl.n	800e022 <__smakebuf_r+0x1c>
 800e012:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e016:	6023      	str	r3, [r4, #0]
 800e018:	6123      	str	r3, [r4, #16]
 800e01a:	2301      	movs	r3, #1
 800e01c:	6163      	str	r3, [r4, #20]
 800e01e:	b003      	add	sp, #12
 800e020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e022:	ab01      	add	r3, sp, #4
 800e024:	466a      	mov	r2, sp
 800e026:	f7ff ffc9 	bl	800dfbc <__swhatbuf_r>
 800e02a:	9f00      	ldr	r7, [sp, #0]
 800e02c:	4605      	mov	r5, r0
 800e02e:	4630      	mov	r0, r6
 800e030:	4639      	mov	r1, r7
 800e032:	f7fd fbd1 	bl	800b7d8 <_malloc_r>
 800e036:	b948      	cbnz	r0, 800e04c <__smakebuf_r+0x46>
 800e038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e03c:	059a      	lsls	r2, r3, #22
 800e03e:	d4ee      	bmi.n	800e01e <__smakebuf_r+0x18>
 800e040:	f023 0303 	bic.w	r3, r3, #3
 800e044:	f043 0302 	orr.w	r3, r3, #2
 800e048:	81a3      	strh	r3, [r4, #12]
 800e04a:	e7e2      	b.n	800e012 <__smakebuf_r+0xc>
 800e04c:	89a3      	ldrh	r3, [r4, #12]
 800e04e:	6020      	str	r0, [r4, #0]
 800e050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e054:	81a3      	strh	r3, [r4, #12]
 800e056:	9b01      	ldr	r3, [sp, #4]
 800e058:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e05c:	b15b      	cbz	r3, 800e076 <__smakebuf_r+0x70>
 800e05e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e062:	4630      	mov	r0, r6
 800e064:	f000 f81e 	bl	800e0a4 <_isatty_r>
 800e068:	b128      	cbz	r0, 800e076 <__smakebuf_r+0x70>
 800e06a:	89a3      	ldrh	r3, [r4, #12]
 800e06c:	f023 0303 	bic.w	r3, r3, #3
 800e070:	f043 0301 	orr.w	r3, r3, #1
 800e074:	81a3      	strh	r3, [r4, #12]
 800e076:	89a3      	ldrh	r3, [r4, #12]
 800e078:	431d      	orrs	r5, r3
 800e07a:	81a5      	strh	r5, [r4, #12]
 800e07c:	e7cf      	b.n	800e01e <__smakebuf_r+0x18>
	...

0800e080 <_fstat_r>:
 800e080:	b538      	push	{r3, r4, r5, lr}
 800e082:	2300      	movs	r3, #0
 800e084:	4d06      	ldr	r5, [pc, #24]	@ (800e0a0 <_fstat_r+0x20>)
 800e086:	4604      	mov	r4, r0
 800e088:	4608      	mov	r0, r1
 800e08a:	4611      	mov	r1, r2
 800e08c:	602b      	str	r3, [r5, #0]
 800e08e:	f7f4 faac 	bl	80025ea <_fstat>
 800e092:	1c43      	adds	r3, r0, #1
 800e094:	d102      	bne.n	800e09c <_fstat_r+0x1c>
 800e096:	682b      	ldr	r3, [r5, #0]
 800e098:	b103      	cbz	r3, 800e09c <_fstat_r+0x1c>
 800e09a:	6023      	str	r3, [r4, #0]
 800e09c:	bd38      	pop	{r3, r4, r5, pc}
 800e09e:	bf00      	nop
 800e0a0:	200006f4 	.word	0x200006f4

0800e0a4 <_isatty_r>:
 800e0a4:	b538      	push	{r3, r4, r5, lr}
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	4d05      	ldr	r5, [pc, #20]	@ (800e0c0 <_isatty_r+0x1c>)
 800e0aa:	4604      	mov	r4, r0
 800e0ac:	4608      	mov	r0, r1
 800e0ae:	602b      	str	r3, [r5, #0]
 800e0b0:	f7f4 faab 	bl	800260a <_isatty>
 800e0b4:	1c43      	adds	r3, r0, #1
 800e0b6:	d102      	bne.n	800e0be <_isatty_r+0x1a>
 800e0b8:	682b      	ldr	r3, [r5, #0]
 800e0ba:	b103      	cbz	r3, 800e0be <_isatty_r+0x1a>
 800e0bc:	6023      	str	r3, [r4, #0]
 800e0be:	bd38      	pop	{r3, r4, r5, pc}
 800e0c0:	200006f4 	.word	0x200006f4

0800e0c4 <_init>:
 800e0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0c6:	bf00      	nop
 800e0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ca:	bc08      	pop	{r3}
 800e0cc:	469e      	mov	lr, r3
 800e0ce:	4770      	bx	lr

0800e0d0 <_fini>:
 800e0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d2:	bf00      	nop
 800e0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0d6:	bc08      	pop	{r3}
 800e0d8:	469e      	mov	lr, r3
 800e0da:	4770      	bx	lr
