// Seed: 3967456367
module module_0 #(
    parameter id_28 = 32'd61,
    parameter id_8  = 32'd30
) (
    output logic id_0
    , id_5,
    input tri1 id_1,
    input supply1 id_2,
    output logic id_3
);
  always_ff @(posedge id_5 == -1 + -1 or 1'b0) id_5 = -1;
  always_latch @(posedge 1) id_0 <= #id_2 "";
  always @({-1'b0,
    id_2(1 == -1)
  })
  begin : LABEL_0
    id_3 = #id_6 1 - -1;
    id_6 <= {id_2{-1}};
    $signed(66);
    ;
    id_0 = id_6;
  end
  assign module_1.id_14 = 0;
  wire id_7;
  logic [1  &&  -1 : -1] _id_8;
  uwire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_9 = -1;
  parameter id_21 = -1;
  assign id_0 = id_11;
  wand id_22, id_23, id_24, id_25, id_26, id_27, _id_28 = -1;
  wire id_29;
  logic [id_8 : id_28] id_30 = 1'd0;
  logic id_31;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    output uwire id_3
    , id_17,
    input tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output uwire id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    output uwire id_12,
    input wor id_13,
    input supply1 id_14,
    output tri id_15
);
  always @(-1) begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_1,
      id_11,
      id_13,
      id_1
  );
  wire id_18;
  ;
  wire id_19;
  ;
  assign id_17[-1] = -1'd0;
endmodule
