{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601435056608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601435056620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 22:04:16 2020 " "Processing started: Tue Sep 29 22:04:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601435056620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435056620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435056621 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/hist/hist/quartus.ini " "Using INI file /home/diego/vitis_opencl/hist/hist/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435056621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601435067432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601435067432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088912 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_counter_30 " "Found entity 2: async_counter_30" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_2 " "Found entity 1: system_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_mm_interconnect_2.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STAGES stages acl_shift_register.v(23) " "Verilog HDL Declaration information at acl_shift_register.v(23): object \"STAGES\" differs only in case from object \"stages\" in the same scope" {  } { { "system/synthesis/submodules/acl_shift_register.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_shift_register.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435088921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register " "Found entity 1: acl_shift_register" {  } { { "system/synthesis/submodules/acl_shift_register.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_shift_register.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_dispatcher " "Found entity 1: acl_work_group_dispatcher" {  } { { "system/synthesis/submodules/acl_work_group_dispatcher.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_group_dispatcher.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_kernel_finish_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_kernel_finish_detector " "Found entity 1: acl_kernel_finish_detector" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_kernel_finish_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multistage_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multistage_accumulator " "Found entity 1: acl_multistage_accumulator" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_multistage_accumulator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_reset_handler.sv 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088926 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender " "Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088926 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_reset_pulse_extender " "Found entity 3: acl_reset_pulse_extender" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_std_synchronizer_nocut.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "system/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_id_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_id_iterator " "Found entity 1: acl_id_iterator" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_item_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_item_iterator " "Found entity 1: acl_work_item_iterator" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multistage_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multistage_adder " "Found entity 1: acl_multistage_adder" {  } { { "system/synthesis/submodules/acl_multistage_adder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_multistage_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hist_system.v 8 8 " "Found 8 design units, including 8 entities, in source file system/synthesis/submodules/hist_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 hist_system " "Found entity 1: hist_system" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "2 histogram_std_ic_partition_wrapper " "Found entity 2: histogram_std_ic_partition_wrapper" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "3 histogram_top_wrapper_0 " "Found entity 3: histogram_top_wrapper_0" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "4 global_memory_tree0_mod " "Found entity 4: global_memory_tree0_mod" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "5 hist_system_interconnect_0 " "Found entity 5: hist_system_interconnect_0" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "6 hist_system_interconnect_1 " "Found entity 6: hist_system_interconnect_1" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "7 hist_system_interconnect_2 " "Found entity 7: hist_system_interconnect_2" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""} { "Info" "ISGN_ENTITY_NAME" "8 hist_system_interconnect_3 " "Found entity 8: hist_system_interconnect_3" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435088941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435088941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file system/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (system) " "Found design unit 1: dspba_library_package (system)" {  } { { "system/synthesis/submodules/dspba_library_package.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file system/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089847 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089847 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089847 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089847 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "system/synthesis/submodules/dspba_library.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ll_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ll_ram_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "system/synthesis/submodules/acl_staging_reg.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_staging_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hld_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "system/synthesis/submodules/hld_fifo.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hld_fifo.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089864 ""} { "Info" "ISGN_ENTITY_NAME" "2 earliness_delay " "Found entity 2: earliness_delay" {  } { { "system/synthesis/submodules/hld_fifo.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hld_fifo.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "system/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hld_fifo_zero_width.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_high_speed_fifo.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089872 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "system/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_high_speed_fifo.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "system/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_low_latency_fifo.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "system/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_zero_latency_fifo.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089882 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "system/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_lfsr.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089904 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "system/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_lfsr.sv" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089904 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "system/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_lfsr.sv" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_limiter " "Found entity 1: acl_work_group_limiter" {  } { { "system/synthesis/submodules/acl_work_group_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_group_limiter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_limiter_dspba.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter_dspba.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_limiter_dspba " "Found entity 1: acl_work_group_limiter_dspba" {  } { { "system/synthesis/submodules/acl_work_group_limiter_dspba.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_group_limiter_dspba.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(798) " "Verilog HDL warning at lsu_top.v(798): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 798 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1601435089913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(871) " "Verilog HDL warning at lsu_top.v(871): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 871 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1601435089914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "system/synthesis/submodules/lsu_permute_address.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_pipelined.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089930 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_pipelined.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "system/synthesis/submodules/lsu_enabled.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089933 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "system/synthesis/submodules/lsu_enabled.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_enabled.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(550) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(550): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_basic_coalescer.v" 550 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435089936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089937 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_basic_coalescer.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089937 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_basic_coalescer.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089937 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_basic_coalescer.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_simple.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089940 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_simple.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089940 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(159) " "Verilog HDL information at lsu_streaming.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601435089941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(706) " "Verilog HDL information at lsu_streaming.v(706): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming.v" 706 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601435089944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089945 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_master " "Found entity 1: lsu_burst_read_master" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_burst_master.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_bursting_load_stores.v(563) " "Verilog HDL information at lsu_bursting_load_stores.v(563): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 563 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601435089952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(954) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(954): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 954 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435089955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(955) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(955): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 955 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435089955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1689) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1689): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1689 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435089958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1690) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1690): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1690 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435089958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_non_aligned_write.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089963 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_non_aligned_write.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_read_cache.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "system/synthesis/submodules/lsu_atomic.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_atomic.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_prefetch_block.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_wide_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming_prefetch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089978 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming_prefetch.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089978 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_bust_master " "Found entity 3: lsu_streaming_prefetch_avalon_bust_master" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_streaming_prefetch.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089986 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089986 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089986 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089986 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089986 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "system/synthesis/submodules/acl_toggle_detect.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "system/synthesis/submodules/acl_debug_mem.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_burst_coalesced_pipelined_write.sv(993) " "Verilog HDL information at lsu_burst_coalesced_pipelined_write.sv(993): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 993 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601435089996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435089997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435089997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "system/synthesis/submodules/acl_dspba_buffer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_barrier.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_barrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_barrier " "Found entity 1: acl_barrier" {  } { { "system/synthesis/submodules/acl_barrier.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_barrier.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo_reorder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo_reorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_reorder " "Found entity 1: acl_fifo_reorder" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "system/synthesis/submodules/acl_full_detector.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_clock2x_holder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_clock2x_holder.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_clock2x_holder " "Found entity 1: acl_clock2x_holder" {  } { { "system/synthesis/submodules/acl_clock2x_holder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_clock2x_holder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_embedded_workgroup_issuer_dspba " "Found entity 1: acl_embedded_workgroup_issuer_dspba" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_embedded_workgroup_issuer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_embedded_workgroup_issuer " "Found entity 1: acl_embedded_workgroup_issuer" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_embedded_workgroup_issuer_complex " "Found entity 1: acl_embedded_workgroup_issuer_complex" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_embedded_workgroup_issuer_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_embedded_workgroup_issuer_fifo " "Found entity 1: acl_embedded_workgroup_issuer_fifo" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer_fifo.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_function_wrapper-normal " "Found design unit 1: histogram_function_wrapper-normal" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090025 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_function_wrapper " "Found entity 1: histogram_function_wrapper" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_function-normal " "Found design unit 1: histogram_function-normal" {  } { { "system/synthesis/submodules/histogram_function.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090032 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_function " "Found entity 1: histogram_function" {  } { { "system/synthesis/submodules/histogram_function.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B1_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B1_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B1_sr_0-normal " "Found design unit 1: bb_histogram_B1_sr_0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B1_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_sr_0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090034 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B1_sr_0 " "Found entity 1: bb_histogram_B1_sr_0" {  } { { "system/synthesis/submodules/bb_histogram_B1_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B1_sr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B1_sr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B1_sr_1-normal " "Found design unit 1: bb_histogram_B1_sr_1-normal" {  } { { "system/synthesis/submodules/bb_histogram_B1_sr_1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_sr_1.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090036 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B1_sr_1 " "Found entity 1: bb_histogram_B1_sr_1" {  } { { "system/synthesis/submodules/bb_histogram_B1_sr_1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_sr_1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B2_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B2_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B2_sr_0-normal " "Found design unit 1: bb_histogram_B2_sr_0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B2_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2_sr_0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090038 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B2_sr_0 " "Found entity 1: bb_histogram_B2_sr_0" {  } { { "system/synthesis/submodules/bb_histogram_B2_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B3_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B3_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B3_sr_0-normal " "Found design unit 1: bb_histogram_B3_sr_0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B3_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_sr_0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090041 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B3_sr_0 " "Found entity 1: bb_histogram_B3_sr_0" {  } { { "system/synthesis/submodules/bb_histogram_B3_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B3_sr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B3_sr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B3_sr_1-normal " "Found design unit 1: bb_histogram_B3_sr_1-normal" {  } { { "system/synthesis/submodules/bb_histogram_B3_sr_1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_sr_1.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090043 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B3_sr_1 " "Found entity 1: bb_histogram_B3_sr_1" {  } { { "system/synthesis/submodules/bb_histogram_B3_sr_1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_sr_1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B4_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B4_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B4_sr_0-normal " "Found design unit 1: bb_histogram_B4_sr_0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B4_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4_sr_0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090045 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B4_sr_0 " "Found entity 1: bb_histogram_B4_sr_0" {  } { { "system/synthesis/submodules/bb_histogram_B4_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B5_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B5_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B5_sr_0-normal " "Found design unit 1: bb_histogram_B5_sr_0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B5_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_sr_0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090047 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B5_sr_0 " "Found entity 1: bb_histogram_B5_sr_0" {  } { { "system/synthesis/submodules/bb_histogram_B5_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B5_sr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B5_sr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B5_sr_1-normal " "Found design unit 1: bb_histogram_B5_sr_1-normal" {  } { { "system/synthesis/submodules/bb_histogram_B5_sr_1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_sr_1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090049 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B5_sr_1 " "Found entity 1: bb_histogram_B5_sr_1" {  } { { "system/synthesis/submodules/bb_histogram_B5_sr_1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_sr_1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B6_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B6_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B6_sr_0-normal " "Found design unit 1: bb_histogram_B6_sr_0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B6_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6_sr_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090051 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B6_sr_0 " "Found entity 1: bb_histogram_B6_sr_0" {  } { { "system/synthesis/submodules/bb_histogram_B6_sr_0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B0-normal " "Found design unit 1: bb_histogram_B0-normal" {  } { { "system/synthesis/submodules/bb_histogram_B0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090053 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B0 " "Found entity 1: bb_histogram_B0" {  } { { "system/synthesis/submodules/bb_histogram_B0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B0_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B0_stall_region-normal " "Found design unit 1: bb_histogram_B0_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090057 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B0_stall_region " "Found entity 1: bb_histogram_B0_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B0_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B0_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B0_merge_reg-normal " "Found design unit 1: histogram_B0_merge_reg-normal" {  } { { "system/synthesis/submodules/histogram_B0_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B0_merge_reg.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090058 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B0_merge_reg " "Found entity 1: histogram_B0_merge_reg" {  } { { "system/synthesis/submodules/histogram_B0_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B0_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_wg_limiter_enter_l_grpid_0_histogram0-normal " "Found design unit 1: i_acl_wg_limiter_enter_l_grpid_0_histogram0-normal" {  } { { "system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090060 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_wg_limiter_enter_l_grpid_0_histogram0 " "Found entity 1: i_acl_wg_limiter_enter_l_grpid_0_histogram0" {  } { { "system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B0_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B0_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B0_branch-normal " "Found design unit 1: histogram_B0_branch-normal" {  } { { "system/synthesis/submodules/histogram_B0_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B0_branch.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090062 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B0_branch " "Found entity 1: histogram_B0_branch" {  } { { "system/synthesis/submodules/histogram_B0_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B0_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B0_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B0_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B0_merge-normal " "Found design unit 1: histogram_B0_merge-normal" {  } { { "system/synthesis/submodules/histogram_B0_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B0_merge.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090064 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B0_merge " "Found entity 1: histogram_B0_merge" {  } { { "system/synthesis/submodules/histogram_B0_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B0_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B1-normal " "Found design unit 1: bb_histogram_B1-normal" {  } { { "system/synthesis/submodules/bb_histogram_B1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090067 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B1 " "Found entity 1: bb_histogram_B1" {  } { { "system/synthesis/submodules/bb_histogram_B1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B1_stall_region-normal " "Found design unit 1: bb_histogram_B1_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090074 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B1_stall_region " "Found entity 1: bb_histogram_B1_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B1_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B1_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B1_merge_reg-normal " "Found design unit 1: histogram_B1_merge_reg-normal" {  } { { "system/synthesis/submodules/histogram_B1_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B1_merge_reg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090076 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B1_merge_reg " "Found entity 1: histogram_B1_merge_reg" {  } { { "system/synthesis/submodules/histogram_B1_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B1_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_store_unnamed_histogram0_histogram5-normal " "Found design unit 1: i_store_unnamed_histogram0_histogram5-normal" {  } { { "system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090079 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_store_unnamed_histogram0_histogram5 " "Found entity 1: i_store_unnamed_histogram0_histogram5" {  } { { "system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_local_size_0_sync_buffer2_histogram7-normal " "Found design unit 1: i_syncbuf_local_size_0_sync_buffer2_histogram7-normal" {  } { { "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090081 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_local_size_0_sync_buffer2_histogram7 " "Found entity 1: i_syncbuf_local_size_0_sync_buffer2_histogram7" {  } { { "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B1_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B1_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B1_branch-normal " "Found design unit 1: histogram_B1_branch-normal" {  } { { "system/synthesis/submodules/histogram_B1_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B1_branch.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090083 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B1_branch " "Found entity 1: histogram_B1_branch" {  } { { "system/synthesis/submodules/histogram_B1_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B1_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B1_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B1_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B1_merge-normal " "Found design unit 1: histogram_B1_merge-normal" {  } { { "system/synthesis/submodules/histogram_B1_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B1_merge.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090085 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B1_merge " "Found entity 1: histogram_B1_merge" {  } { { "system/synthesis/submodules/histogram_B1_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B1_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B2-normal " "Found design unit 1: bb_histogram_B2-normal" {  } { { "system/synthesis/submodules/bb_histogram_B2.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090088 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B2 " "Found entity 1: bb_histogram_B2" {  } { { "system/synthesis/submodules/bb_histogram_B2.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B2_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B2_stall_region-normal " "Found design unit 1: bb_histogram_B2_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090090 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B2_stall_region " "Found entity 1: bb_histogram_B2_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_rbar_unnamed_histogram1_histogram10-normal " "Found design unit 1: i_rbar_unnamed_histogram1_histogram10-normal" {  } { { "system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090092 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_rbar_unnamed_histogram1_histogram10 " "Found entity 1: i_rbar_unnamed_histogram1_histogram10" {  } { { "system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B2_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B2_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B2_branch-normal " "Found design unit 1: histogram_B2_branch-normal" {  } { { "system/synthesis/submodules/histogram_B2_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B2_branch.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090094 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B2_branch " "Found entity 1: histogram_B2_branch" {  } { { "system/synthesis/submodules/histogram_B2_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B2_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B2_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B2_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B2_merge-normal " "Found design unit 1: histogram_B2_merge-normal" {  } { { "system/synthesis/submodules/histogram_B2_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B2_merge.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090096 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B2_merge " "Found entity 1: histogram_B2_merge" {  } { { "system/synthesis/submodules/histogram_B2_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B2_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B3-normal " "Found design unit 1: bb_histogram_B3-normal" {  } { { "system/synthesis/submodules/bb_histogram_B3.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090099 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B3 " "Found entity 1: bb_histogram_B3" {  } { { "system/synthesis/submodules/bb_histogram_B3.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B3_stall_region-normal " "Found design unit 1: bb_histogram_B3_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090114 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B3_stall_region " "Found entity 1: bb_histogram_B3_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B3_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B3_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B3_merge_reg-normal " "Found design unit 1: histogram_B3_merge_reg-normal" {  } { { "system/synthesis/submodules/histogram_B3_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B3_merge_reg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090116 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B3_merge_reg " "Found entity 1: histogram_B3_merge_reg" {  } { { "system/synthesis/submodules/histogram_B3_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B3_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_load_unnamed_histogram3_histogram18-normal " "Found design unit 1: i_load_unnamed_histogram3_histogram18-normal" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090119 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_load_unnamed_histogram3_histogram18 " "Found entity 1: i_load_unnamed_histogram3_histogram18" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/readdata_reg_unnamed_histogram3_histogram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_histogram3_histogram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readdata_reg_unnamed_histogram3_histogram0-normal " "Found design unit 1: readdata_reg_unnamed_histogram3_histogram0-normal" {  } { { "system/synthesis/submodules/readdata_reg_unnamed_histogram3_histogram0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/readdata_reg_unnamed_histogram3_histogram0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090121 ""} { "Info" "ISGN_ENTITY_NAME" "1 readdata_reg_unnamed_histogram3_histogram0 " "Found entity 1: readdata_reg_unnamed_histogram3_histogram0" {  } { { "system/synthesis/submodules/readdata_reg_unnamed_histogram3_histogram0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/readdata_reg_unnamed_histogram3_histogram0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_data_sync_buffer_histogram12-normal " "Found design unit 1: i_syncbuf_data_sync_buffer_histogram12-normal" {  } { { "system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090122 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_data_sync_buffer_histogram12 " "Found entity 1: i_syncbuf_data_sync_buffer_histogram12" {  } { { "system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_histogram23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_histogram23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_global_size_0_sync_buffer_histogram23-normal " "Found design unit 1: i_syncbuf_global_size_0_sync_buffer_histogram23-normal" {  } { { "system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_histogram23.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_histogram23.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090124 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_global_size_0_sync_buffer_histogram23 " "Found entity 1: i_syncbuf_global_size_0_sync_buffer_histogram23" {  } { { "system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_histogram23.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_histogram23.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_numdata_sync_buffer1_histogram25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_numdata_sync_buffer1_histogram25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_numdata_sync_buffer1_histogram25-normal " "Found design unit 1: i_syncbuf_numdata_sync_buffer1_histogram25-normal" {  } { { "system/synthesis/submodules/i_syncbuf_numdata_sync_buffer1_histogram25.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_numdata_sync_buffer1_histogram25.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090125 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_numdata_sync_buffer1_histogram25 " "Found entity 1: i_syncbuf_numdata_sync_buffer1_histogram25" {  } { { "system/synthesis/submodules/i_syncbuf_numdata_sync_buffer1_histogram25.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_numdata_sync_buffer1_histogram25.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_numdata_sync_buffer_histogram15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_numdata_sync_buffer_histogram15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_numdata_sync_buffer_histogram15-normal " "Found design unit 1: i_syncbuf_numdata_sync_buffer_histogram15-normal" {  } { { "system/synthesis/submodules/i_syncbuf_numdata_sync_buffer_histogram15.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_numdata_sync_buffer_histogram15.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090127 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_numdata_sync_buffer_histogram15 " "Found entity 1: i_syncbuf_numdata_sync_buffer_histogram15" {  } { { "system/synthesis/submodules/i_syncbuf_numdata_sync_buffer_histogram15.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_numdata_sync_buffer_histogram15.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_unknown_call1819_histogram21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_unknown_call1819_histogram21-normal " "Found design unit 1: i_unknown_call1819_histogram21-normal" {  } { { "system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090130 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_unknown_call1819_histogram21 " "Found entity 1: i_unknown_call1819_histogram21" {  } { { "system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/readdata_reg_call1819_histogram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_call1819_histogram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readdata_reg_call1819_histogram1-normal " "Found design unit 1: readdata_reg_call1819_histogram1-normal" {  } { { "system/synthesis/submodules/readdata_reg_call1819_histogram1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/readdata_reg_call1819_histogram1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090132 ""} { "Info" "ISGN_ENTITY_NAME" "1 readdata_reg_call1819_histogram1 " "Found entity 1: readdata_reg_call1819_histogram1" {  } { { "system/synthesis/submodules/readdata_reg_call1819_histogram1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/readdata_reg_call1819_histogram1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B3_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B3_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B3_branch-normal " "Found design unit 1: histogram_B3_branch-normal" {  } { { "system/synthesis/submodules/histogram_B3_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B3_branch.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090135 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B3_branch " "Found entity 1: histogram_B3_branch" {  } { { "system/synthesis/submodules/histogram_B3_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B3_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B3_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B3_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B3_merge-normal " "Found design unit 1: histogram_B3_merge-normal" {  } { { "system/synthesis/submodules/histogram_B3_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B3_merge.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090137 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B3_merge " "Found entity 1: histogram_B3_merge" {  } { { "system/synthesis/submodules/histogram_B3_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B3_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B4-normal " "Found design unit 1: bb_histogram_B4-normal" {  } { { "system/synthesis/submodules/bb_histogram_B4.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090140 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B4 " "Found entity 1: bb_histogram_B4" {  } { { "system/synthesis/submodules/bb_histogram_B4.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B4_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B4_stall_region-normal " "Found design unit 1: bb_histogram_B4_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090142 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B4_stall_region " "Found entity 1: bb_histogram_B4_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_rbar_unnamed_histogram4_histogram29-normal " "Found design unit 1: i_rbar_unnamed_histogram4_histogram29-normal" {  } { { "system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090144 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_rbar_unnamed_histogram4_histogram29 " "Found entity 1: i_rbar_unnamed_histogram4_histogram29" {  } { { "system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B4_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B4_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B4_branch-normal " "Found design unit 1: histogram_B4_branch-normal" {  } { { "system/synthesis/submodules/histogram_B4_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B4_branch.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090146 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B4_branch " "Found entity 1: histogram_B4_branch" {  } { { "system/synthesis/submodules/histogram_B4_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B4_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B4_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B4_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B4_merge-normal " "Found design unit 1: histogram_B4_merge-normal" {  } { { "system/synthesis/submodules/histogram_B4_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B4_merge.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090148 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B4_merge " "Found entity 1: histogram_B4_merge" {  } { { "system/synthesis/submodules/histogram_B4_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B4_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B5-normal " "Found design unit 1: bb_histogram_B5-normal" {  } { { "system/synthesis/submodules/bb_histogram_B5.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090151 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B5 " "Found entity 1: bb_histogram_B5" {  } { { "system/synthesis/submodules/bb_histogram_B5.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B5_stall_region-normal " "Found design unit 1: bb_histogram_B5_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090161 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B5_stall_region " "Found entity 1: bb_histogram_B5_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B5_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B5_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B5_merge_reg-normal " "Found design unit 1: histogram_B5_merge_reg-normal" {  } { { "system/synthesis/submodules/histogram_B5_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B5_merge_reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090163 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B5_merge_reg " "Found entity 1: histogram_B5_merge_reg" {  } { { "system/synthesis/submodules/histogram_B5_merge_reg.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B5_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_for_body31_histogram_c0_enter_histogram-normal " "Found design unit 1: i_sfc_c0_for_body31_histogram_c0_enter_histogram-normal" {  } { { "system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090166 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_for_body31_histogram_c0_enter_histogram " "Found entity 1: i_sfc_c0_for_body31_histogram_c0_enter_histogram" {  } { { "system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44-normal " "Found design unit 1: i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44-normal" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090169 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44 " "Found entity 1: i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo-normal" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090171 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo " "Found entity 1: i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector-normal" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090173 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector " "Found entity 1: i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31-normal " "Found design unit 1: i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31-normal" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090181 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31 " "Found entity 1: i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_load_unnamed_histogram5_histogram38-normal " "Found design unit 1: i_load_unnamed_histogram5_histogram38-normal" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090184 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_load_unnamed_histogram5_histogram38 " "Found entity 1: i_load_unnamed_histogram5_histogram38" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_histogram_sync_buffer_histogram33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_histogram_sync_buffer_histogram33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_histogram_sync_buffer_histogram33-normal " "Found design unit 1: i_syncbuf_histogram_sync_buffer_histogram33-normal" {  } { { "system/synthesis/submodules/i_syncbuf_histogram_sync_buffer_histogram33.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_histogram_sync_buffer_histogram33.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090186 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_histogram_sync_buffer_histogram33 " "Found entity 1: i_syncbuf_histogram_sync_buffer_histogram33" {  } { { "system/synthesis/submodules/i_syncbuf_histogram_sync_buffer_histogram33.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_histogram_sync_buffer_histogram33.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer_histogram40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer_histogram40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_syncbuf_local_size_0_sync_buffer_histogram40-normal " "Found design unit 1: i_syncbuf_local_size_0_sync_buffer_histogram40-normal" {  } { { "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer_histogram40.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer_histogram40.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090187 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_syncbuf_local_size_0_sync_buffer_histogram40 " "Found entity 1: i_syncbuf_local_size_0_sync_buffer_histogram40" {  } { { "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer_histogram40.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer_histogram40.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_unknown_call36_histogram45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_unknown_call36_histogram45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_unknown_call36_histogram45-normal " "Found design unit 1: i_unknown_call36_histogram45-normal" {  } { { "system/synthesis/submodules/i_unknown_call36_histogram45.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call36_histogram45.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090190 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_unknown_call36_histogram45 " "Found entity 1: i_unknown_call36_histogram45" {  } { { "system/synthesis/submodules/i_unknown_call36_histogram45.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call36_histogram45.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/readdata_reg_call36_histogram3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_call36_histogram3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readdata_reg_call36_histogram3-normal " "Found design unit 1: readdata_reg_call36_histogram3-normal" {  } { { "system/synthesis/submodules/readdata_reg_call36_histogram3.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/readdata_reg_call36_histogram3.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090192 ""} { "Info" "ISGN_ENTITY_NAME" "1 readdata_reg_call36_histogram3 " "Found entity 1: readdata_reg_call36_histogram3" {  } { { "system/synthesis/submodules/readdata_reg_call36_histogram3.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/readdata_reg_call36_histogram3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B5_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B5_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B5_branch-normal " "Found design unit 1: histogram_B5_branch-normal" {  } { { "system/synthesis/submodules/histogram_B5_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B5_branch.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090194 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B5_branch " "Found entity 1: histogram_B5_branch" {  } { { "system/synthesis/submodules/histogram_B5_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B5_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B5_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B5_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B5_merge-normal " "Found design unit 1: histogram_B5_merge-normal" {  } { { "system/synthesis/submodules/histogram_B5_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B5_merge.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090196 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B5_merge " "Found entity 1: histogram_B5_merge" {  } { { "system/synthesis/submodules/histogram_B5_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B5_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B6-normal " "Found design unit 1: bb_histogram_B6-normal" {  } { { "system/synthesis/submodules/bb_histogram_B6.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090198 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B6 " "Found entity 1: bb_histogram_B6" {  } { { "system/synthesis/submodules/bb_histogram_B6.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/bb_histogram_B6_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_histogram_B6_stall_region-normal " "Found design unit 1: bb_histogram_B6_stall_region-normal" {  } { { "system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090200 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_histogram_B6_stall_region " "Found entity 1: bb_histogram_B6_stall_region" {  } { { "system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_wg_limiter_exit_unnamed_histogram6_histogram47-normal " "Found design unit 1: i_acl_wg_limiter_exit_unnamed_histogram6_histogram47-normal" {  } { { "system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090202 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_wg_limiter_exit_unnamed_histogram6_histogram47 " "Found entity 1: i_acl_wg_limiter_exit_unnamed_histogram6_histogram47" {  } { { "system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/wgl_exit_storage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/wgl_exit_storage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wgl_exit_storage-normal " "Found design unit 1: wgl_exit_storage-normal" {  } { { "system/synthesis/submodules/wgl_exit_storage.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/wgl_exit_storage.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090203 ""} { "Info" "ISGN_ENTITY_NAME" "1 wgl_exit_storage " "Found entity 1: wgl_exit_storage" {  } { { "system/synthesis/submodules/wgl_exit_storage.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/wgl_exit_storage.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B6_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B6_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B6_branch-normal " "Found design unit 1: histogram_B6_branch-normal" {  } { { "system/synthesis/submodules/histogram_B6_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B6_branch.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090204 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B6_branch " "Found entity 1: histogram_B6_branch" {  } { { "system/synthesis/submodules/histogram_B6_branch.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B6_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_B6_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_B6_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_B6_merge-normal " "Found design unit 1: histogram_B6_merge-normal" {  } { { "system/synthesis/submodules/histogram_B6_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B6_merge.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090206 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_B6_merge " "Found entity 1: histogram_B6_merge" {  } { { "system/synthesis/submodules/histogram_B6_merge.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_B6_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/loop_limiter_histogram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_histogram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loop_limiter_histogram0-normal " "Found design unit 1: loop_limiter_histogram0-normal" {  } { { "system/synthesis/submodules/loop_limiter_histogram0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090208 ""} { "Info" "ISGN_ENTITY_NAME" "1 loop_limiter_histogram0 " "Found entity 1: loop_limiter_histogram0" {  } { { "system/synthesis/submodules/loop_limiter_histogram0.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/loop_limiter_histogram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_histogram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loop_limiter_histogram1-normal " "Found design unit 1: loop_limiter_histogram1-normal" {  } { { "system/synthesis/submodules/loop_limiter_histogram1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090209 ""} { "Info" "ISGN_ENTITY_NAME" "1 loop_limiter_histogram1 " "Found entity 1: loop_limiter_histogram1" {  } { { "system/synthesis/submodules/loop_limiter_histogram1.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/loop_limiter_histogram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_histogram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loop_limiter_histogram2-normal " "Found design unit 1: loop_limiter_histogram2-normal" {  } { { "system/synthesis/submodules/loop_limiter_histogram2.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram2.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090211 ""} { "Info" "ISGN_ENTITY_NAME" "1 loop_limiter_histogram2 " "Found entity 1: loop_limiter_histogram2" {  } { { "system/synthesis/submodules/loop_limiter_histogram2.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/histogram_function_cra_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/histogram_function_cra_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_function_cra_slave-normal " "Found design unit 1: histogram_function_cra_slave-normal" {  } { { "system/synthesis/submodules/histogram_function_cra_slave.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_cra_slave.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090217 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_function_cra_slave " "Found entity 1: histogram_function_cra_slave" {  } { { "system/synthesis/submodules/histogram_function_cra_slave.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_cra_slave.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_mem2x.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_mem2x.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mem2x " "Found entity 1: acl_mem2x" {  } { { "system/synthesis/submodules/acl_mem2x.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem2x.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090226 ""} { "Info" "ISGN_ENTITY_NAME" "2 _acl_mem2x_shiftreg " "Found entity 2: _acl_mem2x_shiftreg" {  } { { "system/synthesis/submodules/acl_mem2x.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem2x.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_mem_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_mem_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mem_staging_reg " "Found entity 1: acl_mem_staging_reg" {  } { { "system/synthesis/submodules/acl_mem_staging_reg.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem_staging_reg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_atomics_nostall.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_atomics_nostall.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_atomics_nostall " "Found entity 1: acl_atomics_nostall" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090235 ""} { "Info" "ISGN_ENTITY_NAME" "2 atomic_alu " "Found entity 2: atomic_alu" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_local_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_local_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_local_mem_router " "Found entity 1: acl_ic_local_mem_router" {  } { { "system/synthesis/submodules/acl_ic_local_mem_router.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_local_mem_router.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_master_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_master_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_master_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_master_endpoint " "Found entity 1: acl_ic_master_endpoint" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090242 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090245 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090245 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_master_intf " "Found entity 3: acl_ic_master_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_endpoint " "Found entity 1: acl_ic_slave_endpoint" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_rrp " "Found entity 1: acl_ic_slave_rrp" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_rrp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_wrp " "Found entity 1: acl_ic_slave_wrp" {  } { { "system/synthesis/submodules/acl_ic_slave_wrp.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_wrp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_start_signal_chain_element.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_start_signal_chain_element.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_start_signal_chain_element " "Found entity 1: acl_start_signal_chain_element" {  } { { "system/synthesis/submodules/acl_start_signal_chain_element.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_start_signal_chain_element.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_mem_router " "Found entity 1: acl_ic_mem_router" {  } { { "system/synthesis/submodules/acl_ic_mem_router.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_mem_router.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090262 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_arb2.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090262 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_arb2.v" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "system/synthesis/submodules/acl_ic_to_avm.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_to_avm.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_root " "Found entity 1: cra_ring_root" {  } { { "system/synthesis/submodules/cra_ring_root.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/cra_ring_root.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_node.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_node " "Found entity 1: cra_ring_node" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/cra_ring_node.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface " "Found entity 1: system_acl_iface" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper_001 " "Found entity 1: system_acl_iface_irq_mapper_001" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper " "Found entity 1: system_acl_iface_irq_mapper" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_3 " "Found entity 1: system_acl_iface_mm_interconnect_3" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2 " "Found entity 1: system_acl_iface_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090295 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090308 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090319 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_2_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090322 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router " "Found entity 2: system_acl_iface_mm_interconnect_2_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1 " "Found entity 1: system_acl_iface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090358 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090358 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090358 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090358 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090384 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090388 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0 " "Found entity 1: system_acl_iface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090410 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090414 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/version_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 version_id " "Found entity 1: version_id" {  } { { "system/synthesis/submodules/version_id.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/version_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_pll " "Found entity 1: system_acl_iface_pll" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps " "Found entity 1: system_acl_iface_hps" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io " "Found entity 1: system_acl_iface_hps_hps_io" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system/synthesis/submodules/hps_sdram.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io_border " "Found entity 1: system_acl_iface_hps_hps_io_border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_fpga_interfaces " "Found entity 1: system_acl_iface_hps_fpga_interfaces" {  } { { "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "system/synthesis/submodules/altera_address_span_extender.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface " "Found entity 1: system_acl_iface_acl_kernel_interface" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090667 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090671 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090675 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090691 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090694 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/irq_ena.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_ena " "Found entity 1: irq_ena" {  } { { "system/synthesis/submodules/irq_ena.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/irq_ena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_irq_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_bridge " "Found entity 1: altera_irq_bridge" {  } { { "system/synthesis/submodules/altera_irq_bridge.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_irq_bridge.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mem_org_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_org_mode " "Found entity 1: mem_org_mode" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/mem_org_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sw_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_reset " "Found entity 1: sw_reset" {  } { { "system/synthesis/submodules/sw_reset.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/sw_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_sys_description_rom " "Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk " "Found entity 1: system_acl_iface_acl_kernel_clk" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090737 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601435090738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090741 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_pll_rom " "Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/pll_lock_avs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lock_avs " "Found entity 1: pll_lock_avs" {  } { { "system/synthesis/submodules/pll_lock_avs.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/pll_lock_avs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/global_routing.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_routing " "Found entity 1: global_routing" {  } { { "system/synthesis/submodules/global_routing.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/global_routing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_timer " "Found entity 1: acl_timer" {  } { { "system/synthesis/submodules/timer.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_kernel_pll " "Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435090753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435090753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435090924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601435091945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:the_system " "Elaborating entity \"system\" for hierarchy \"system:the_system\"" {  } { { "top.v" "the_system" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435091976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface system:the_system\|system_acl_iface:acl_iface " "Elaborating entity \"system_acl_iface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\"" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk " "Elaborating entity \"system_acl_iface_acl_kernel_clk\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_clk" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_kernel_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll " "Elaborating entity \"system_acl_iface_acl_kernel_clk_kernel_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "kernel_pll" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "altera_pll_i" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092694 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092726 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092726 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092726 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435092732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 24 " "Parameter \"pll_fractional_cout\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 140.000000 MHz " "Parameter \"output_clock_frequency0\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 280.000000 MHz " "Parameter \"output_clock_frequency1\" = \"280.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 6 " "Parameter \"m_cnt_hi_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 5 " "Parameter \"m_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 559.999999 MHz " "Parameter \"pll_output_clk_frequency\" = \"559.999999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3355443 " "Parameter \"pll_fractional_division\" = \"3355443\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435092755 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435092755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092866 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092880 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092880 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092880 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435092880 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_timer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|acl_timer:counter " "Elaborating entity \"acl_timer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|acl_timer:counter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "counter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_routing system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk " "Elaborating entity \"global_routing\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "global_routing_kernel_clk" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "ctrl" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_sw_reset" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_lock_avs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0 " "Elaborating entity \"pll_lock_avs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_lock_avs_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0 " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "version_id_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_pll_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom " "Elaborating entity \"system_acl_iface_acl_kernel_clk_pll_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_rom" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435092992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "the_altsyncram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pll_rom.hex " "Parameter \"init_file\" = \"pll_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435093131 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435093131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435093179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435093179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093182 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 8 /home/diego/vitis_opencl/hist/hist/pll_rom.hex " "Memory depth (256) in the design file differs from memory depth (8) in the Memory Initialization File \"/home/diego/vitis_opencl/hist/hist/pll_rom.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1601435093189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_sw_reset_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_lock_avs_0_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rdata_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_limiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "async_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435093946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_002" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface " "Elaborating entity \"system_acl_iface_acl_kernel_interface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_interface" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_sys_description_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom " "Elaborating entity \"system_acl_iface_acl_kernel_interface_sys_description_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sys_description_rom" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "the_altsyncram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_description.hex " "Parameter \"init_file\" = \"sys_description.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435094548 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435094548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2em1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2em1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2em1 " "Found entity 1: altsyncram_2em1" {  } { { "db/altsyncram_2em1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_2em1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435094669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435094669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2em1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_2em1:auto_generated " "Elaborating entity \"altsyncram_2em1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_2em1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094673 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 15 /home/diego/vitis_opencl/hist/hist/sys_description.hex " "Memory depth (512) in the design file differs from memory depth (15) in the Memory Initialization File \"/home/diego/vitis_opencl/hist/hist/sys_description.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 79 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1601435094681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cra" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "address_span_extender_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sw_reset" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cntrl" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435094982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_org_mode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode " "Elaborating entity \"mem_org_mode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mem_org_mode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mem_org_mode.v(30) " "Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/mem_org_mode.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435095020 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mem_org_mode.v(35) " "Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/mem_org_mode.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435095021 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0 " "Elaborating entity \"altera_irq_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_bridge_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "reset_controller_sw" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_ena system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0 " "Elaborating entity \"irq_ena\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_ena_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "rsp_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_cmd_width_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435095701 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_rsp_width_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435095914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sw_reset_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "mem_org_mode_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "version_id_0_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435096990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rdata_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_002" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_limiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux_002" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_cmd_width_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435097575 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_rsp_width_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "crosser" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_mapper" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "address_span_extender_kernel" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "clock_cross_kernel_mem1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435097963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps " "Elaborating entity \"system_acl_iface_hps\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "hps" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_fpga_interfaces system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_acl_iface_hps_fpga_interfaces\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "fpga_interfaces" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io " "Elaborating entity \"system_acl_iface_hps_hps_io\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "hps_io" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io_border system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border " "Elaborating entity \"system_acl_iface_hps_hps_io_border\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435098423 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435098424 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098430 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435098432 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098472 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1601435098476 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435098476 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601435098483 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435098483 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435098585 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435098585 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098604 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435098626 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435098626 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435098626 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435098626 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435098986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435099098 ""}  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435099098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435099194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435099194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099454 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435099455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435099498 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435099498 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435099498 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435099498 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435099498 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435099498 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_bridge:pipe_stage_host_ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_bridge:pipe_stage_host_ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pipe_stage_host_ctrl" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll " "Elaborating entity \"system_acl_iface_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pll" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435099994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "altera_pll_i" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100004 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435100042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435100055 ""}  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435100055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|version_id:version_id " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|version_id:version_id\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "version_id" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "address_span_extender_kernel_expanded_master_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "address_span_extender_kernel_expanded_master_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435100920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_001:router_001\|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "hps_h2f_lw_axi_master_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_agent_rdata_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router:router\|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "router_002" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_router_002:router_002\|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "pipe_stage_host_ctrl_s0_burst_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "cmd_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "rsp_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_acl_iface_mm_interconnect_2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_2" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_m0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "acl_kernel_interface_ctrl_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:version_id_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:version_id_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "version_id_s_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_m0_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "acl_kernel_interface_ctrl_agent" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "acl_kernel_interface_ctrl_agent_rsp_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "pipe_stage_host_ctrl_m0_limiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435102996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_demux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_mux" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"system_acl_iface_mm_interconnect_3\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_3" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "clock_cross_kernel_mem1_m0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" "address_span_extender_kernel_windowed_slave_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper " "Elaborating entity \"system_acl_iface_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_acl_iface_irq_mapper_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper_001" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_node system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring " "Elaborating entity \"cra_ring_node\" for hierarchy \"system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\"" {  } { { "system/synthesis/system.v" "avs_histogram_cra_cra_ring" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cra_ring_node.sv(29) " "Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/cra_ring_node.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435103218 "|top|system:the_system|cra_ring_node:avs_histogram_cra_cra_ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/cra_ring_node.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435103241 "|top|system:the_system|cra_ring_node:avs_histogram_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435103242 "|top|system:the_system|cra_ring_node:avs_histogram_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|cra_ring_node:avs_histogram_cra_cra_ring\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103245 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435103247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_root system:the_system\|cra_ring_root:cra_root " "Elaborating entity \"cra_ring_root\" for hierarchy \"system:the_system\|cra_ring_root:cra_root\"" {  } { { "system/synthesis/system.v" "cra_root" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hist_system system:the_system\|hist_system:hist_system " "Elaborating entity \"hist_system\" for hierarchy \"system:the_system\|hist_system:hist_system\"" {  } { { "system/synthesis/system.v" "hist_system" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_std_ic_partition_wrapper system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst " "Elaborating entity \"histogram_std_ic_partition_wrapper\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_std_ic_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "histogram_finish_chain hist_system.v(191) " "Verilog HDL or VHDL warning at hist_system.v(191): object \"histogram_finish_chain\" assigned a value but never read" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435103332 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "histogram_global_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"histogram_global_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435103362 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "histogram_local_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"histogram_local_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435103362 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "histogram_group_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"histogram_group_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435103362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_dispatcher system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_work_group_dispatcher:histogram_workgroup_dispatcher " "Elaborating entity \"acl_work_group_dispatcher\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_work_group_dispatcher:histogram_workgroup_dispatcher\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_workgroup_dispatcher" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_kernel_finish_detector system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_kernel_finish_detector:histogram_finish_detector " "Elaborating entity \"acl_kernel_finish_detector\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_kernel_finish_detector:histogram_finish_detector\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_finish_detector" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multistage_accumulator system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_kernel_finish_detector:histogram_finish_detector\|acl_multistage_accumulator:ndrange_sum " "Elaborating entity \"acl_multistage_accumulator\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_kernel_finish_detector:histogram_finish_detector\|acl_multistage_accumulator:ndrange_sum\"" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "ndrange_sum" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_kernel_finish_detector.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 96 acl_multistage_accumulator.v(191) " "Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96)" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_multistage_accumulator.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435103456 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_kernel_finish_detector:histogram_finish_detector|acl_multistage_accumulator:ndrange_sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multistage_accumulator system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_kernel_finish_detector:histogram_finish_detector\|acl_multistage_accumulator:ndrange_completed " "Elaborating entity \"acl_multistage_accumulator\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_kernel_finish_detector:histogram_finish_detector\|acl_multistage_accumulator:ndrange_completed\"" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "ndrange_completed" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_kernel_finish_detector.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 96 acl_multistage_accumulator.v(191) " "Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96)" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_multistage_accumulator.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435103485 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_kernel_finish_detector:histogram_finish_detector|acl_multistage_accumulator:ndrange_completed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_function_cra_slave system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_function_cra_slave:histogram_cra_slave_inst " "Elaborating entity \"histogram_function_cra_slave\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_function_cra_slave:histogram_cra_slave_inst\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_cra_slave_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_id_iterator system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0 " "Elaborating entity \"acl_id_iterator\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_id_iter_inst_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue_check acl_id_iterator.v(99) " "Verilog HDL or VHDL warning at acl_id_iterator.v(99): object \"issue_check\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435103623 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stall_out_lookahead acl_id_iterator.v(59) " "Output port \"stall_out_lookahead\" at acl_id_iterator.v(59) has no driver" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435103629 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_out_lookahead acl_id_iterator.v(64) " "Output port \"valid_out_lookahead\" at acl_id_iterator.v(64) has no driver" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435103629 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_shift_register:register_block\[0\].acl_gid " "Elaborating entity \"acl_shift_register\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_shift_register:register_block\[0\].acl_gid\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "register_block\[0\].acl_gid" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_shift_register:acl_valid " "Elaborating entity \"acl_shift_register\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_shift_register:acl_valid\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "acl_valid" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "group_id_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435103676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435104484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435104494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 192 " "Parameter \"lpm_width\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435104495 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435104495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_25d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_25d1 " "Found entity 1: scfifo_25d1" {  } { { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435104589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435104589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_25d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated " "Elaborating entity \"scfifo_25d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435104592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s7a1 " "Found entity 1: a_dpfifo_s7a1" {  } { { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435104609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435104609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s7a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo " "Elaborating entity \"a_dpfifo_s7a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\"" {  } { { "db/scfifo_25d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435104613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hn1 " "Found entity 1: altsyncram_1hn1" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435104809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435104809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram " "Elaborating entity \"altsyncram_1hn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\"" {  } { { "db/a_dpfifo_s7a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435104814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435105111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435105111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s7a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_s7a1.tdf" "three_comparison" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435105162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435105162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s7a1.tdf" "rd_ptr_msb" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435105208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435105208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_s7a1.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435105255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435105255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_s7a1.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_item_iterator system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_work_item_iterator:work_item_iterator " "Elaborating entity \"acl_work_item_iterator\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_work_item_iterator:work_item_iterator\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "work_item_iterator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_total acl_work_item_iterator.v(113) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(113): object \"global_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105270 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_total acl_work_item_iterator.v(114) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(114): object \"local_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105270 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_work_item_iterator.v(161) " "Verilog HDL assignment warning at acl_work_item_iterator.v(161): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105273 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_work_item_iterator.v(162) " "Verilog HDL assignment warning at acl_work_item_iterator.v(162): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105273 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_work_item_iterator.v(163) " "Verilog HDL assignment warning at acl_work_item_iterator.v(163): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105273 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_work_item_iterator.v(167) " "Verilog HDL assignment warning at acl_work_item_iterator.v(167): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105273 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_work_item_iterator.v(168) " "Verilog HDL assignment warning at acl_work_item_iterator.v(168): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105274 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_work_item_iterator.v(169) " "Verilog HDL assignment warning at acl_work_item_iterator.v(169): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105274 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "group_id acl_work_item_iterator.v(95) " "Output port \"group_id\" at acl_work_item_iterator.v(95) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435105282 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stall_out acl_work_item_iterator.v(83) " "Output port \"stall_out\" at acl_work_item_iterator.v(83) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435105282 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_out acl_work_item_iterator.v(87) " "Output port \"valid_out\" at acl_work_item_iterator.v(87) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435105282 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_out_lookahead acl_work_item_iterator.v(88) " "Output port \"valid_out_lookahead\" at acl_work_item_iterator.v(88) has no driver" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_item_iterator.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435105282 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_work_item_iterator:work_item_iterator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_top_wrapper_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0 " "Elaborating entity \"histogram_top_wrapper_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_inst_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105313 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lmem_invalid_aspaces hist_system.v(462) " "Verilog HDL warning at hist_system.v(462): object lmem_invalid_aspaces used but never assigned" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 462 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1601435105317 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lmem_invalid_aspaces 0 hist_system.v(462) " "Net \"lmem_invalid_aspaces\" at hist_system.v(462) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601435105356 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105454 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace5_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace5_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_arb_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_arb_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace5.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace5.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435105455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_function_wrapper system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel " "Elaborating entity \"histogram_function_wrapper\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\"" {  } { { "system/synthesis/submodules/hist_system.v" "kernel" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_done_hw_wg_id_in histogram_function_wrapper.vhd(277) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(277): object \"embedded_issuer_done_hw_wg_id_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105510 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_global_id_in_0 histogram_function_wrapper.vhd(278) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(278): object \"embedded_issuer_global_id_in_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_global_id_in_1 histogram_function_wrapper.vhd(279) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(279): object \"embedded_issuer_global_id_in_1\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_global_id_in_2 histogram_function_wrapper.vhd(280) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(280): object \"embedded_issuer_global_id_in_2\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_group_id_in_0 histogram_function_wrapper.vhd(281) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(281): object \"embedded_issuer_group_id_in_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_group_id_in_1 histogram_function_wrapper.vhd(282) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(282): object \"embedded_issuer_group_id_in_1\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_group_id_in_2 histogram_function_wrapper.vhd(283) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(283): object \"embedded_issuer_group_id_in_2\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_local_id_in_0 histogram_function_wrapper.vhd(284) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(284): object \"embedded_issuer_local_id_in_0\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_local_id_in_1 histogram_function_wrapper.vhd(285) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(285): object \"embedded_issuer_local_id_in_1\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_local_id_in_2 histogram_function_wrapper.vhd(286) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(286): object \"embedded_issuer_local_id_in_2\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "embedded_issuer_workgroup_size histogram_function_wrapper.vhd(295) " "Verilog HDL or VHDL warning at histogram_function_wrapper.vhd(295): object \"embedded_issuer_workgroup_size\" assigned a value but never read" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435105511 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_embedded_workgroup_issuer_dspba system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_embedded_workgroup_issuer_dspba:theembedded_issuer " "Elaborating entity \"acl_embedded_workgroup_issuer_dspba\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_embedded_workgroup_issuer_dspba:theembedded_issuer\"" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "theembedded_issuer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_embedded_workgroup_issuer system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_embedded_workgroup_issuer_dspba:theembedded_issuer\|acl_embedded_workgroup_issuer:issuer_core " "Elaborating entity \"acl_embedded_workgroup_issuer\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_embedded_workgroup_issuer_dspba:theembedded_issuer\|acl_embedded_workgroup_issuer:issuer_core\"" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v" "issuer_core" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_embedded_workgroup_issuer_complex system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_embedded_workgroup_issuer_dspba:theembedded_issuer\|acl_embedded_workgroup_issuer:issuer_core\|acl_embedded_workgroup_issuer_complex:issuer " "Elaborating entity \"acl_embedded_workgroup_issuer_complex\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_embedded_workgroup_issuer_dspba:theembedded_issuer\|acl_embedded_workgroup_issuer:issuer_core\|acl_embedded_workgroup_issuer_complex:issuer\"" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer.v" "issuer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_embedded_workgroup_issuer_complex.v(141) " "Verilog HDL assignment warning at acl_embedded_workgroup_issuer_complex.v(141): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435105647 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|acl_embedded_workgroup_issuer_dspba:theembedded_issuer|acl_embedded_workgroup_issuer:issuer_core|acl_embedded_workgroup_issuer_complex:issuer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_function system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function " "Elaborating entity \"histogram_function\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\"" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "thehistogram_function" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B1_sr_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1_sr_0:thebb_histogram_B1_sr_0_aunroll_x " "Elaborating entity \"bb_histogram_B1_sr_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1_sr_0:thebb_histogram_B1_sr_0_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B1_sr_0_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1 " "Elaborating entity \"bb_histogram_B1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B1_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|histogram_B1_merge:thehistogram_B1_merge " "Elaborating entity \"histogram_B1_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|histogram_B1_merge:thehistogram_B1_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B1.vhd" "thehistogram_B1_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435105992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B1_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region " "Elaborating entity \"bb_histogram_B1_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B1.vhd" "thebb_histogram_B1_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_local_size_0_sync_buffer2_histogram7 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_syncbuf_local_size_0_sync_buffer2_histogram7:thei_syncbuf_local_size_0_sync_buffer2_histogram " "Elaborating entity \"i_syncbuf_local_size_0_sync_buffer2_histogram7\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_syncbuf_local_size_0_sync_buffer2_histogram7:thei_syncbuf_local_size_0_sync_buffer2_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" "thei_syncbuf_local_size_0_sync_buffer2_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_syncbuf_local_size_0_sync_buffer2_histogram7:thei_syncbuf_local_size_0_sync_buffer2_histogram\|acl_dspba_buffer:thei_syncbuf_local_size_0_sync_buffer2_histogram8 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_syncbuf_local_size_0_sync_buffer2_histogram7:thei_syncbuf_local_size_0_sync_buffer2_histogram\|acl_dspba_buffer:thei_syncbuf_local_size_0_sync_buffer2_histogram8\"" {  } { { "system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" "thei_syncbuf_local_size_0_sync_buffer2_histogram8" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_local_size_0_sync_buffer2_histogram7.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B1_merge_reg system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|histogram_B1_merge_reg:thehistogram_B1_merge_reg_aunroll_x " "Elaborating entity \"histogram_B1_merge_reg\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|histogram_B1_merge_reg:thehistogram_B1_merge_reg_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" "thehistogram_B1_merge_reg_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_store_unnamed_histogram0_histogram5 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram " "Elaborating entity \"i_store_unnamed_histogram0_histogram5\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" "thei_store_unnamed_histogram0_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\"" {  } { { "system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" "thei_store_unnamed_histogram0_histogram6" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_store_unnamed_histogram0_histogram5.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_std_synchronizer_nocut system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer " "Elaborating entity \"acl_std_synchronizer_nocut\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "GEN_SYNCHRONIZER.reset_synchronizer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435106259 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B1:thebb_histogram_B1|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram|lsu_top:thei_store_unnamed_histogram0_histogram6|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435106259 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B1:thebb_histogram_B1|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram|lsu_top:thei_store_unnamed_histogram0_histogram6|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106264 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435106266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_permute_address:u_permute_address\"" {  } { { "system/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_ll_fifo:nop_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|acl_ll_fifo:nop_fifo\"" {  } { { "system/synthesis/submodules/lsu_top.v" "nop_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\"" {  } { { "system/synthesis/submodules/lsu_top.v" "pipelined_write" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_pipelined.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|i_store_unnamed_histogram0_histogram5:thei_store_unnamed_histogram0_histogram\|lsu_top:thei_store_unnamed_histogram0_histogram6\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106311 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435106313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|acl_valid_fifo_counter:thebubble_out_i_syncbuf_local_size_0_sync_buffer2_histogram_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|bb_histogram_B1_stall_region:thebb_histogram_B1_stall_region\|acl_valid_fifo_counter:thebubble_out_i_syncbuf_local_size_0_sync_buffer2_histogram_1_reg\"" {  } { { "system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" "thebubble_out_i_syncbuf_local_size_0_sync_buffer2_histogram_1_reg" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1_stall_region.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B1_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|histogram_B1_branch:thehistogram_B1_branch " "Elaborating entity \"histogram_B1_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1:thebb_histogram_B1\|histogram_B1_branch:thehistogram_B1_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B1.vhd" "thehistogram_B1_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B1.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B3_sr_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x " "Elaborating entity \"bb_histogram_B3_sr_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B3_sr_0_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B3 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3 " "Elaborating entity \"bb_histogram_B3\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B3" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B3_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|histogram_B3_merge:thehistogram_B3_merge " "Elaborating entity \"histogram_B3_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|histogram_B3_merge:thehistogram_B3_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B3.vhd" "thehistogram_B3_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B3_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region " "Elaborating entity \"bb_histogram_B3_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B3.vhd" "thebb_histogram_B3_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B3_merge_reg system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_B3_merge_reg:thehistogram_B3_merge_reg_aunroll_x " "Elaborating entity \"histogram_B3_merge_reg\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_B3_merge_reg:thehistogram_B3_merge_reg_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thehistogram_B3_merge_reg_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_numdata_sync_buffer_histogram15 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_numdata_sync_buffer_histogram15:thei_syncbuf_numdata_sync_buffer_histogram " "Elaborating entity \"i_syncbuf_numdata_sync_buffer_histogram15\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_numdata_sync_buffer_histogram15:thei_syncbuf_numdata_sync_buffer_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thei_syncbuf_numdata_sync_buffer_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_data_sync_buffer_histogram12 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_data_sync_buffer_histogram12:thei_syncbuf_data_sync_buffer_histogram " "Elaborating entity \"i_syncbuf_data_sync_buffer_histogram12\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_data_sync_buffer_histogram12:thei_syncbuf_data_sync_buffer_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thei_syncbuf_data_sync_buffer_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_data_sync_buffer_histogram12:thei_syncbuf_data_sync_buffer_histogram\|acl_dspba_buffer:thei_syncbuf_data_sync_buffer_histogram13 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_data_sync_buffer_histogram12:thei_syncbuf_data_sync_buffer_histogram\|acl_dspba_buffer:thei_syncbuf_data_sync_buffer_histogram13\"" {  } { { "system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" "thei_syncbuf_data_sync_buffer_histogram13" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_syncbuf_data_sync_buffer_histogram12.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435106924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 126 " "Parameter \"lpm_numwords\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107156 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435107156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l6d1 " "Found entity 1: scfifo_l6d1" {  } { { "db/scfifo_l6d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_l6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l6d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated " "Elaborating entity \"scfifo_l6d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f9a1 " "Found entity 1: a_dpfifo_f9a1" {  } { { "db/a_dpfifo_f9a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f9a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo " "Elaborating entity \"a_dpfifo_f9a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\"" {  } { { "db/scfifo_l6d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_l6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bkn1 " "Found entity 1: altsyncram_bkn1" {  } { { "db/altsyncram_bkn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_bkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bkn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|altsyncram_bkn1:FIFOram " "Elaborating entity \"altsyncram_bkn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|altsyncram_bkn1:FIFOram\"" {  } { { "db/a_dpfifo_f9a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_f9a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_f9a1.tdf" "three_comparison" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cntr_jgb:rd_ptr_msb " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cntr_jgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_f9a1.tdf" "rd_ptr_msb" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_0h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cntr_0h7:usedw_counter " "Elaborating entity \"cntr_0h7\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cntr_0h7:usedw_counter\"" {  } { { "db/a_dpfifo_f9a1.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_kgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cntr_kgb:wr_ptr " "Elaborating entity \"cntr_kgb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist8_histogram_B3_merge_reg_aunroll_x_out_data_out_3_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_l6d1:auto_generated\|a_dpfifo_f9a1:dpfifo\|cntr_kgb:wr_ptr\"" {  } { { "db/a_dpfifo_f9a1.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_f9a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "theredist0_i_cmp1113_rm_histogram_c_125_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 126 " "Parameter \"lpm_numwords\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435107702 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435107702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_15d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_15d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_15d1 " "Found entity 1: scfifo_15d1" {  } { { "db/scfifo_15d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_15d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_15d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated " "Elaborating entity \"scfifo_15d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r7a1 " "Found entity 1: a_dpfifo_r7a1" {  } { { "db/a_dpfifo_r7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_r7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r7a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo " "Elaborating entity \"a_dpfifo_r7a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\"" {  } { { "db/scfifo_15d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_15d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hn1 " "Found entity 1: altsyncram_3hn1" {  } { { "db/altsyncram_3hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_3hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435107802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435107802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3hn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|altsyncram_3hn1:FIFOram " "Elaborating entity \"altsyncram_3hn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist0_i_cmp1113_rm_histogram_c_125_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_15d1:auto_generated\|a_dpfifo_r7a1:dpfifo\|altsyncram_3hn1:FIFOram\"" {  } { { "db/a_dpfifo_r7a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_r7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435107847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 127 " "Parameter \"lpm_numwords\" = \"127\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108049 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435108049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m6d1 " "Found entity 1: scfifo_m6d1" {  } { { "db/scfifo_m6d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_m6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435108092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435108092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m6d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated " "Elaborating entity \"scfifo_m6d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g9a1 " "Found entity 1: a_dpfifo_g9a1" {  } { { "db/a_dpfifo_g9a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_g9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435108101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435108101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g9a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo " "Elaborating entity \"a_dpfifo_g9a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo\"" {  } { { "db/scfifo_m6d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_m6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist11_histogram_B3_merge_reg_aunroll_x_out_data_out_6_126_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g9a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_g9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_global_size_0_sync_buffer_histogram23 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_global_size_0_sync_buffer_histogram23:thei_syncbuf_global_size_0_sync_buffer_histogram " "Elaborating entity \"i_syncbuf_global_size_0_sync_buffer_histogram23\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_global_size_0_sync_buffer_histogram23:thei_syncbuf_global_size_0_sync_buffer_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thei_syncbuf_global_size_0_sync_buffer_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_numdata_sync_buffer1_histogram25 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_numdata_sync_buffer1_histogram25:thei_syncbuf_numdata_sync_buffer1_histogram " "Elaborating entity \"i_syncbuf_numdata_sync_buffer1_histogram25\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_syncbuf_numdata_sync_buffer1_histogram25:thei_syncbuf_numdata_sync_buffer1_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thei_syncbuf_numdata_sync_buffer1_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 125 " "Parameter \"lpm_numwords\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435108929 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435108929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k6d1 " "Found entity 1: scfifo_k6d1" {  } { { "db/scfifo_k6d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_k6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435108970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435108970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k6d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_k6d1:auto_generated " "Elaborating entity \"scfifo_k6d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_k6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e9a1 " "Found entity 1: a_dpfifo_e9a1" {  } { { "db/a_dpfifo_e9a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_e9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435108980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435108980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e9a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_k6d1:auto_generated\|a_dpfifo_e9a1:dpfifo " "Elaborating entity \"a_dpfifo_e9a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_k6d1:auto_generated\|a_dpfifo_e9a1:dpfifo\"" {  } { { "db/scfifo_k6d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_k6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_k6d1:auto_generated\|a_dpfifo_e9a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist3_histogram_B3_merge_reg_aunroll_x_out_data_out_0_124_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_k6d1:auto_generated\|a_dpfifo_e9a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_e9a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_e9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435108993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(150) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109024 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(154) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109024 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(232) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109026 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(234) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109026 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_4_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(150) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109035 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(154) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109035 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(232) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109037 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(234) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_valid_fifo_counter.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109037 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B3_merge_reg_aunroll_x_3_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 120 " "Parameter \"lpm_numwords\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109297 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435109297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n6d1 " "Found entity 1: scfifo_n6d1" {  } { { "db/scfifo_n6d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_n6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435109338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435109338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n6d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated " "Elaborating entity \"scfifo_n6d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h9a1 " "Found entity 1: a_dpfifo_h9a1" {  } { { "db/a_dpfifo_h9a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_h9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435109348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435109348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h9a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\|a_dpfifo_h9a1:dpfifo " "Elaborating entity \"a_dpfifo_h9a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\|a_dpfifo_h9a1:dpfifo\"" {  } { { "db/scfifo_n6d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_n6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lkn1 " "Found entity 1: altsyncram_lkn1" {  } { { "db/altsyncram_lkn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435109412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435109412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lkn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\|a_dpfifo_h9a1:dpfifo\|altsyncram_lkn1:FIFOram " "Elaborating entity \"altsyncram_lkn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\|a_dpfifo_h9a1:dpfifo\|altsyncram_lkn1:FIFOram\"" {  } { { "db/a_dpfifo_h9a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_h9a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\|a_dpfifo_h9a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist5_histogram_B3_merge_reg_aunroll_x_out_data_out_2_119_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_n6d1:auto_generated\|a_dpfifo_h9a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_h9a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_h9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_load_unnamed_histogram3_histogram18 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram " "Elaborating entity \"i_load_unnamed_histogram3_histogram18\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thei_load_unnamed_histogram3_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readdata_reg_unnamed_histogram3_histogram0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|readdata_reg_unnamed_histogram3_histogram0:thereaddata_reg_unnamed_histogram3_histogram0 " "Elaborating entity \"readdata_reg_unnamed_histogram3_histogram0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|readdata_reg_unnamed_histogram3_histogram0:thereaddata_reg_unnamed_histogram3_histogram0\"" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" "thereaddata_reg_unnamed_histogram3_histogram0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\"" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" "thei_load_unnamed_histogram3_histogram19" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram3_histogram18.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109538 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(243) " "Output port \"o_input_fifo_depth\" at lsu_top.v(243) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435109548 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_permute_address:u_permute_address\"" {  } { { "system/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_read system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read " "Elaborating entity \"lsu_bursting_read\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "bursting_read" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109589 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_addr_next_hold lsu_bursting_load_stores.v(108) " "Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 108 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1601435109591 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "cache \"M20K\" lsu_bursting_load_stores.v(110) " "Verilog HDL warning at lsu_bursting_load_stores.v(110): can't infer memory for variable 'cache' with attribute '\"M20K\"'." {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1601435109591 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift lsu_bursting_load_stores.v(130) " "Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 130 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1601435109607 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_consecutive lsu_bursting_load_stores.v(134) " "Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 134 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1601435109607 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_cache_addr lsu_bursting_load_stores.v(143) " "Verilog HDL warning at lsu_bursting_load_stores.v(143): object R_cache_addr used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 143 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1601435109607 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_addr_next_hold 0 lsu_bursting_load_stores.v(108) " "Net \"R_addr_next_hold\" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601435109626 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 lsu_bursting_load_stores.v(130) " "Net \"shift\" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601435109627 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_consecutive\[0\] 0 lsu_bursting_load_stores.v(134) " "Net \"R_consecutive\[0\]\" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 134 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601435109627 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_cache_addr 0 lsu_bursting_load_stores.v(143) " "Net \"R_cache_addr\" at lsu_bursting_load_stores.v(143) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601435109627 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_active lsu_bursting_load_stores.v(84) " "Output port \"o_active\" at lsu_bursting_load_stores.v(84) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435109627 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_unaligned_reqs lsu_bursting_load_stores.v(96) " "Output port \"extra_unaligned_reqs\" at lsu_bursting_load_stores.v(96) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601435109627 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_io_pipeline system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline " "Elaborating entity \"acl_io_pipeline\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_PIPE_INPUT.in_pipeline" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stall_free_coalescer system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer " "Elaborating entity \"acl_stall_free_coalescer\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "coalescer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(1038) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1038): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109655 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lsu_bursting_load_stores.v(1041) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1041): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109655 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(1044) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1044): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109655 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1051) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1051): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109655 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_pipelined_read system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read " "Elaborating entity \"lsu_bursting_pipelined_read\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "pipelined_read" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 4 lsu_bursting_load_stores.v(813) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(813): truncated value with size 13 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109677 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 lsu_bursting_load_stores.v(881) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(881): truncated value with size 256 to match size of target (32)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435109678 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram|lsu_top:thei_load_unnamed_histogram3_histogram19|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_WORD_OFFSET_FIFO.offset_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 603 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 246 " "Parameter \"almost_full_value\" = \"246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435109900 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 603 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435109900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0pc1 " "Found entity 1: scfifo_0pc1" {  } { { "db/scfifo_0pc1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_0pc1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435109942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435109942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0pc1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated " "Elaborating entity \"scfifo_0pc1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_maa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_maa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_maa1 " "Found entity 1: a_dpfifo_maa1" {  } { { "db/a_dpfifo_maa1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_maa1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435109953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435109953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_maa1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo " "Elaborating entity \"a_dpfifo_maa1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\"" {  } { { "db/scfifo_0pc1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_0pc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435109955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhn1 " "Found entity 1: altsyncram_fhn1" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_fhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|altsyncram_fhn1:FIFOram " "Elaborating entity \"altsyncram_fhn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|altsyncram_fhn1:FIFOram\"" {  } { { "db/a_dpfifo_maa1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_maa1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_maa1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_maa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_maa1.tdf" "two_comparison" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_maa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_maa1.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_maa1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_maa1.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_maa1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "rd_request_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 20 " "Parameter \"almost_full_value\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 3 " "Parameter \"almost_empty_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435110413 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435110413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t3g1 " "Found entity 1: scfifo_t3g1" {  } { { "db/scfifo_t3g1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_t3g1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t3g1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated " "Elaborating entity \"scfifo_t3g1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5ca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5ca1 " "Found entity 1: a_dpfifo_5ca1" {  } { { "db/a_dpfifo_5ca1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_5ca1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5ca1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo " "Elaborating entity \"a_dpfifo_5ca1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\"" {  } { { "db/scfifo_t3g1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_t3g1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dkn1 " "Found entity 1: altsyncram_dkn1" {  } { { "db/altsyncram_dkn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_dkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435110533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435110533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dkn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\|altsyncram_dkn1:FIFOram " "Elaborating entity \"altsyncram_dkn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\|altsyncram_dkn1:FIFOram\"" {  } { { "db/a_dpfifo_5ca1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_5ca1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435110538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "rd_back_wfifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 246 " "Parameter \"almost_full_value\" = \"246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435111122 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_bursting_load_stores.v" 935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435111122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k7b1 " "Found entity 1: scfifo_k7b1" {  } { { "db/scfifo_k7b1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_k7b1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435111223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435111223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k7b1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_k7b1:auto_generated " "Elaborating entity \"scfifo_k7b1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_k7b1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4d91 " "Found entity 1: a_dpfifo_4d91" {  } { { "db/a_dpfifo_4d91.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_4d91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435111249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435111249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4d91 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_k7b1:auto_generated\|a_dpfifo_4d91:dpfifo " "Elaborating entity \"a_dpfifo_4d91\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_k7b1:auto_generated\|a_dpfifo_4d91:dpfifo\"" {  } { { "db/scfifo_k7b1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_k7b1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1on1 " "Found entity 1: altsyncram_1on1" {  } { { "db/altsyncram_1on1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1on1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435111498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435111498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1on1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_k7b1:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_1on1:FIFOram " "Elaborating entity \"altsyncram_1on1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_load_unnamed_histogram3_histogram18:thei_load_unnamed_histogram3_histogram\|lsu_top:thei_load_unnamed_histogram3_histogram19\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_k7b1:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_1on1:FIFOram\"" {  } { { "db/a_dpfifo_4d91.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_4d91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435111965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 119 " "Parameter \"lpm_numwords\" = \"119\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435112470 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435112470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_35d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_35d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_35d1 " "Found entity 1: scfifo_35d1" {  } { { "db/scfifo_35d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_35d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435112595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435112595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_35d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated " "Elaborating entity \"scfifo_35d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t7a1 " "Found entity 1: a_dpfifo_t7a1" {  } { { "db/a_dpfifo_t7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_t7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435112618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435112618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t7a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo " "Elaborating entity \"a_dpfifo_t7a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\"" {  } { { "db/scfifo_35d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_35d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|acl_data_fifo:theredist1_i_cmp1113_phi_decision21_xor_rm_histogram_q_118_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_35d1:auto_generated\|a_dpfifo_t7a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t7a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_t7a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_unknown_call1819_histogram21 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram " "Elaborating entity \"i_unknown_call1819_histogram21\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" "thei_unknown_call1819_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3_stall_region.vhd" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readdata_reg_call1819_histogram1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|readdata_reg_call1819_histogram1:thereaddata_reg_call1819_histogram1 " "Elaborating entity \"readdata_reg_call1819_histogram1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|readdata_reg_call1819_histogram1:thereaddata_reg_call1819_histogram1\"" {  } { { "system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" "thereaddata_reg_call1819_histogram1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\"" {  } { { "system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" "thei_unknown_call1819_histogram22" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call1819_histogram21.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|acl_ll_fifo:nop_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|acl_ll_fifo:nop_fifo\"" {  } { { "system/synthesis/submodules/lsu_top.v" "nop_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_atomic_pipelined system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined " "Elaborating entity \"lsu_atomic_pipelined\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\"" {  } { { "system/synthesis/submodules/lsu_top.v" "atomic_pipelined" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 lsu_atomic.v(374) " "Verilog HDL assignment warning at lsu_atomic.v(374): truncated value with size 128 to match size of target (32)" {  } { { "system/synthesis/submodules/lsu_atomic.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_atomic.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435112931 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B3:thebb_histogram_B3|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram|lsu_top:thei_unknown_call1819_histogram22|lsu_atomic_pipelined:atomic_pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\"" {  } { { "system/synthesis/submodules/lsu_atomic.v" "data_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_atomic.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435112958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435113479 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435113479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f3d1 " "Found entity 1: scfifo_f3d1" {  } { { "db/scfifo_f3d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_f3d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435113580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435113580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f3d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated " "Elaborating entity \"scfifo_f3d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_96a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_96a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_96a1 " "Found entity 1: a_dpfifo_96a1" {  } { { "db/a_dpfifo_96a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435113604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435113604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_96a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo " "Elaborating entity \"a_dpfifo_96a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\"" {  } { { "db/scfifo_f3d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_f3d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdn1 " "Found entity 1: altsyncram_tdn1" {  } { { "db/altsyncram_tdn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_tdn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435113752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435113752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|altsyncram_tdn1:FIFOram " "Elaborating entity \"altsyncram_tdn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|altsyncram_tdn1:FIFOram\"" {  } { { "db/a_dpfifo_96a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435113934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435113934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_96a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_96a1.tdf" "three_comparison" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_96a1.tdf" "rd_ptr_msb" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435113974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435114080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435114080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_96a1.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435114198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435114198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|bb_histogram_B3_stall_region:thebb_histogram_B3_stall_region\|i_unknown_call1819_histogram21:thei_unknown_call1819_histogram\|lsu_top:thei_unknown_call1819_histogram22\|lsu_atomic_pipelined:atomic_pipelined\|acl_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_f3d1:auto_generated\|a_dpfifo_96a1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_96a1.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_96a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B3_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|histogram_B3_branch:thehistogram_B3_branch " "Elaborating entity \"histogram_B3_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3:thebb_histogram_B3\|histogram_B3_branch:thehistogram_B3_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B3.vhd" "thehistogram_B3_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B3.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B5_sr_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5_sr_0:thebb_histogram_B5_sr_0_aunroll_x " "Elaborating entity \"bb_histogram_B5_sr_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5_sr_0:thebb_histogram_B5_sr_0_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B5_sr_0_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B5 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5 " "Elaborating entity \"bb_histogram_B5\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B5" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B5_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|histogram_B5_merge:thehistogram_B5_merge " "Elaborating entity \"histogram_B5_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|histogram_B5_merge:thehistogram_B5_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B5.vhd" "thehistogram_B5_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B5_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region " "Elaborating entity \"bb_histogram_B5_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B5.vhd" "thebb_histogram_B5_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435114791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435115322 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435115322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_05d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_05d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_05d1 " "Found entity 1: scfifo_05d1" {  } { { "db/scfifo_05d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_05d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435115420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435115420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_05d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated " "Elaborating entity \"scfifo_05d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q7a1 " "Found entity 1: a_dpfifo_q7a1" {  } { { "db/a_dpfifo_q7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_q7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435115439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435115439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q7a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo " "Elaborating entity \"a_dpfifo_q7a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\"" {  } { { "db/scfifo_05d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_05d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgn1 " "Found entity 1: altsyncram_tgn1" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_tgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435115564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435115564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|altsyncram_tgn1:FIFOram " "Elaborating entity \"altsyncram_tgn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|altsyncram_tgn1:FIFOram\"" {  } { { "db/a_dpfifo_q7a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_q7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435115711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435115711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q7a1.tdf" "almost_full_comparer" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_q7a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_q7a1.tdf" "three_comparison" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_q7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435115838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435115838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_q7a1.tdf" "usedw_counter" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_q7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435115925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435115925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist5_histogram_B5_merge_reg_aunroll_x_out_data_out_4_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_05d1:auto_generated\|a_dpfifo_q7a1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_q7a1.tdf" "wr_ptr" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_q7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435115929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\"" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435116520 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435116520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_55d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_55d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_55d1 " "Found entity 1: scfifo_55d1" {  } { { "db/scfifo_55d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_55d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435116571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435116571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_55d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated " "Elaborating entity \"scfifo_55d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v7a1 " "Found entity 1: a_dpfifo_v7a1" {  } { { "db/a_dpfifo_v7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_v7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435116587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435116587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v7a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo " "Elaborating entity \"a_dpfifo_v7a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\"" {  } { { "db/scfifo_55d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_55d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_7hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435116663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435116663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|acl_data_fifo:theredist3_histogram_B5_merge_reg_aunroll_x_out_data_out_2_15_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_v7a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_v7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B5_merge_reg system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|histogram_B5_merge_reg:thehistogram_B5_merge_reg_aunroll_x " "Elaborating entity \"histogram_B5_merge_reg\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|histogram_B5_merge_reg:thehistogram_B5_merge_reg_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "thehistogram_B5_merge_reg_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435116984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_for_body31_histogram_c0_enter_histogram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x " "Elaborating entity \"i_sfc_c0_for_body31_histogram_c0_enter_histogram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\"" {  } { { "system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" "thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist7_sync_in_aunroll_x_in_i_valid_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist7_sync_in_aunroll_x_in_i_valid_3\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist7_sync_in_aunroll_x_in_i_valid_3" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist8_sync_in_aunroll_x_in_i_valid_5 " "Elaborating entity \"dspba_delay\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist8_sync_in_aunroll_x_in_i_valid_5\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist8_sync_in_aunroll_x_in_i_valid_5" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_local_size_0_sync_buffer_histogram40 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_syncbuf_local_size_0_sync_buffer_histogram40:thei_syncbuf_local_size_0_sync_buffer_histogram " "Elaborating entity \"i_syncbuf_local_size_0_sync_buffer_histogram40\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_syncbuf_local_size_0_sync_buffer_histogram40:thei_syncbuf_local_size_0_sync_buffer_histogram\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "thei_syncbuf_local_size_0_sync_buffer_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 418 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117222 ""}  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 418 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435117222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_f914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_f914 " "Found entity 1: altera_syncram_f914" {  } { { "db/altera_syncram_f914.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altera_syncram_f914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435117265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435117265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_f914 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\|altera_syncram_f914:auto_generated " "Elaborating entity \"altera_syncram_f914\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\|altera_syncram_f914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmb4 " "Found entity 1: altsyncram_gmb4" {  } { { "db/altsyncram_gmb4.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_gmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435117315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435117315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmb4 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1 " "Elaborating entity \"altsyncram_gmb4\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist6_sync_in_aunroll_x_in_c0_eni3_1_3_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\"" {  } { { "db/altera_syncram_f914.tdf" "altsyncram1" { Text "/home/diego/vitis_opencl/hist/hist/db/altera_syncram_f914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist10_bgTrunc_i_add40_histogram_sel_x_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist10_bgTrunc_i_add40_histogram_sel_x_b_1\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist10_bgTrunc_i_add40_histogram_sel_x_b_1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist4_i_cmp15_rm4_histogram_c_5 " "Elaborating entity \"dspba_delay\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist4_i_cmp15_rm4_histogram_c_5\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist4_i_cmp15_rm4_histogram_c_5" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_load_unnamed_histogram5_histogram38 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_load_unnamed_histogram5_histogram38:thei_load_unnamed_histogram5_histogram " "Elaborating entity \"i_load_unnamed_histogram5_histogram38\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_load_unnamed_histogram5_histogram38:thei_load_unnamed_histogram5_histogram\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "thei_load_unnamed_histogram5_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_load_unnamed_histogram5_histogram38:thei_load_unnamed_histogram5_histogram\|lsu_top:thei_load_unnamed_histogram5_histogram39 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_load_unnamed_histogram5_histogram38:thei_load_unnamed_histogram5_histogram\|lsu_top:thei_load_unnamed_histogram5_histogram39\"" {  } { { "system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" "thei_load_unnamed_histogram5_histogram39" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_load_unnamed_histogram5_histogram38.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_load_unnamed_histogram5_histogram38:thei_load_unnamed_histogram5_histogram\|lsu_top:thei_load_unnamed_histogram5_histogram39\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_load_unnamed_histogram5_histogram38:thei_load_unnamed_histogram5_histogram\|lsu_top:thei_load_unnamed_histogram5_histogram39\|lsu_pipelined_read:pipelined_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "pipelined_read" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435117665 ""}  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435117665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_b914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_b914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_b914 " "Found entity 1: altera_syncram_b914" {  } { { "db/altera_syncram_b914.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altera_syncram_b914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435117773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435117773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_b914 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\|altera_syncram_b914:auto_generated " "Elaborating entity \"altera_syncram_b914\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\|altera_syncram_b914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmb4 " "Found entity 1: altsyncram_cmb4" {  } { { "db/altsyncram_cmb4.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_cmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435117904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435117904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmb4 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\|altera_syncram_b914:auto_generated\|altsyncram_cmb4:altsyncram1 " "Elaborating entity \"altsyncram_cmb4\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist1_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_c_4_mem_dmem\|altera_syncram_b914:auto_generated\|altsyncram_cmb4:altsyncram1\"" {  } { { "db/altera_syncram_b914.tdf" "altsyncram1" { Text "/home/diego/vitis_opencl/hist/hist/db/altera_syncram_b914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435117911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 813 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118019 ""}  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 813 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435118019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_r914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_r914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_r914 " "Found entity 1: altera_syncram_r914" {  } { { "db/altera_syncram_r914.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altera_syncram_r914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435118137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435118137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_r914 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\|altera_syncram_r914:auto_generated " "Elaborating entity \"altera_syncram_r914\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\|altera_syncram_r914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smb4 " "Found entity 1: altsyncram_smb4" {  } { { "db/altsyncram_smb4.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_smb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435118249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435118249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smb4 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\|altera_syncram_r914:auto_generated\|altsyncram_smb4:altsyncram1 " "Elaborating entity \"altsyncram_smb4\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|altera_syncram:redist2_i_arrayidx33_histogram_histogram35_mult_x_bs1_merged_bit_select_d_4_mem_dmem\|altera_syncram_r914:auto_generated\|altsyncram_smb4:altsyncram1\"" {  } { { "db/altera_syncram_r914.tdf" "altsyncram1" { Text "/home/diego/vitis_opencl/hist/hist/db/altera_syncram_r914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist9_i_arrayidx33_histogram_histogram35_trunc_sel_x_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|dspba_delay:redist9_i_arrayidx33_histogram_histogram35_trunc_sel_x_b_1\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "redist9_i_arrayidx33_histogram_histogram35_trunc_sel_x_b_1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_syncbuf_histogram_sync_buffer_histogram33 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_syncbuf_histogram_sync_buffer_histogram33:thei_syncbuf_histogram_sync_buffer_histogram " "Elaborating entity \"i_syncbuf_histogram_sync_buffer_histogram33\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31:thei_sfc_logic_c0_for_body31_histogram_c0_enter_histogram31_aunroll_x\|i_syncbuf_histogram_sync_buffer_histogram33:thei_syncbuf_histogram_sync_buffer_histogram\"" {  } { { "system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" "thei_syncbuf_histogram_sync_buffer_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_logic_c0_for_body31_histogram_c0_eA0Znter_histogram31.vhd" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\"" {  } { { "system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" "thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_sfc_c0_for_body31_histogram_c0_enter_histogram.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\"" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" "thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\"" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" "thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zgram48_data_fifo.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435118987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435118988 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435118988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o6d1 " "Found entity 1: scfifo_o6d1" {  } { { "db/scfifo_o6d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_o6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435119046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435119046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o6d1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated " "Elaborating entity \"scfifo_o6d1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i9a1 " "Found entity 1: a_dpfifo_i9a1" {  } { { "db/a_dpfifo_i9a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_i9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435119068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435119068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i9a1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo " "Elaborating entity \"a_dpfifo_i9a1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\"" {  } { { "db/scfifo_o6d1.tdf" "dpfifo" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_o6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekn1 " "Found entity 1: altsyncram_ekn1" {  } { { "db/altsyncram_ekn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_ekn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435119210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435119210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekn1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|altsyncram_ekn1:FIFOram " "Elaborating entity \"altsyncram_ekn1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram48_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram49\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|altsyncram_ekn1:FIFOram\"" {  } { { "db/a_dpfifo_i9a1.tdf" "FIFOram" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_i9a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector " "Elaborating entity \"i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\"" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" "thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zexit_histogram44.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\"" {  } { { "system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" "thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body31_histogram_cA0Zam_full_detector.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(144) " "Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_full_detector.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_full_detector.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435119450 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B5:thebb_histogram_B5|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(155) " "Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_full_detector.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_full_detector.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435119450 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B5:thebb_histogram_B5|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(157) " "Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_full_detector.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_full_detector.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435119451 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B5:thebb_histogram_B5|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/acl_full_detector.v" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_full_detector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_sfc_c0_for_body31_histogram_c0_enter_histogram:thei_sfc_c0_for_body31_histogram_c0_enter_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram44:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_aunroll_x\|i_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body31_histogram_c0_exit_histogram_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_unknown_call36_histogram45 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram " "Elaborating entity \"i_unknown_call36_histogram45\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" "thei_unknown_call36_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5_stall_region.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readdata_reg_call36_histogram3 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|readdata_reg_call36_histogram3:thereaddata_reg_call36_histogram3 " "Elaborating entity \"readdata_reg_call36_histogram3\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|readdata_reg_call36_histogram3:thereaddata_reg_call36_histogram3\"" {  } { { "system/synthesis/submodules/i_unknown_call36_histogram45.vhd" "thereaddata_reg_call36_histogram3" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call36_histogram45.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|lsu_top:thei_unknown_call36_histogram46 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|lsu_top:thei_unknown_call36_histogram46\"" {  } { { "system/synthesis/submodules/i_unknown_call36_histogram45.vhd" "thei_unknown_call36_histogram46" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_unknown_call36_histogram45.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_atomic_pipelined system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|lsu_top:thei_unknown_call36_histogram46\|lsu_atomic_pipelined:atomic_pipelined " "Elaborating entity \"lsu_atomic_pipelined\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|lsu_top:thei_unknown_call36_histogram46\|lsu_atomic_pipelined:atomic_pipelined\"" {  } { { "system/synthesis/submodules/lsu_top.v" "atomic_pipelined" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_top.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_atomic.v(384) " "Verilog HDL assignment warning at lsu_atomic.v(384): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_atomic.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_atomic.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435119647 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B5:thebb_histogram_B5|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region|i_unknown_call36_histogram45:thei_unknown_call36_histogram|lsu_top:thei_unknown_call36_histogram46|lsu_atomic_pipelined:atomic_pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|lsu_top:thei_unknown_call36_histogram46\|lsu_atomic_pipelined:atomic_pipelined\|acl_ll_fifo:req_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|bb_histogram_B5_stall_region:thebb_histogram_B5_stall_region\|i_unknown_call36_histogram45:thei_unknown_call36_histogram\|lsu_top:thei_unknown_call36_histogram46\|lsu_atomic_pipelined:atomic_pipelined\|acl_ll_fifo:req_fifo\"" {  } { { "system/synthesis/submodules/lsu_atomic.v" "req_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/lsu_atomic.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B5_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|histogram_B5_branch:thehistogram_B5_branch " "Elaborating entity \"histogram_B5_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5:thebb_histogram_B5\|histogram_B5_branch:thehistogram_B5_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B5.vhd" "thehistogram_B5_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B5.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B5_sr_1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5_sr_1:thebb_histogram_B5_sr_1_aunroll_x " "Elaborating entity \"bb_histogram_B5_sr_1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B5_sr_1:thebb_histogram_B5_sr_1_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B5_sr_1_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435119978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_limiter_histogram2 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram2:theloop_limiter_histogram2 " "Elaborating entity \"loop_limiter_histogram2\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram2:theloop_limiter_histogram2\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "theloop_limiter_histogram2" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram2:theloop_limiter_histogram2\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram2:theloop_limiter_histogram2\|acl_loop_limiter:thelimiter\"" {  } { { "system/synthesis/submodules/loop_limiter_histogram2.vhd" "thelimiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram2.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_loop_limiter.v(69) " "Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120040 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram2:theloop_limiter_histogram2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_loop_limiter.v(70) " "Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120040 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram2:theloop_limiter_histogram2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_loop_limiter.v(101) " "Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120041 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram2:theloop_limiter_histogram2|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B4 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4 " "Elaborating entity \"bb_histogram_B4\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B4" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B4_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|histogram_B4_merge:thehistogram_B4_merge " "Elaborating entity \"histogram_B4_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|histogram_B4_merge:thehistogram_B4_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B4.vhd" "thehistogram_B4_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B4_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region " "Elaborating entity \"bb_histogram_B4_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B4.vhd" "thebb_histogram_B4_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_rbar_unnamed_histogram4_histogram29 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x " "Elaborating entity \"i_rbar_unnamed_histogram4_histogram29\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" "thei_rbar_unnamed_histogram4_histogram_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4_stall_region.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_barrier system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30 " "Elaborating entity \"acl_barrier\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\"" {  } { { "system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" "thei_rbar_unnamed_histogram4_histogram30" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_rbar_unnamed_histogram4_histogram29.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_barrier.v(100) " "Verilog HDL assignment warning at acl_barrier.v(100): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_barrier.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_barrier.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120166 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo_reorder system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder " "Elaborating entity \"acl_fifo_reorder\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\"" {  } { { "system/synthesis/submodules/acl_barrier.v" "barrier_fifo_reorder" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_barrier.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 acl_fifo_reorder.v(98) " "Verilog HDL assignment warning at acl_fifo_reorder.v(98): truncated value with size 32 to match size of target (12)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120199 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 acl_fifo_reorder.v(100) " "Verilog HDL assignment warning at acl_fifo_reorder.v(100): truncated value with size 32 to match size of target (12)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120200 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "acl_fifo_reorder.v(96) " "Verilog HDL Case Statement information at acl_fifo_reorder.v(96): all case item expressions in this case statement are onehot" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1601435120200 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 acl_fifo_reorder.v(122) " "Verilog HDL assignment warning at acl_fifo_reorder.v(122): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120200 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 acl_fifo_reorder.v(126) " "Verilog HDL assignment warning at acl_fifo_reorder.v(126): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120200 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 acl_fifo_reorder.v(128) " "Verilog HDL assignment warning at acl_fifo_reorder.v(128): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120201 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out acl_fifo_reorder.v(189) " "Verilog HDL Always Construct warning at acl_fifo_reorder.v(189): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601435120202 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[3\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120205 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[4\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120205 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[5\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120205 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[6\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120205 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[7\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120205 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[8\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120205 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[9\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[10\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[11\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[12\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[13\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[14\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[15\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[16\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[17\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[18\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[19\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[20\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120206 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[21\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[22\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[23\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[24\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[25\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[26\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[27\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[28\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[29\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[30\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[31\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120207 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[40\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[40\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[41\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[41\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[42\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[42\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[43\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[43\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[44\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[44\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[45\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[45\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[46\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[46\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[47\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[47\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[48\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[48\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[49\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[49\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[50\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[50\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[51\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[51\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120208 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[52\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[52\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[53\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[53\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[54\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[54\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[55\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[55\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[56\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[56\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[57\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[57\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[58\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[58\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[59\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[59\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[60\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[60\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[61\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[61\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[62\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[62\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[63\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[63\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120209 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B4:thebb_histogram_B4|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram4_histogram30|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\"" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "altsyncram_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\"" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b DONT_CARE " "Parameter \"read_during_write_mode_port_b\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435120354 ""}  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435120354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qc62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qc62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qc62 " "Found entity 1: altsyncram_qc62" {  } { { "db/altsyncram_qc62.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_qc62.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435120448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qc62 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\|altsyncram_qc62:auto_generated " "Elaborating entity \"altsyncram_qc62\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|bb_histogram_B4_stall_region:thebb_histogram_B4_stall_region\|i_rbar_unnamed_histogram4_histogram29:thei_rbar_unnamed_histogram4_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram4_histogram30\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\|altsyncram_qc62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B4_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|histogram_B4_branch:thehistogram_B4_branch " "Elaborating entity \"histogram_B4_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4:thebb_histogram_B4\|histogram_B4_branch:thehistogram_B4_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B4.vhd" "thehistogram_B4_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B4.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B4_sr_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4_sr_0:thebb_histogram_B4_sr_0_aunroll_x " "Elaborating entity \"bb_histogram_B4_sr_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B4_sr_0:thebb_histogram_B4_sr_0_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B4_sr_0_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B3_sr_1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3_sr_1:thebb_histogram_B3_sr_1_aunroll_x " "Elaborating entity \"bb_histogram_B3_sr_1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B3_sr_1:thebb_histogram_B3_sr_1_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B3_sr_1_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_limiter_histogram1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram1:theloop_limiter_histogram1 " "Elaborating entity \"loop_limiter_histogram1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram1:theloop_limiter_histogram1\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "theloop_limiter_histogram1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram1:theloop_limiter_histogram1\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram1:theloop_limiter_histogram1\|acl_loop_limiter:thelimiter\"" {  } { { "system/synthesis/submodules/loop_limiter_histogram1.vhd" "thelimiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram1.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_loop_limiter.v(69) " "Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120659 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram1:theloop_limiter_histogram1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_loop_limiter.v(70) " "Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120659 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram1:theloop_limiter_histogram1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_loop_limiter.v(101) " "Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120660 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram1:theloop_limiter_histogram1|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B2 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2 " "Elaborating entity \"bb_histogram_B2\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B2" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B2_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|histogram_B2_merge:thehistogram_B2_merge " "Elaborating entity \"histogram_B2_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|histogram_B2_merge:thehistogram_B2_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B2.vhd" "thehistogram_B2_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B2_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region " "Elaborating entity \"bb_histogram_B2_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B2.vhd" "thebb_histogram_B2_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_rbar_unnamed_histogram1_histogram10 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x " "Elaborating entity \"i_rbar_unnamed_histogram1_histogram10\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" "thei_rbar_unnamed_histogram1_histogram_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2_stall_region.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_barrier system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11 " "Elaborating entity \"acl_barrier\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\"" {  } { { "system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" "thei_rbar_unnamed_histogram1_histogram11" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_rbar_unnamed_histogram1_histogram10.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_barrier.v(100) " "Verilog HDL assignment warning at acl_barrier.v(100): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_barrier.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_barrier.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120796 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo_reorder system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder " "Elaborating entity \"acl_fifo_reorder\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\"" {  } { { "system/synthesis/submodules/acl_barrier.v" "barrier_fifo_reorder" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_barrier.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435120846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 acl_fifo_reorder.v(98) " "Verilog HDL assignment warning at acl_fifo_reorder.v(98): truncated value with size 32 to match size of target (12)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120849 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 acl_fifo_reorder.v(100) " "Verilog HDL assignment warning at acl_fifo_reorder.v(100): truncated value with size 32 to match size of target (12)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120849 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "acl_fifo_reorder.v(96) " "Verilog HDL Case Statement information at acl_fifo_reorder.v(96): all case item expressions in this case statement are onehot" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1601435120849 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 acl_fifo_reorder.v(122) " "Verilog HDL assignment warning at acl_fifo_reorder.v(122): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120851 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 acl_fifo_reorder.v(126) " "Verilog HDL assignment warning at acl_fifo_reorder.v(126): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120851 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 acl_fifo_reorder.v(128) " "Verilog HDL assignment warning at acl_fifo_reorder.v(128): truncated value with size 32 to match size of target (11)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435120852 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out acl_fifo_reorder.v(189) " "Verilog HDL Always Construct warning at acl_fifo_reorder.v(189): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601435120856 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[3\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120864 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[4\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120864 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[5\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[6\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[7\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[8\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[9\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[10\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[11\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[12\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[13\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[14\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[15\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[16\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[17\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[18\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[19\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120866 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[20\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[21\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[22\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[23\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[24\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[25\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[26\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120867 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[27\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120868 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[28\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120868 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[29\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120868 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[30\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120868 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[31\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120868 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[40\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[40\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[41\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[41\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[42\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[42\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[43\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[43\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[44\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[44\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[45\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[45\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[46\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[46\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120869 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[47\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[47\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[48\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[48\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[49\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[49\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[50\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[50\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[51\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[51\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[52\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[52\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[53\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[53\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120870 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[54\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[54\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[55\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[55\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[56\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[56\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[57\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[57\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[58\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[58\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[59\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[59\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[60\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[60\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[61\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[61\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120871 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[62\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[62\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120872 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[63\] acl_fifo_reorder.v(189) " "Inferred latch for \"addr_out\[63\]\" at acl_fifo_reorder.v(189)" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435120872 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|bb_histogram_B2:thebb_histogram_B2|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x|acl_barrier:thei_rbar_unnamed_histogram1_histogram11|acl_fifo_reorder:barrier_fifo_reorder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\"" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "altsyncram_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\"" {  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b DONT_CARE " "Parameter \"read_during_write_mode_port_b\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 160 " "Parameter \"width_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 160 " "Parameter \"width_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121041 ""}  } { { "system/synthesis/submodules/acl_fifo_reorder.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo_reorder.v" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435121041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ic62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ic62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ic62 " "Found entity 1: altsyncram_ic62" {  } { { "db/altsyncram_ic62.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_ic62.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435121125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435121125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ic62 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\|altsyncram_ic62:auto_generated " "Elaborating entity \"altsyncram_ic62\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|bb_histogram_B2_stall_region:thebb_histogram_B2_stall_region\|i_rbar_unnamed_histogram1_histogram10:thei_rbar_unnamed_histogram1_histogram_aunroll_x\|acl_barrier:thei_rbar_unnamed_histogram1_histogram11\|acl_fifo_reorder:barrier_fifo_reorder\|altsyncram:altsyncram_component\|altsyncram_ic62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B2_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|histogram_B2_branch:thehistogram_B2_branch " "Elaborating entity \"histogram_B2_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2:thebb_histogram_B2\|histogram_B2_branch:thehistogram_B2_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B2.vhd" "thehistogram_B2_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B2.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B2_sr_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2_sr_0:thebb_histogram_B2_sr_0_aunroll_x " "Elaborating entity \"bb_histogram_B2_sr_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B2_sr_0:thebb_histogram_B2_sr_0_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B2_sr_0_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B1_sr_1 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1_sr_1:thebb_histogram_B1_sr_1_aunroll_x " "Elaborating entity \"bb_histogram_B1_sr_1\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B1_sr_1:thebb_histogram_B1_sr_1_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B1_sr_1_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_limiter_histogram0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram0:theloop_limiter_histogram0 " "Elaborating entity \"loop_limiter_histogram0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram0:theloop_limiter_histogram0\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "theloop_limiter_histogram0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram0:theloop_limiter_histogram0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|loop_limiter_histogram0:theloop_limiter_histogram0\|acl_loop_limiter:thelimiter\"" {  } { { "system/synthesis/submodules/loop_limiter_histogram0.vhd" "thelimiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/loop_limiter_histogram0.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_loop_limiter.v(69) " "Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121340 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_loop_limiter.v(70) " "Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121340 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_loop_limiter.v(101) " "Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_loop_limiter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121340 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|histogram_function_wrapper:kernel|histogram_function:thehistogram_function|loop_limiter_histogram0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0 " "Elaborating entity \"bb_histogram_B0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B0_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|histogram_B0_merge:thehistogram_B0_merge " "Elaborating entity \"histogram_B0_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|histogram_B0_merge:thehistogram_B0_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B0.vhd" "thehistogram_B0_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B0_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region " "Elaborating entity \"bb_histogram_B0_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B0.vhd" "thebb_histogram_B0_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B0_merge_reg system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|histogram_B0_merge_reg:thehistogram_B0_merge_reg_aunroll_x " "Elaborating entity \"histogram_B0_merge_reg\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|histogram_B0_merge_reg:thehistogram_B0_merge_reg_aunroll_x\"" {  } { { "system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" "thehistogram_B0_merge_reg_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_wg_limiter_enter_l_grpid_0_histogram0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|i_acl_wg_limiter_enter_l_grpid_0_histogram0:thei_acl_wg_limiter_enter_l_grpid_0_histogram " "Elaborating entity \"i_acl_wg_limiter_enter_l_grpid_0_histogram0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|i_acl_wg_limiter_enter_l_grpid_0_histogram0:thei_acl_wg_limiter_enter_l_grpid_0_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" "thei_acl_wg_limiter_enter_l_grpid_0_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0_stall_region.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_limiter_dspba system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|i_acl_wg_limiter_enter_l_grpid_0_histogram0:thei_acl_wg_limiter_enter_l_grpid_0_histogram\|acl_work_group_limiter_dspba:thei_acl_wg_limiter_enter_l_grpid_0_histogram1 " "Elaborating entity \"acl_work_group_limiter_dspba\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|i_acl_wg_limiter_enter_l_grpid_0_histogram0:thei_acl_wg_limiter_enter_l_grpid_0_histogram\|acl_work_group_limiter_dspba:thei_acl_wg_limiter_enter_l_grpid_0_histogram1\"" {  } { { "system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" "thei_acl_wg_limiter_enter_l_grpid_0_histogram1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_histogram0.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_limiter system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|i_acl_wg_limiter_enter_l_grpid_0_histogram0:thei_acl_wg_limiter_enter_l_grpid_0_histogram\|acl_work_group_limiter_dspba:thei_acl_wg_limiter_enter_l_grpid_0_histogram1\|acl_work_group_limiter:limiter " "Elaborating entity \"acl_work_group_limiter\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|bb_histogram_B0_stall_region:thebb_histogram_B0_stall_region\|i_acl_wg_limiter_enter_l_grpid_0_histogram0:thei_acl_wg_limiter_enter_l_grpid_0_histogram\|acl_work_group_limiter_dspba:thei_acl_wg_limiter_enter_l_grpid_0_histogram1\|acl_work_group_limiter:limiter\"" {  } { { "system/synthesis/submodules/acl_work_group_limiter_dspba.v" "limiter" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_work_group_limiter_dspba.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B0_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|histogram_B0_branch:thehistogram_B0_branch " "Elaborating entity \"histogram_B0_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B0:thebb_histogram_B0\|histogram_B0_branch:thehistogram_B0_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B0.vhd" "thehistogram_B0_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B0.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B6_sr_0 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6_sr_0:thebb_histogram_B6_sr_0_aunroll_x " "Elaborating entity \"bb_histogram_B6_sr_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6_sr_0:thebb_histogram_B6_sr_0_aunroll_x\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B6_sr_0_aunroll_x" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B6 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6 " "Elaborating entity \"bb_histogram_B6\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\"" {  } { { "system/synthesis/submodules/histogram_function.vhd" "thebb_histogram_B6" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function.vhd" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B6_merge system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|histogram_B6_merge:thehistogram_B6_merge " "Elaborating entity \"histogram_B6_merge\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|histogram_B6_merge:thehistogram_B6_merge\"" {  } { { "system/synthesis/submodules/bb_histogram_B6.vhd" "thehistogram_B6_merge" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_histogram_B6_stall_region system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|bb_histogram_B6_stall_region:thebb_histogram_B6_stall_region " "Elaborating entity \"bb_histogram_B6_stall_region\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|bb_histogram_B6_stall_region:thebb_histogram_B6_stall_region\"" {  } { { "system/synthesis/submodules/bb_histogram_B6.vhd" "thebb_histogram_B6_stall_region" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_wg_limiter_exit_unnamed_histogram6_histogram47 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|bb_histogram_B6_stall_region:thebb_histogram_B6_stall_region\|i_acl_wg_limiter_exit_unnamed_histogram6_histogram47:thei_acl_wg_limiter_exit_unnamed_histogram6_histogram " "Elaborating entity \"i_acl_wg_limiter_exit_unnamed_histogram6_histogram47\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|bb_histogram_B6_stall_region:thebb_histogram_B6_stall_region\|i_acl_wg_limiter_exit_unnamed_histogram6_histogram47:thei_acl_wg_limiter_exit_unnamed_histogram6_histogram\"" {  } { { "system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" "thei_acl_wg_limiter_exit_unnamed_histogram6_histogram" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6_stall_region.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgl_exit_storage system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|bb_histogram_B6_stall_region:thebb_histogram_B6_stall_region\|i_acl_wg_limiter_exit_unnamed_histogram6_histogram47:thei_acl_wg_limiter_exit_unnamed_histogram6_histogram\|wgl_exit_storage:thewgl_exit_storage " "Elaborating entity \"wgl_exit_storage\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|bb_histogram_B6_stall_region:thebb_histogram_B6_stall_region\|i_acl_wg_limiter_exit_unnamed_histogram6_histogram47:thei_acl_wg_limiter_exit_unnamed_histogram6_histogram\|wgl_exit_storage:thewgl_exit_storage\"" {  } { { "system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" "thewgl_exit_storage" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_histogram6_histogram47.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B6_branch system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|histogram_B6_branch:thehistogram_B6_branch " "Elaborating entity \"histogram_B6_branch\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|histogram_function:thehistogram_function\|bb_histogram_B6:thebb_histogram_B6\|histogram_B6_branch:thehistogram_B6_branch\"" {  } { { "system/synthesis/submodules/bb_histogram_B6.vhd" "thehistogram_B6_branch" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/bb_histogram_B6.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_clock2x_holder system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_clock2x_holder:theacl_clock2x_dummy_consumer " "Elaborating entity \"acl_clock2x_holder\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|histogram_function_wrapper:kernel\|acl_clock2x_holder:theacl_clock2x_dummy_consumer\"" {  } { { "system/synthesis/submodules/histogram_function_wrapper.vhd" "theacl_clock2x_dummy_consumer" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/histogram_function_wrapper.vhd" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group\[0\].master\[0\].avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group\[0\].master\[0\].avm_to_ic\"" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].master\[0\].avm_to_ic" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem2x system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0 " "Elaborating entity \"acl_mem2x\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\"" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_acl_mem2x_shiftreg system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem2x_shiftreg:readatavalid_1 " "Elaborating entity \"_acl_mem2x_shiftreg\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|_acl_mem2x_shiftreg:readatavalid_1\"" {  } { { "system/synthesis/submodules/acl_mem2x.v" "readatavalid_1" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem2x.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\"" {  } { { "system/synthesis/submodules/acl_mem2x.v" "block_n\[0\].altsyncram_component" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem2x.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component " "Elaborated megafunction instantiation \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\"" {  } { { "system/synthesis/submodules/acl_mem2x.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem2x.v" 388 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component " "Instantiated megafunction \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b DONT_CARE " "Parameter \"read_during_write_mode_port_b\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601435121758 ""}  } { { "system/synthesis/submodules/acl_mem2x.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_mem2x.v" 388 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601435121758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ert2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ert2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ert2 " "Found entity 1: altsyncram_ert2" {  } { { "db/altsyncram_ert2.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_ert2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601435121814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435121814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ert2 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\|altsyncram_ert2:auto_generated " "Elaborating entity \"altsyncram_ert2\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_mem2x:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].mem0\|altsyncram:block_n\[0\].altsyncram_component\|altsyncram_ert2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_atomics_nostall system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local " "Elaborating entity \"acl_atomics_nostall\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\"" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435121850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_in_alu acl_atomics_nostall.v(314) " "Verilog HDL or VHDL warning at acl_atomics_nostall.v(314): object \"op_in_alu\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435121853 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "acl_atomics_nostall.v(484) " "Verilog HDL or VHDL warning at the acl_atomics_nostall.v(484): index expression is not wide enough to address all of the elements in the array" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 484 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1601435121858 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(484) " "Verilog HDL assignment warning at acl_atomics_nostall.v(484): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121858 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(510) " "Verilog HDL assignment warning at acl_atomics_nostall.v(510): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121858 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(514) " "Verilog HDL assignment warning at acl_atomics_nostall.v(514): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121858 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 acl_atomics_nostall.v(537) " "Verilog HDL assignment warning at acl_atomics_nostall.v(537): truncated value with size 32 to match size of target (9)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121859 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(554) " "Verilog HDL assignment warning at acl_atomics_nostall.v(554): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121863 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(562) " "Verilog HDL assignment warning at acl_atomics_nostall.v(562): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121863 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(570) " "Verilog HDL assignment warning at acl_atomics_nostall.v(570): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121863 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(571) " "Verilog HDL assignment warning at acl_atomics_nostall.v(571): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121863 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(576) " "Verilog HDL assignment warning at acl_atomics_nostall.v(576): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121863 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(605) " "Verilog HDL assignment warning at acl_atomics_nostall.v(605): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121864 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(606) " "Verilog HDL assignment warning at acl_atomics_nostall.v(606): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121864 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(622) " "Verilog HDL assignment warning at acl_atomics_nostall.v(622): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121864 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 acl_atomics_nostall.v(631) " "Verilog HDL assignment warning at acl_atomics_nostall.v(631): truncated value with size 9 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121864 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(642) " "Verilog HDL assignment warning at acl_atomics_nostall.v(642): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(649) " "Verilog HDL assignment warning at acl_atomics_nostall.v(649): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(655) " "Verilog HDL assignment warning at acl_atomics_nostall.v(655): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121865 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(671) " "Verilog HDL assignment warning at acl_atomics_nostall.v(671): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121891 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(673) " "Verilog HDL assignment warning at acl_atomics_nostall.v(673): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121891 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(679) " "Verilog HDL assignment warning at acl_atomics_nostall.v(679): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121891 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(707) " "Verilog HDL assignment warning at acl_atomics_nostall.v(707): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121892 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(716) " "Verilog HDL assignment warning at acl_atomics_nostall.v(716): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121892 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(717) " "Verilog HDL assignment warning at acl_atomics_nostall.v(717): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121892 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(718) " "Verilog HDL assignment warning at acl_atomics_nostall.v(718): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121892 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(726) " "Verilog HDL assignment warning at acl_atomics_nostall.v(726): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121892 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(744) " "Verilog HDL assignment warning at acl_atomics_nostall.v(744): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121894 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(765) " "Verilog HDL assignment warning at acl_atomics_nostall.v(765): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121895 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(768) " "Verilog HDL assignment warning at acl_atomics_nostall.v(768): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121895 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_atomics_nostall.v(776) " "Verilog HDL assignment warning at acl_atomics_nostall.v(776): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121896 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(777) " "Verilog HDL assignment warning at acl_atomics_nostall.v(777): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121896 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 acl_atomics_nostall.v(850) " "Verilog HDL assignment warning at acl_atomics_nostall.v(850): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121900 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 acl_atomics_nostall.v(968) " "Verilog HDL assignment warning at acl_atomics_nostall.v(968): truncated value with size 128 to match size of target (32)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121927 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 acl_atomics_nostall.v(1000) " "Verilog HDL assignment warning at acl_atomics_nostall.v(1000): truncated value with size 128 to match size of target (32)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435121931 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atomic_alu system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu " "Elaborating entity \"atomic_alu\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "tx_alu" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_local_mem_router system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group\[0\].router\[0\].router " "Elaborating entity \"acl_ic_local_mem_router\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group\[0\].router\[0\].router\"" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].router\[0\].router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hist_system_interconnect_2 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"hist_system_interconnect_2\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hist_system.v(2060) " "Verilog HDL assignment warning at hist_system.v(2060): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435122438 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_intf system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_master_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_intf:m\[0\].m_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122480 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_master_intf " "Entity \"acl_ic_master_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2041 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435122483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122488 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2049 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435122490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].wrp_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122495 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].wrp_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2053 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435122496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122501 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2058 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435122503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435122509 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435122509 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_2:local_mem_system_aspace5.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hist_system_interconnect_3 system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic " "Elaborating entity \"hist_system_interconnect_3\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\"" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hist_system.v(2253) " "Verilog HDL assignment warning at hist_system.v(2253): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435122597 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435122649 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435122649 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|hist_system_interconnect_3:local_mem_system_aspace5.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_start_signal_chain_element system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_start_signal_chain_element:histogram_start_elem_inst_0 " "Elaborating entity \"acl_start_signal_chain_element\" for hierarchy \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_start_signal_chain_element:histogram_start_elem_inst_0\"" {  } { { "system/synthesis/submodules/hist_system.v" "histogram_start_elem_inst_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_memory_tree0_mod system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0 " "Elaborating entity \"global_memory_tree0_mod\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\"" {  } { { "system/synthesis/submodules/hist_system.v" "global_memory_tree0_inst0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_avm_to_ic:gmem0_.t\[0\].gmem0_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_avm_to_ic:gmem0_.t\[0\].gmem0_avm_to_ic\"" {  } { { "system/synthesis/submodules/hist_system.v" "gmem0_.t\[0\].gmem0_avm_to_ic" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hist_system_interconnect_0 system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0 " "Elaborating entity \"hist_system_interconnect_0\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\"" {  } { { "system/synthesis/submodules/hist_system.v" "gmem0_.global_ic_preroutegmem0_router_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435122978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hist_system.v(1606) " "Verilog HDL assignment warning at hist_system.v(1606): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435122984 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_intf system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_master_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_intf:m\[0\].m_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123053 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_master_intf " "Entity \"acl_ic_master_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1587 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435123057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123063 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].arb_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1595 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435123066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123073 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].rrp_intf" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1604 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1601435123075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_master_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435123082 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_master_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123082 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_0:gmem0_.global_ic_preroutegmem0_router_0\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_mem_router system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_mem_router:gmem0_.router\[0\].router " "Elaborating entity \"acl_ic_mem_router\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_mem_router:gmem0_.router\[0\].router\"" {  } { { "system/synthesis/submodules/hist_system.v" "gmem0_.router\[0\].router" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pending acl_ic_mem_router.v(72) " "Verilog HDL or VHDL warning at acl_ic_mem_router.v(72): object \"pending\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_ic_mem_router.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_mem_router.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435123255 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_ic_mem_router:gmem0_.router[0].router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hist_system_interconnect_1 system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw " "Elaborating entity \"hist_system_interconnect_1\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/hist_system.v" "gmem0_.global_icgmem0_port_0_0_rw" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hist_system.v(1800) " "Verilog HDL assignment warning at hist_system.v(1800): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123285 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[0\].m_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[0\].m_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123442 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_master_endpoint system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_master_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_master_endpoint:m\[1\].m_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "m\[1\].m_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_master_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_master_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123492 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_endpoint system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp " "Elaborating entity \"acl_ic_slave_endpoint\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\"" {  } { { "system/synthesis/submodules/hist_system.v" "s.s_endp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_wrp system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp " "Elaborating entity \"acl_ic_slave_wrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_wrp:wrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "wrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_slave_rrp system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp " "Elaborating entity \"acl_ic_slave_rrp\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\"" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "rrp" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_endpoint.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_ic_slave_rrp.v(192) " "Verilog HDL assignment warning at acl_ic_slave_rrp.v(192): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_rrp.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123593 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_ic_slave_endpoint:s.s_endp\|acl_ic_slave_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "read_fifo" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_ic_slave_rrp.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\"" {  } { { "system/synthesis/submodules/hist_system.v" "a\[0\].a" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "system/synthesis/submodules/acl_arb2.v" "acl_reset_handler_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_arb2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|hist_system_interconnect_1:gmem0_.global_icgmem0_port_0_0_rw\|acl_arb2:a\[0\].a\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "system/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123782 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1601435123784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_to_avm:gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/hist_system.v" "gmem0_.global_out_ic_to_avmgmem0_port_0_0_rw" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_atomics_nostall system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw " "Elaborating entity \"acl_atomics_nostall\" for hierarchy \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\"" {  } { { "system/synthesis/submodules/hist_system.v" "gmem0_.acl_atomics_nostallgmem0_port_0_0_rw" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435123810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_in_alu acl_atomics_nostall.v(314) " "Verilog HDL or VHDL warning at acl_atomics_nostall.v(314): object \"op_in_alu\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601435123813 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "acl_atomics_nostall.v(484) " "Verilog HDL or VHDL warning at the acl_atomics_nostall.v(484): index expression is not wide enough to address all of the elements in the array" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 484 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1601435123817 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(484) " "Verilog HDL assignment warning at acl_atomics_nostall.v(484): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123818 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(510) " "Verilog HDL assignment warning at acl_atomics_nostall.v(510): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123818 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(514) " "Verilog HDL assignment warning at acl_atomics_nostall.v(514): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123818 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_atomics_nostall.v(537) " "Verilog HDL assignment warning at acl_atomics_nostall.v(537): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123819 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(554) " "Verilog HDL assignment warning at acl_atomics_nostall.v(554): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123822 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(562) " "Verilog HDL assignment warning at acl_atomics_nostall.v(562): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123822 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(570) " "Verilog HDL assignment warning at acl_atomics_nostall.v(570): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123822 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(571) " "Verilog HDL assignment warning at acl_atomics_nostall.v(571): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123823 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(576) " "Verilog HDL assignment warning at acl_atomics_nostall.v(576): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123823 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(605) " "Verilog HDL assignment warning at acl_atomics_nostall.v(605): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123823 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(606) " "Verilog HDL assignment warning at acl_atomics_nostall.v(606): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123823 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(622) " "Verilog HDL assignment warning at acl_atomics_nostall.v(622): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123823 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 acl_atomics_nostall.v(631) " "Verilog HDL assignment warning at acl_atomics_nostall.v(631): truncated value with size 5 to match size of target (4)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123824 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(642) " "Verilog HDL assignment warning at acl_atomics_nostall.v(642): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123824 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(649) " "Verilog HDL assignment warning at acl_atomics_nostall.v(649): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123824 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(655) " "Verilog HDL assignment warning at acl_atomics_nostall.v(655): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123824 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(671) " "Verilog HDL assignment warning at acl_atomics_nostall.v(671): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123839 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(673) " "Verilog HDL assignment warning at acl_atomics_nostall.v(673): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123839 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(679) " "Verilog HDL assignment warning at acl_atomics_nostall.v(679): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123839 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(707) " "Verilog HDL assignment warning at acl_atomics_nostall.v(707): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123840 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(716) " "Verilog HDL assignment warning at acl_atomics_nostall.v(716): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123840 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(717) " "Verilog HDL assignment warning at acl_atomics_nostall.v(717): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123840 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(718) " "Verilog HDL assignment warning at acl_atomics_nostall.v(718): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123840 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(726) " "Verilog HDL assignment warning at acl_atomics_nostall.v(726): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123840 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(744) " "Verilog HDL assignment warning at acl_atomics_nostall.v(744): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123842 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(765) " "Verilog HDL assignment warning at acl_atomics_nostall.v(765): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123843 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(768) " "Verilog HDL assignment warning at acl_atomics_nostall.v(768): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123843 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_atomics_nostall.v(776) " "Verilog HDL assignment warning at acl_atomics_nostall.v(776): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123843 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_atomics_nostall.v(777) " "Verilog HDL assignment warning at acl_atomics_nostall.v(777): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123843 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_atomics_nostall.v(850) " "Verilog HDL assignment warning at acl_atomics_nostall.v(850): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123849 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 acl_atomics_nostall.v(968) " "Verilog HDL assignment warning at acl_atomics_nostall.v(968): truncated value with size 256 to match size of target (32)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123902 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 acl_atomics_nostall.v(1000) " "Verilog HDL assignment warning at acl_atomics_nostall.v(1000): truncated value with size 256 to match size of target (32)" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601435123904 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:the_system\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hist_system_avm_mem_gmem0_port_0_0_rw_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hist_system_avm_mem_gmem0_port_0_0_rw_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "hist_system_avm_mem_gmem0_port_0_0_rw_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_mm_interconnect_0.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "acl_iface_kernel_mem0_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_mm_interconnect_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_2 system:the_system\|system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_mm_interconnect_2\" for hierarchy \"system:the_system\|system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/system.v" "mm_interconnect_2" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:acl_iface_kernel_cra_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:acl_iface_kernel_cra_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_2.v" "acl_iface_kernel_cra_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_mm_interconnect_2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:cra_root_cra_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:cra_root_cra_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_2.v" "cra_root_cra_slave_translator" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_mm_interconnect_2.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_counter_30 async_counter_30:AC30 " "Elaborating entity \"async_counter_30\" for hierarchy \"async_counter_30:AC30\"" {  } { { "top.v" "AC30" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601435124584 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[127\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[127\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[127\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[126\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[126\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[126\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[125\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[125\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[125\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[124\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[124\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[124\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[123\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[123\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[123\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[122\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[122\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[122\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[121\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[121\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[121\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[120\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[120\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[120\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[119\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[119\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[119\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[118\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[118\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[118\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[117\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[117\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[117\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[116\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[116\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[116\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[115\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[115\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[115\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[114\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[114\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[114\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[113\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[113\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[113\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[112\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[112\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[112\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[111\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[111\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[111\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[110\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[110\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[110\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[109\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[109\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[109\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[108\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[108\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[108\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[107\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[107\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[107\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[106\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[106\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[106\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[105\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[105\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[105\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[104\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[104\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[104\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[103\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[103\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[103\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[102\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[102\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[102\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[101\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[101\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[101\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[100\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[100\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[100\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[99\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[99\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[99\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[98\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[98\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[98\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[97\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[97\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[97\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[96\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[96\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[96\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[95\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[95\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[95\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[94\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[94\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[94\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[93\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[93\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[93\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[92\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[92\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[92\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[91\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[91\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[91\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[90\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[90\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[90\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[89\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[89\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[89\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[88\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[88\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[88\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[87\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[87\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[87\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[86\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[86\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[86\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[85\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[85\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[85\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[84\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[84\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[84\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[83\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[83\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[83\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[82\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[82\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[82\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[81\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[81\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[81\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[80\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[80\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[80\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[79\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[79\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[79\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[78\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[78\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[78\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[77\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[77\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[77\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[76\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[76\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[76\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[75\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[75\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[75\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[74\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[74\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[74\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[73\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[73\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[73\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[72\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[72\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[72\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[71\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[71\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[71\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[70\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[70\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[70\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[69\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[69\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[69\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[68\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[68\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[68\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[67\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[67\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[67\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[66\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[66\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[66\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[65\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[65\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[65\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[64\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[64\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[64\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[63\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[63\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[63\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[62\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[62\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[62\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[61\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[61\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[61\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[60\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[60\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[60\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[59\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[59\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[59\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[58\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[58\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[58\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[57\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[57\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[57\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[56\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[56\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[56\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[55\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[55\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[55\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[54\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[54\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[54\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[53\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[53\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[53\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[52\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[52\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[52\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[51\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[51\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[51\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[50\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[50\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[50\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[49\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[49\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[49\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[48\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[48\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[48\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[47\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[47\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[47\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[46\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[46\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[46\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[45\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[45\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[45\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[44\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[44\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[44\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[43\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[43\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[43\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[42\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[42\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[42\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[41\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[41\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[41\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[40\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[40\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[40\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[39\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[39\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[39\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[38\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[38\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[38\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[37\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[37\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[37\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[36\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[36\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[36\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[35\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[35\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[35\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[34\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[34\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[34\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[33\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[33\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[33\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[32\] " "Net \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[32\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/hist_system.v" "local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].atomic_port_readdata\[32\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 652 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435139064 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1601435139064 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[63\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[62\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[61\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[60\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[59\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[58\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[57\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[56\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[55\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[54\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[53\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[52\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[51\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[50\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[49\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[48\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[47\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[46\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[45\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[44\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[43\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[42\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[41\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[40\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[39\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[38\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[37\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[36\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[35\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[34\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[33\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[32\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140404 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1601435140404 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1601435140732 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601435140757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1601435140757 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1601435143294 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "acl_iface_partition " "Partition \"acl_iface_partition\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Design Software" 0 -1 1601435143294 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1601435143294 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1601435143294 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1063 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1095 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1127 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1159 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1191 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1223 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1255 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1287 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1319 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1351 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1383 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1415 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1447 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1479 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1511 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1543 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1575 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1607 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1639 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1671 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1703 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1735 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1767 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1799 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1831 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1863 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1895 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1927 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1959 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 1991 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2023 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2055 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2087 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2119 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2151 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2183 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2215 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2247 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2279 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2311 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2343 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2375 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2407 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2439 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2471 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2503 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2535 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2567 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2599 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2631 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2663 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2695 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2727 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2759 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2791 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2823 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2855 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2887 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2919 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2951 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 2983 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3015 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3047 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3079 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3111 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3143 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3175 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3207 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3239 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3271 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3303 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3335 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3367 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3399 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3431 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3463 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3495 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3527 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3559 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3591 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3623 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3655 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3687 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3719 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3751 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3783 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3815 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3847 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3879 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3911 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3943 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 3975 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4007 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4039 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4071 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4103 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4135 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4167 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4199 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4231 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4263 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4295 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4327 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4359 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4391 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4423 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4455 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4487 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4519 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4551 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4583 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4615 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4647 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4679 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4711 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4743 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4775 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4807 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4839 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4871 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4903 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4935 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4967 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 4999 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5031 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5063 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5095 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5127 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5159 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5191 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5223 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5255 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5287 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5319 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5351 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5383 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5415 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5447 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5479 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5511 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5543 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5575 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5607 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5639 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5671 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5703 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5735 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5767 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5799 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5831 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5863 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5895 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5927 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5959 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 5991 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 6023 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 6055 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 6087 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 6119 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|acl_id_iterator:histogram_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_1hn1.tdf" 6151 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 341 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435149304 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|acl_id_iterator:histogram_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a191"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1601435149304 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1601435149304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 78 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1601435150018 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[5\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[6\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[7\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[8\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[9\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[10\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[11\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[12\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[13\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[14\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[15\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[16\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[17\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[18\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[19\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[20\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[21\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[22\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[23\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[24\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[25\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[26\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[27\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[28\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[29\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[30\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[31\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_lil1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_lil1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/diego/EDA/fpga/altera/18.1std/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 79 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 190 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 225 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601435150018 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1601435150018 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1601435150018 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "104 " "104 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601435155885 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "8 3 " "Using 8 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1601435156241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1601435157103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1601435157106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 22:05:56 2020 " "Processing started: Tue Sep 29 22:05:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1601435157106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1601435157106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1601435157107 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/hist/hist/quartus.ini " "Using INI file /home/diego/vitis_opencl/hist/hist/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1601435157107 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmp\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_cmpxchg[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_min\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_min[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_max\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_max[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_and\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_and[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_or\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_or[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_xor\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 1533 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 137 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw|atomic_alu:tx_alu|atomic_out_xor[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmp\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1044 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_cmpxchg\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1045 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_cmpxchg[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_min\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1046 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_min[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_max\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1047 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_max[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_and\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1048 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_and[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_or\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1049 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_or[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[31\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[30\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[29\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[28\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[27\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[26\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[25\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[24\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[23\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[22\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[21\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[20\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[19\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[18\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[17\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[16\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[15\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[14\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[13\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[12\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[11\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[10\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[9\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[8\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[7\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[6\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[5\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[4\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[3\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[2\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[1\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[0\] " "Synthesized away node \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_xor\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1050 -1 0 } } { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 961 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 749 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 389 0 0 } } { "system/synthesis/submodules/hist_system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/hist_system.v" 104 0 0 } } { "system/synthesis/system.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 300 0 0 } } { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435183036 "|top|system:the_system|hist_system:hist_system|histogram_std_ic_partition_wrapper:histogram_std_ic_inst|histogram_top_wrapper_0:histogram_inst_0|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group[0].bank[0].acl_atomics_nostall_local|atomic_alu:tx_alu|atomic_out_xor[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1601435183036 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1601435183036 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1601435194808 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "/home/diego/vitis_opencl/hist/hist/top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1601435204047 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1601435204047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1601435205905 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3408 " "3408 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1601435209969 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[0\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[0\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[1\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[1\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[2\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[2\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[3\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[3\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[4\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[4\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[5\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[5\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[6\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[6\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[7\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[7\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[8\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[8\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[9\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[9\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[10\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[10\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[11\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[11\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[12\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[12\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[13\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[13\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[14\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[14\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[15\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[15\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[16\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[16\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[17\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[17\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[18\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[18\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[19\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[19\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[20\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[20\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[21\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[21\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[22\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[22\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[23\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[23\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[24\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[24\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[25\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[25\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[26\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[26\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[27\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[27\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[28\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[28\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[29\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[29\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[30\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[30\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[31\] " "Logic cell \"system:the_system\|hist_system:hist_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_atomics_nostall:gmem0_.acl_atomics_nostallgmem0_port_0_0_rw\|atomic_alu:tx_alu\|atomic_out_add\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[31\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[0\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[0\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[0\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[1\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[1\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[1\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[2\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[2\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[2\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[3\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[3\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[3\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[4\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[4\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[4\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[5\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[5\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[5\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[6\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[6\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[6\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[7\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[7\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[7\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[8\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[8\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[8\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[9\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[9\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[9\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[10\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[10\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[10\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[11\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[11\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[11\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[12\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[12\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[12\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[13\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[13\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[13\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[14\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[14\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[14\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[15\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[15\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[15\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[16\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[16\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[16\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[17\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[17\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[17\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[18\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[18\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[18\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[19\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[19\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[19\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[20\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[20\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[20\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[21\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[21\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[21\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[22\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[22\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[22\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[23\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[23\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[23\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[24\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[24\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[24\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[25\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[25\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[25\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[26\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[26\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[26\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[27\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[27\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[27\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[28\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[28\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[28\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[29\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[29\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[29\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[30\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[30\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[30\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[31\] " "Logic cell \"system:the_system\|hist_system:hist_system\|histogram_std_ic_partition_wrapper:histogram_std_ic_inst\|histogram_top_wrapper_0:histogram_inst_0\|acl_atomics_nostall:local_mem_system_aspace5.local_mem_group\[0\].bank\[0\].acl_atomics_nostall_local\|atomic_alu:tx_alu\|atomic_out_add\[31\]\"" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "atomic_out_add\[31\]" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/acl_atomics_nostall.v" 1043 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1601435210079 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1601435210079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11377 " "Implemented 11377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1601435210308 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1601435210308 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1601435210308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10637 " "Implemented 10637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1601435210308 ""} { "Info" "ICUT_CUT_TM_RAMS" "624 " "Implemented 624 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1601435210308 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1601435210308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1601435210308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 508 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 508 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1216 " "Peak virtual memory: 1216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1601435211356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 22:06:51 2020 " "Processing ended: Tue Sep 29 22:06:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1601435211356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1601435211356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1601435211356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1601435211356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 1 1601435157220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 1 1601435157223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 22:05:57 2020 " "Processing started: Tue Sep 29 22:05:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 1 1601435157223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435157223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=acl_iface_partition top -c top " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=acl_iface_partition top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435157223 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/hist/hist/quartus.ini " "Using INI file /home/diego/vitis_opencl/hist/hist/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435157223 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1601435174487 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1601435174487 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 1 1601435174487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1601435174739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435174740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1601435174740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1601435174881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435174881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1601435175368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1601435175369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_0aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1601435175476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435175476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1601435175919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1601435175919 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1601435175919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "/home/diego/vitis_opencl/hist/hist/db/altsyncram_g9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1601435176045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435176045 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "acl_iface_partition " "Starting Logic Optimization and Technology Mapping for Partition acl_iface_partition" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/system.v" 212 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1601435176964 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[4\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[4\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[5\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[5\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[6\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[6\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[7\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[7\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[8\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[8\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[9\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[9\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[10\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[10\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[11\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[11\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[12\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[12\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[13\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[13\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[14\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[14\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[15\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[15\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[16\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[16\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[17\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[17\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[18\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[18\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[19\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[19\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[20\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[20\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[21\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[21\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[22\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[22\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[23\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[23\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[24\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[24\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[25\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[25\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[26\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[26\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[27\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[27\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[28\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[28\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[29\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[29\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[30\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[30\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[31\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[31\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_emac1_inst_MDIO~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_emac1_inst_MDIO~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_CMD~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_CMD~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D0~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D0~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D1~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D1~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D2~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D2~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D3~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D3~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D0~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D0~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D1~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D1~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D2~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D2~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D3~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D3~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D4~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D4~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D5~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D5~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D6~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D6~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D7~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D7~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SDA~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SDA~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SCL~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SCL~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_gpio_inst_GPIO53~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1601435179055 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 1 1601435179055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[0\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[0\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1601435179058 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[1\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[1\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1601435179058 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[2\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[2\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1601435179058 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_debugaccess GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_debugaccess\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1601435179058 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_debugaccess"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 1 1601435179058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "acl_iface_partition " "Timing-Driven Synthesis is running on partition \"acl_iface_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1601435180239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "715 " "715 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 1 1601435182926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5075 " "Implemented 5075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "402 " "Implemented 402 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1601435183128 ""} { "Info" "ICUT_CUT_TM_OPINS" "412 " "Implemented 412 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1601435183128 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 1 1601435183128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3516 " "Implemented 3516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1601435183128 ""} { "Info" "ICUT_CUT_TM_RAMS" "672 " "Implemented 672 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1601435183128 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 1 1601435183128 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 1 1601435183128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1601435183128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1199 " "Peak virtual memory: 1199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1601435183704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 22:06:23 2020 " "Processing ended: Tue Sep 29 22:06:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1601435183704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1601435183704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1601435183704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1601435183704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 2 1601435157977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 2 1601435157981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 22:05:57 2020 " "Processing started: Tue Sep 29 22:05:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 2 1601435157981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 2 1601435157981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=system_acl_iface_hps_hps_io_border:border top -c top " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=system_acl_iface_hps_hps_io_border:border top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 2 1601435157981 ""}
{ "Info" "IQEXE_INI_FILE" "/home/diego/vitis_opencl/hist/hist/quartus.ini " "Using INI file /home/diego/vitis_opencl/hist/hist/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 2 1601435157982 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition system_acl_iface_hps_hps_io_border:border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "/home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 119 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 2 1601435168841 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_acl_iface_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 2 1601435169792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "785 " "Implemented 785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 2 1601435170702 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 2 1601435170702 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 2 1601435170702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 2 1601435170702 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 2 1601435170702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 2 1601435170702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1213 " "Peak virtual memory: 1213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 2 1601435170957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 22:06:10 2020 " "Processing ended: Tue Sep 29 22:06:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 2 1601435170957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 2 1601435170957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 2 1601435170957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 2 1601435170957 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1601435212434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diego/vitis_opencl/hist/hist/top.map.smsg " "Generated suppressed messages file /home/diego/vitis_opencl/hist/hist/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435217121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1245 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1867 " "Peak virtual memory: 1867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601435465178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 22:11:05 2020 " "Processing ended: Tue Sep 29 22:11:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601435465178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:49 " "Elapsed time: 00:06:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601435465178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:08 " "Total CPU time (on all processors): 00:08:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601435465178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601435465178 ""}
