Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Projects/xil/l1_decoder_3_8/decoder_2_4_test_isim_beh.exe -prj C:/Projects/xil/l1_decoder_3_8/decoder_2_4_test_beh.prj work.decoder_2_4_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projects/xil/l1_decoder_3_8/decoder_2_4.vhd" into library work
Parsing VHDL file "C:/Projects/xil/l1_decoder_3_8/decoder_2_4_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture a_decoder_2_4 of entity decoder_2_4 [decoder_2_4_default]
Compiling architecture behavior of entity decoder_2_4_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Projects/xil/l1_decoder_3_8/decoder_2_4_test_isim_beh.exe
Fuse Memory Usage: 30080 KB
Fuse CPU Usage: 374 ms
