
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.188552    5.369740    2.942202    6.942202 ^ rst_n (in)
                                                         rst_n (net)
                      5.369740    0.000000    6.942202 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.942202   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.276043   18.473959   library recovery time
                                             18.473959   data required time
---------------------------------------------------------------------------------------------
                                             18.473959   data required time
                                             -6.942202   data arrival time
---------------------------------------------------------------------------------------------
                                             11.531757   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.674260    0.000000    5.271304 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.674260    0.000000    5.271304 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.456881    0.000000    5.157911 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.456881    0.000000    5.157911 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.456881    0.000000    5.157911 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.812809    0.000000    4.720084 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.464293    0.409956    5.130040 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.464293    0.000000    5.130040 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.130040   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.658287   19.091713   library setup time
                                             19.091713   data required time
---------------------------------------------------------------------------------------------
                                             19.091713   data required time
                                             -5.130040   data arrival time
---------------------------------------------------------------------------------------------
                                             13.961674   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    0.594408    0.307248    4.463444 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.594408    0.000000    4.463444 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.576361    0.502593    4.966037 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.576361    0.000000    4.966037 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.966037   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.680464   19.069538   library setup time
                                             19.069538   data required time
---------------------------------------------------------------------------------------------
                                             19.069538   data required time
                                             -4.966037   data arrival time
---------------------------------------------------------------------------------------------
                                             14.103501   slack (MET)



