<profile>

<section name = "Vitis HLS Report for 'wGenerator'" level="0">
<item name = "Date">Wed Jul 16 21:48:27 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">wGenerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aspartan7</item>
<item name = "Target device">xa7s6-cpga196-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.329 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">169, 169, 1.690 us, 1.690 us, 170, 170, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24">wGenerator_Pipeline_VITIS_LOOP_7_1, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32">wGenerator_Pipeline_VITIS_LOOP_10_2, 148, 148, 1.480 us, 1.480 us, 147, 147, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 143, 476, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 96, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">10, 10, 7500, 3750, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32">wGenerator_Pipeline_VITIS_LOOP_10_2, 0, 0, 130, 411, 0</column>
<column name="grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24">wGenerator_Pipeline_VITIS_LOOP_7_1, 0, 0, 13, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="wout_address0">15, 3, 6, 18</column>
<column name="wout_ce0">15, 3, 1, 3</column>
<column name="wout_ce1">9, 2, 1, 2</column>
<column name="wout_d0">15, 3, 32, 96</column>
<column name="wout_we0">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, wGenerator, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, wGenerator, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, wGenerator, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, wGenerator, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, wGenerator, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, wGenerator, return value</column>
<column name="win_address0">out, 4, ap_memory, win, array</column>
<column name="win_ce0">out, 1, ap_memory, win, array</column>
<column name="win_q0">in, 32, ap_memory, win, array</column>
<column name="wout_address0">out, 6, ap_memory, wout, array</column>
<column name="wout_ce0">out, 1, ap_memory, wout, array</column>
<column name="wout_we0">out, 1, ap_memory, wout, array</column>
<column name="wout_d0">out, 32, ap_memory, wout, array</column>
<column name="wout_q0">in, 32, ap_memory, wout, array</column>
<column name="wout_address1">out, 6, ap_memory, wout, array</column>
<column name="wout_ce1">out, 1, ap_memory, wout, array</column>
<column name="wout_q1">in, 32, ap_memory, wout, array</column>
</table>
</item>
</section>
</profile>
