$date
	Thu Nov 23 14:14:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SN74LS157_tb $end
$var wire 4 ! y [4:1] $end
$var reg 4 " a [4:1] $end
$var reg 4 # b [4:1] $end
$var reg 1 $ g_bar $end
$var reg 1 % select $end
$scope module DUT $end
$var wire 4 & A [4:1] $end
$var wire 4 ' B [4:1] $end
$var wire 1 $ G_bar $end
$var wire 1 % SELECT $end
$var reg 4 ( Y [4:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b111 '
b11 &
0%
1$
b111 #
b11 "
b0 !
$end
#1
b11 !
b11 (
0$
#2
b111 !
b111 (
1%
#3
b0 !
b0 (
1$
#4
b1111 #
b1111 '
#5
b1111 !
b1111 (
0$
#6
b11 !
b11 (
0%
#7
