// Seed: 1595956796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_4 = -1'b0 + -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1
);
  uwire id_3 = id_0 ? id_0.id_3 : id_0, id_4;
  assign id_1 = id_4;
  assign id_1 = (1);
  wire id_5, id_6;
  assign id_4 = -1;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5
  );
  wire id_8;
endmodule
