
CBU-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c54  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  08011df8  08011df8  00021df8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080124a0  080124a0  00030358  2**0
                  CONTENTS
  4 .ARM          00000008  080124a0  080124a0  000224a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080124a8  080124a8  00030358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080124a8  080124a8  000224a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080124ac  080124ac  000224ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  080124b0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002970  20000358  08012808  00030358  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002cc8  08012808  00032cc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030358  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023b70  00000000  00000000  00030388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004752  00000000  00000000  00053ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001db0  00000000  00000000  00058650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c90  00000000  00000000  0005a400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000632e  00000000  00000000  0005c090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f90b  00000000  00000000  000623be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2ac6  00000000  00000000  00081cc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017478f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094bc  00000000  00000000  001747e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000358 	.word	0x20000358
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011ddc 	.word	0x08011ddc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000035c 	.word	0x2000035c
 80001dc:	08011ddc 	.word	0x08011ddc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9aa 	b.w	8001024 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468e      	mov	lr, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d14d      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d62:	428a      	cmp	r2, r1
 8000d64:	4694      	mov	ip, r2
 8000d66:	d969      	bls.n	8000e3c <__udivmoddi4+0xe8>
 8000d68:	fab2 f282 	clz	r2, r2
 8000d6c:	b152      	cbz	r2, 8000d84 <__udivmoddi4+0x30>
 8000d6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d72:	f1c2 0120 	rsb	r1, r2, #32
 8000d76:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d82:	4094      	lsls	r4, r2
 8000d84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d88:	0c21      	lsrs	r1, r4, #16
 8000d8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d8e:	fa1f f78c 	uxth.w	r7, ip
 8000d92:	fb08 e316 	mls	r3, r8, r6, lr
 8000d96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9a:	fb06 f107 	mul.w	r1, r6, r7
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 811f 	bcs.w	8000fec <__udivmoddi4+0x298>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 811c 	bls.w	8000fec <__udivmoddi4+0x298>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 f707 	mul.w	r7, r0, r7
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x92>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	f080 810a 	bcs.w	8000ff0 <__udivmoddi4+0x29c>
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	f240 8107 	bls.w	8000ff0 <__udivmoddi4+0x29c>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dea:	1be4      	subs	r4, r4, r7
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa4>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xc2>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80ef 	beq.w	8000fe6 <__udivmoddi4+0x292>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x160>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd4>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80f9 	bhi.w	800101a <__udivmoddi4+0x2c6>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	469e      	mov	lr, r3
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa4>
 8000e36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xec>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 8092 	bne.w	8000f6e <__udivmoddi4+0x21a>
 8000e4a:	eba1 010c 	sub.w	r1, r1, ip
 8000e4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	2601      	movs	r6, #1
 8000e58:	0c20      	lsrs	r0, r4, #16
 8000e5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e66:	fb0e f003 	mul.w	r0, lr, r3
 8000e6a:	4288      	cmp	r0, r1
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x12c>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x12a>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f200 80cb 	bhi.w	8001014 <__udivmoddi4+0x2c0>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e90:	fb0e fe00 	mul.w	lr, lr, r0
 8000e94:	45a6      	cmp	lr, r4
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x156>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x154>
 8000ea2:	45a6      	cmp	lr, r4
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2ca>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x9a>
 8000eb4:	f1c6 0720 	rsb	r7, r6, #32
 8000eb8:	40b3      	lsls	r3, r6
 8000eba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ebe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	40f9      	lsrs	r1, r7
 8000ece:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eda:	0c20      	lsrs	r0, r4, #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eec:	4288      	cmp	r0, r1
 8000eee:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef2:	d90b      	bls.n	8000f0c <__udivmoddi4+0x1b8>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000efc:	f080 8088 	bcs.w	8001010 <__udivmoddi4+0x2bc>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f240 8085 	bls.w	8001010 <__udivmoddi4+0x2bc>
 8000f06:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	1a09      	subs	r1, r1, r0
 8000f0e:	b2a4      	uxth	r4, r4
 8000f10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f14:	fb09 1110 	mls	r1, r9, r0, r1
 8000f18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f20:	458e      	cmp	lr, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x1e2>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f2c:	d26c      	bcs.n	8001008 <__udivmoddi4+0x2b4>
 8000f2e:	458e      	cmp	lr, r1
 8000f30:	d96a      	bls.n	8001008 <__udivmoddi4+0x2b4>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f3e:	eba1 010e 	sub.w	r1, r1, lr
 8000f42:	42a1      	cmp	r1, r4
 8000f44:	46c8      	mov	r8, r9
 8000f46:	46a6      	mov	lr, r4
 8000f48:	d356      	bcc.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f4a:	d053      	beq.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x212>
 8000f4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f52:	eb61 010e 	sbc.w	r1, r1, lr
 8000f56:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f5e:	40f1      	lsrs	r1, r6
 8000f60:	431f      	orrs	r7, r3
 8000f62:	e9c5 7100 	strd	r7, r1, [r5]
 8000f66:	2600      	movs	r6, #0
 8000f68:	4631      	mov	r1, r6
 8000f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6e:	f1c2 0320 	rsb	r3, r2, #32
 8000f72:	40d8      	lsrs	r0, r3
 8000f74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f78:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	4301      	orrs	r1, r0
 8000f80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f84:	fa1f fe8c 	uxth.w	lr, ip
 8000f88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f90:	0c0b      	lsrs	r3, r1, #16
 8000f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f96:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9a:	429e      	cmp	r6, r3
 8000f9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x260>
 8000fa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000faa:	d22f      	bcs.n	800100c <__udivmoddi4+0x2b8>
 8000fac:	429e      	cmp	r6, r3
 8000fae:	d92d      	bls.n	800100c <__udivmoddi4+0x2b8>
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1b9b      	subs	r3, r3, r6
 8000fb6:	b289      	uxth	r1, r1
 8000fb8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x28a>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd4:	d216      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	d914      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fda:	3e02      	subs	r6, #2
 8000fdc:	4461      	add	r1, ip
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe4:	e738      	b.n	8000e58 <__udivmoddi4+0x104>
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e705      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e3      	b.n	8000db8 <__udivmoddi4+0x64>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6f8      	b.n	8000de6 <__udivmoddi4+0x92>
 8000ff4:	454b      	cmp	r3, r9
 8000ff6:	d2a9      	bcs.n	8000f4c <__udivmoddi4+0x1f8>
 8000ff8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ffc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001000:	3801      	subs	r0, #1
 8001002:	e7a3      	b.n	8000f4c <__udivmoddi4+0x1f8>
 8001004:	4646      	mov	r6, r8
 8001006:	e7ea      	b.n	8000fde <__udivmoddi4+0x28a>
 8001008:	4620      	mov	r0, r4
 800100a:	e794      	b.n	8000f36 <__udivmoddi4+0x1e2>
 800100c:	4640      	mov	r0, r8
 800100e:	e7d1      	b.n	8000fb4 <__udivmoddi4+0x260>
 8001010:	46d0      	mov	r8, sl
 8001012:	e77b      	b.n	8000f0c <__udivmoddi4+0x1b8>
 8001014:	3b02      	subs	r3, #2
 8001016:	4461      	add	r1, ip
 8001018:	e732      	b.n	8000e80 <__udivmoddi4+0x12c>
 800101a:	4630      	mov	r0, r6
 800101c:	e709      	b.n	8000e32 <__udivmoddi4+0xde>
 800101e:	4464      	add	r4, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x156>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d002      	beq.n	800103e <case_insensitive_strcmp+0x16>
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <case_insensitive_strcmp+0x1a>
    {
        return 1;
 800103e:	2301      	movs	r3, #1
 8001040:	e056      	b.n	80010f0 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	d10d      	bne.n	8001066 <case_insensitive_strcmp+0x3e>
    {
        return 0;
 800104a:	2300      	movs	r3, #0
 800104c:	e050      	b.n	80010f0 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <case_insensitive_strcmp+0x32>
        {
            return 0;
 8001056:	2300      	movs	r3, #0
 8001058:	e04a      	b.n	80010f0 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3301      	adds	r3, #1
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	3301      	adds	r3, #1
 8001064:	603b      	str	r3, [r7, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	73fb      	strb	r3, [r7, #15]
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	3301      	adds	r3, #1
 8001070:	4a22      	ldr	r2, [pc, #136]	; (80010fc <case_insensitive_strcmp+0xd4>)
 8001072:	4413      	add	r3, r2
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	f003 0303 	and.w	r3, r3, #3
 800107a:	2b01      	cmp	r3, #1
 800107c:	d103      	bne.n	8001086 <case_insensitive_strcmp+0x5e>
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	f103 0220 	add.w	r2, r3, #32
 8001084:	e000      	b.n	8001088 <case_insensitive_strcmp+0x60>
 8001086:	7bfa      	ldrb	r2, [r7, #15]
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	73bb      	strb	r3, [r7, #14]
 800108e:	7bbb      	ldrb	r3, [r7, #14]
 8001090:	3301      	adds	r3, #1
 8001092:	491a      	ldr	r1, [pc, #104]	; (80010fc <case_insensitive_strcmp+0xd4>)
 8001094:	440b      	add	r3, r1
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	2b01      	cmp	r3, #1
 800109e:	d102      	bne.n	80010a6 <case_insensitive_strcmp+0x7e>
 80010a0:	7bbb      	ldrb	r3, [r7, #14]
 80010a2:	3320      	adds	r3, #32
 80010a4:	e000      	b.n	80010a8 <case_insensitive_strcmp+0x80>
 80010a6:	7bbb      	ldrb	r3, [r7, #14]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d0d0      	beq.n	800104e <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	737b      	strb	r3, [r7, #13]
 80010b2:	7b7b      	ldrb	r3, [r7, #13]
 80010b4:	3301      	adds	r3, #1
 80010b6:	4a11      	ldr	r2, [pc, #68]	; (80010fc <case_insensitive_strcmp+0xd4>)
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d103      	bne.n	80010cc <case_insensitive_strcmp+0xa4>
 80010c4:	7b7b      	ldrb	r3, [r7, #13]
 80010c6:	f103 0220 	add.w	r2, r3, #32
 80010ca:	e000      	b.n	80010ce <case_insensitive_strcmp+0xa6>
 80010cc:	7b7a      	ldrb	r2, [r7, #13]
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	733b      	strb	r3, [r7, #12]
 80010d4:	7b3b      	ldrb	r3, [r7, #12]
 80010d6:	3301      	adds	r3, #1
 80010d8:	4908      	ldr	r1, [pc, #32]	; (80010fc <case_insensitive_strcmp+0xd4>)
 80010da:	440b      	add	r3, r1
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d102      	bne.n	80010ec <case_insensitive_strcmp+0xc4>
 80010e6:	7b3b      	ldrb	r3, [r7, #12]
 80010e8:	3320      	adds	r3, #32
 80010ea:	e000      	b.n	80010ee <case_insensitive_strcmp+0xc6>
 80010ec:	7b3b      	ldrb	r3, [r7, #12]
 80010ee:	1ad3      	subs	r3, r2, r3
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	08012050 	.word	0x08012050

08001100 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 800110e:	2300      	movs	r3, #0
 8001110:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d101      	bne.n	800111c <cJSON_strdup+0x1c>
    {
        return NULL;
 8001118:	2300      	movs	r3, #0
 800111a:	e015      	b.n	8001148 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff f869 	bl	80001f4 <strlen>
 8001122:	4603      	mov	r3, r0
 8001124:	3301      	adds	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	68f8      	ldr	r0, [r7, #12]
 800112e:	4798      	blx	r3
 8001130:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d101      	bne.n	800113c <cJSON_strdup+0x3c>
    {
        return NULL;
 8001138:	2300      	movs	r3, #0
 800113a:	e005      	b.n	8001148 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	68b8      	ldr	r0, [r7, #8]
 8001142:	f00d f987 	bl	800e454 <memcpy>

    return copy;
 8001146:	68bb      	ldr	r3, [r7, #8]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2028      	movs	r0, #40	; 0x28
 800115e:	4798      	blx	r3
 8001160:	60f8      	str	r0, [r7, #12]
    if (node)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d004      	beq.n	8001172 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001168:	2228      	movs	r2, #40	; 0x28
 800116a:	2100      	movs	r1, #0
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f00d f97f 	bl	800e470 <memset>
    }

    return node;
 8001172:	68fb      	ldr	r3, [r7, #12]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8001188:	e037      	b.n	80011fa <cJSON_Delete+0x7e>
    {
        next = item->next;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001198:	2b00      	cmp	r3, #0
 800119a:	d108      	bne.n	80011ae <cJSON_Delete+0x32>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d004      	beq.n	80011ae <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ffe7 	bl	800117c <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d109      	bne.n	80011ce <cJSON_Delete+0x52>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	691b      	ldr	r3, [r3, #16]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d005      	beq.n	80011ce <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 80011c2:	4b12      	ldr	r3, [pc, #72]	; (800120c <cJSON_Delete+0x90>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	6912      	ldr	r2, [r2, #16]
 80011ca:	4610      	mov	r0, r2
 80011cc:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d109      	bne.n	80011ee <cJSON_Delete+0x72>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d005      	beq.n	80011ee <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <cJSON_Delete+0x90>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	6a12      	ldr	r2, [r2, #32]
 80011ea:	4610      	mov	r0, r2
 80011ec:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 80011ee:	4b07      	ldr	r3, [pc, #28]	; (800120c <cJSON_Delete+0x90>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	4798      	blx	r3
        item = next;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1c4      	bne.n	800118a <cJSON_Delete+0xe>
    }
}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000000 	.word	0x20000000

08001210 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001214:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8001216:	4618      	mov	r0, r3
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b098      	sub	sp, #96	; 0x60
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
    double number = 0;
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 8001236:	2300      	movs	r3, #0
 8001238:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 800123a:	f7ff ffe9 	bl	8001210 <get_decimal_point>
 800123e:	4603      	mov	r3, r0
 8001240:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <parse_number+0x36>
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d101      	bne.n	800125a <parse_number+0x3a>
    {
        return false;
 8001256:	2300      	movs	r3, #0
 8001258:	e0c6      	b.n	80013e8 <parse_number+0x1c8>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 800125a:	2300      	movs	r3, #0
 800125c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800125e:	e063      	b.n	8001328 <parse_number+0x108>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	6899      	ldr	r1, [r3, #8]
 8001268:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800126a:	440b      	add	r3, r1
 800126c:	4413      	add	r3, r2
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b45      	cmp	r3, #69	; 0x45
 8001272:	dc3d      	bgt.n	80012f0 <parse_number+0xd0>
 8001274:	2b2b      	cmp	r3, #43	; 0x2b
 8001276:	db66      	blt.n	8001346 <parse_number+0x126>
 8001278:	3b2b      	subs	r3, #43	; 0x2b
 800127a:	2b1a      	cmp	r3, #26
 800127c:	d863      	bhi.n	8001346 <parse_number+0x126>
 800127e:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <parse_number+0x64>)
 8001280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001284:	080012f5 	.word	0x080012f5
 8001288:	08001347 	.word	0x08001347
 800128c:	080012f5 	.word	0x080012f5
 8001290:	08001313 	.word	0x08001313
 8001294:	08001347 	.word	0x08001347
 8001298:	080012f5 	.word	0x080012f5
 800129c:	080012f5 	.word	0x080012f5
 80012a0:	080012f5 	.word	0x080012f5
 80012a4:	080012f5 	.word	0x080012f5
 80012a8:	080012f5 	.word	0x080012f5
 80012ac:	080012f5 	.word	0x080012f5
 80012b0:	080012f5 	.word	0x080012f5
 80012b4:	080012f5 	.word	0x080012f5
 80012b8:	080012f5 	.word	0x080012f5
 80012bc:	080012f5 	.word	0x080012f5
 80012c0:	08001347 	.word	0x08001347
 80012c4:	08001347 	.word	0x08001347
 80012c8:	08001347 	.word	0x08001347
 80012cc:	08001347 	.word	0x08001347
 80012d0:	08001347 	.word	0x08001347
 80012d4:	08001347 	.word	0x08001347
 80012d8:	08001347 	.word	0x08001347
 80012dc:	08001347 	.word	0x08001347
 80012e0:	08001347 	.word	0x08001347
 80012e4:	08001347 	.word	0x08001347
 80012e8:	08001347 	.word	0x08001347
 80012ec:	080012f5 	.word	0x080012f5
 80012f0:	2b65      	cmp	r3, #101	; 0x65
 80012f2:	d128      	bne.n	8001346 <parse_number+0x126>
            case '9':
            case '+':
            case '-':
            case 'e':
            case 'E':
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	6899      	ldr	r1, [r3, #8]
 80012fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012fe:	440b      	add	r3, r1
 8001300:	4413      	add	r3, r2
 8001302:	7819      	ldrb	r1, [r3, #0]
 8001304:	f107 0208 	add.w	r2, r7, #8
 8001308:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800130a:	4413      	add	r3, r2
 800130c:	460a      	mov	r2, r1
 800130e:	701a      	strb	r2, [r3, #0]
                break;
 8001310:	e007      	b.n	8001322 <parse_number+0x102>

            case '.':
                number_c_string[i] = decimal_point;
 8001312:	f107 0208 	add.w	r2, r7, #8
 8001316:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001318:	4413      	add	r3, r2
 800131a:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800131e:	701a      	strb	r2, [r3, #0]
                break;
 8001320:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8001322:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001324:	3301      	adds	r3, #1
 8001326:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001328:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800132a:	2b3e      	cmp	r3, #62	; 0x3e
 800132c:	d80d      	bhi.n	800134a <parse_number+0x12a>
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00a      	beq.n	800134a <parse_number+0x12a>
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800133a:	441a      	add	r2, r3
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	d38d      	bcc.n	8001260 <parse_number+0x40>

            default:
                goto loop_end;
        }
    }
loop_end:
 8001344:	e001      	b.n	800134a <parse_number+0x12a>
                goto loop_end;
 8001346:	bf00      	nop
 8001348:	e000      	b.n	800134c <parse_number+0x12c>
loop_end:
 800134a:	bf00      	nop
    number_c_string[i] = '\0';
 800134c:	f107 0208 	add.w	r2, r7, #8
 8001350:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001352:	4413      	add	r3, r2
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 8001358:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800135c:	f107 0308 	add.w	r3, r7, #8
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f00e f8be 	bl	800f4e4 <strtod>
 8001368:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    if (number_c_string == after_end)
 800136c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	429a      	cmp	r2, r3
 8001374:	d101      	bne.n	800137a <parse_number+0x15a>
    {
        return false; /* parse_error */
 8001376:	2300      	movs	r3, #0
 8001378:	e036      	b.n	80013e8 <parse_number+0x1c8>
    }

    item->valuedouble = number;
 800137a:	6879      	ldr	r1, [r7, #4]
 800137c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001380:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8001384:	a31b      	add	r3, pc, #108	; (adr r3, 80013f4 <parse_number+0x1d4>)
 8001386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800138e:	f7ff fbd1 	bl	8000b34 <__aeabi_dcmpge>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d004      	beq.n	80013a2 <parse_number+0x182>
    {
        item->valueint = INT_MAX;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800139e:	615a      	str	r2, [r3, #20]
 80013a0:	e015      	b.n	80013ce <parse_number+0x1ae>
    }
    else if (number <= (double)INT_MIN)
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <parse_number+0x1d0>)
 80013a8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80013ac:	f7ff fbb8 	bl	8000b20 <__aeabi_dcmple>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <parse_number+0x1a0>
    {
        item->valueint = INT_MIN;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80013bc:	615a      	str	r2, [r3, #20]
 80013be:	e006      	b.n	80013ce <parse_number+0x1ae>
    }
    else
    {
        item->valueint = (int)number;
 80013c0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80013c4:	f7ff fbe0 	bl	8000b88 <__aeabi_d2iz>
 80013c8:	4602      	mov	r2, r0
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2208      	movs	r2, #8
 80013d2:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80013da:	f107 0208 	add.w	r2, r7, #8
 80013de:	1a8a      	subs	r2, r1, r2
 80013e0:	441a      	add	r2, r3
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	609a      	str	r2, [r3, #8]
    return true;
 80013e6:	2301      	movs	r3, #1
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3760      	adds	r7, #96	; 0x60
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	c1e00000 	.word	0xc1e00000
 80013f4:	ffc00000 	.word	0xffc00000
 80013f8:	41dfffff 	.word	0x41dfffff

080013fc <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <ensure+0x20>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <ensure+0x24>
    {
        return NULL;
 800141c:	2300      	movs	r3, #0
 800141e:	e083      	b.n	8001528 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d007      	beq.n	8001438 <ensure+0x3c>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	429a      	cmp	r2, r3
 8001432:	d301      	bcc.n	8001438 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8001434:	2300      	movs	r3, #0
 8001436:	e077      	b.n	8001528 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	da01      	bge.n	8001442 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 800143e:	2300      	movs	r3, #0
 8001440:	e072      	b.n	8001528 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	689a      	ldr	r2, [r3, #8]
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	4413      	add	r3, r2
 800144a:	3301      	adds	r3, #1
 800144c:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	429a      	cmp	r2, r3
 8001456:	d805      	bhi.n	8001464 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	4413      	add	r3, r2
 8001462:	e061      	b.n	8001528 <ensure+0x12c>
    }

    if (p->noalloc) {
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691b      	ldr	r3, [r3, #16]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <ensure+0x74>
        return NULL;
 800146c:	2300      	movs	r3, #0
 800146e:	e05b      	b.n	8001528 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001476:	d308      	bcc.n	800148a <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	db03      	blt.n	8001486 <ensure+0x8a>
        {
            newsize = INT_MAX;
 800147e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	e004      	b.n	8001490 <ensure+0x94>
        }
        else
        {
            return NULL;
 8001486:	2300      	movs	r3, #0
 8001488:	e04e      	b.n	8001528 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d018      	beq.n	80014ca <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	6812      	ldr	r2, [r2, #0]
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	4610      	mov	r0, r2
 80014a4:	4798      	blx	r3
 80014a6:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d132      	bne.n	8001514 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	69db      	ldr	r3, [r3, #28]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	4610      	mov	r0, r2
 80014b8:	4798      	blx	r3
            p->length = 0;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

            return NULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e02e      	b.n	8001528 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	68b8      	ldr	r0, [r7, #8]
 80014d0:	4798      	blx	r3
 80014d2:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10d      	bne.n	80014f6 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	4610      	mov	r0, r2
 80014e4:	4798      	blx	r3
            p->length = 0;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]

            return NULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	e018      	b.n	8001528 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6819      	ldr	r1, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	3301      	adds	r3, #1
 8001500:	461a      	mov	r2, r3
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f00c ffa6 	bl	800e454 <memcpy>
        p->hooks.deallocate(p->buffer);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69db      	ldr	r3, [r3, #28]
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	6812      	ldr	r2, [r2, #0]
 8001510:	4610      	mov	r0, r2
 8001512:	4798      	blx	r3
    }
    p->length = newsize;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	4413      	add	r3, r2
}
 8001528:	4618      	mov	r0, r3
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d013      	beq.n	800156a <update_offset+0x3a>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00f      	beq.n	800156a <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	4413      	add	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689c      	ldr	r4, [r3, #8]
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f7fe fe4a 	bl	80001f4 <strlen>
 8001560:	4603      	mov	r3, r0
 8001562:	18e2      	adds	r2, r4, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	e000      	b.n	800156c <update_offset+0x3c>
        return;
 800156a:	bf00      	nop
}
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bd90      	pop	{r4, r7, pc}
	...

08001574 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001578:	b087      	sub	sp, #28
 800157a:	af00      	add	r7, sp, #0
 800157c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001580:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001584:	68b8      	ldr	r0, [r7, #8]
 8001586:	68fe      	ldr	r6, [r7, #12]
 8001588:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	687e      	ldr	r6, [r7, #4]
 8001590:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8001594:	f7ff fad8 	bl	8000b48 <__aeabi_dcmpgt>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <compare_double+0x34>
 800159e:	68bc      	ldr	r4, [r7, #8]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80015a6:	e003      	b.n	80015b0 <compare_double+0x3c>
 80015a8:	683c      	ldr	r4, [r7, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80015b0:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 80015b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015bc:	f7fe fe7c 	bl	80002b8 <__aeabi_dsub>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4690      	mov	r8, r2
 80015c6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80015ca:	f04f 0200 	mov.w	r2, #0
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <compare_double+0x8c>)
 80015d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015d4:	f7ff f828 	bl	8000628 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	2101      	movs	r1, #1
 80015de:	460c      	mov	r4, r1
 80015e0:	4640      	mov	r0, r8
 80015e2:	4649      	mov	r1, r9
 80015e4:	f7ff fa9c 	bl	8000b20 <__aeabi_dcmple>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <compare_double+0x7e>
 80015ee:	2300      	movs	r3, #0
 80015f0:	461c      	mov	r4, r3
 80015f2:	b2e3      	uxtb	r3, r4
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	371c      	adds	r7, #28
 80015f8:	46bd      	mov	sp, r7
 80015fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015fe:	bf00      	nop
 8001600:	3cb00000 	.word	0x3cb00000

08001604 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001606:	b093      	sub	sp, #76	; 0x4c
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800160e:	2300      	movs	r3, #0
 8001610:	63fb      	str	r3, [r7, #60]	; 0x3c
    double d = item->valuedouble;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001618:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    int length = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	647b      	str	r3, [r7, #68]	; 0x44
    size_t i = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	643b      	str	r3, [r7, #64]	; 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	f107 0318 	add.w	r3, r7, #24
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]
 8001638:	829a      	strh	r2, [r3, #20]
    unsigned char decimal_point = get_decimal_point();
 800163a:	f7ff fde9 	bl	8001210 <get_decimal_point>
 800163e:	4603      	mov	r3, r0
 8001640:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double test = 0.0;
 8001644:	f04f 0200 	mov.w	r2, #0
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <print_number+0x56>
    {
        return false;
 8001656:	2300      	movs	r3, #0
 8001658:	e0b4      	b.n	80017c4 <print_number+0x1c0>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 800165a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800165e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001662:	f7ff fa7b 	bl	8000b5c <__aeabi_dcmpun>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d121      	bne.n	80016b0 <print_number+0xac>
 800166c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800166e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001670:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001674:	2301      	movs	r3, #1
 8001676:	461e      	mov	r6, r3
 8001678:	f04f 32ff 	mov.w	r2, #4294967295
 800167c:	4b53      	ldr	r3, [pc, #332]	; (80017cc <print_number+0x1c8>)
 800167e:	4620      	mov	r0, r4
 8001680:	4629      	mov	r1, r5
 8001682:	f7ff fa6b 	bl	8000b5c <__aeabi_dcmpun>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10b      	bne.n	80016a4 <print_number+0xa0>
 800168c:	f04f 32ff 	mov.w	r2, #4294967295
 8001690:	4b4e      	ldr	r3, [pc, #312]	; (80017cc <print_number+0x1c8>)
 8001692:	4620      	mov	r0, r4
 8001694:	4629      	mov	r1, r5
 8001696:	f7ff fa43 	bl	8000b20 <__aeabi_dcmple>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <print_number+0xa0>
 80016a0:	2300      	movs	r3, #0
 80016a2:	461e      	mov	r6, r3
 80016a4:	b2f3      	uxtb	r3, r6
 80016a6:	f083 0301 	eor.w	r3, r3, #1
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d007      	beq.n	80016c0 <print_number+0xbc>
    {
        length = sprintf((char*)number_buffer, "null");
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4946      	ldr	r1, [pc, #280]	; (80017d0 <print_number+0x1cc>)
 80016b6:	4618      	mov	r0, r3
 80016b8:	f00d f844 	bl	800e744 <siprintf>
 80016bc:	6478      	str	r0, [r7, #68]	; 0x44
 80016be:	e03f      	b.n	8001740 <print_number+0x13c>
    }
	else if(d == (double)item->valueint)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	695b      	ldr	r3, [r3, #20]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe ff45 	bl	8000554 <__aeabi_i2d>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80016d2:	f7ff fa11 	bl	8000af8 <__aeabi_dcmpeq>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d009      	beq.n	80016f0 <print_number+0xec>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	695a      	ldr	r2, [r3, #20]
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	493b      	ldr	r1, [pc, #236]	; (80017d4 <print_number+0x1d0>)
 80016e6:	4618      	mov	r0, r3
 80016e8:	f00d f82c 	bl	800e744 <siprintf>
 80016ec:	6478      	str	r0, [r7, #68]	; 0x44
 80016ee:	e027      	b.n	8001740 <print_number+0x13c>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80016f0:	f107 0014 	add.w	r0, r7, #20
 80016f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80016f8:	4937      	ldr	r1, [pc, #220]	; (80017d8 <print_number+0x1d4>)
 80016fa:	f00d f823 	bl	800e744 <siprintf>
 80016fe:	6478      	str	r0, [r7, #68]	; 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001700:	f107 0208 	add.w	r2, r7, #8
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4934      	ldr	r1, [pc, #208]	; (80017dc <print_number+0x1d8>)
 800170a:	4618      	mov	r0, r3
 800170c:	f00d f83a 	bl	800e784 <siscanf>
 8001710:	4603      	mov	r3, r0
 8001712:	2b01      	cmp	r3, #1
 8001714:	d10c      	bne.n	8001730 <print_number+0x12c>
 8001716:	ed97 7b02 	vldr	d7, [r7, #8]
 800171a:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 800171e:	eeb0 0a47 	vmov.f32	s0, s14
 8001722:	eef0 0a67 	vmov.f32	s1, s15
 8001726:	f7ff ff25 	bl	8001574 <compare_double>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d107      	bne.n	8001740 <print_number+0x13c>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001730:	f107 0014 	add.w	r0, r7, #20
 8001734:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001738:	4929      	ldr	r1, [pc, #164]	; (80017e0 <print_number+0x1dc>)
 800173a:	f00d f803 	bl	800e744 <siprintf>
 800173e:	6478      	str	r0, [r7, #68]	; 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001740:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001742:	2b00      	cmp	r3, #0
 8001744:	db02      	blt.n	800174c <print_number+0x148>
 8001746:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001748:	2b19      	cmp	r3, #25
 800174a:	dd01      	ble.n	8001750 <print_number+0x14c>
    {
        return false;
 800174c:	2300      	movs	r3, #0
 800174e:	e039      	b.n	80017c4 <print_number+0x1c0>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001750:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001752:	3301      	adds	r3, #1
 8001754:	4619      	mov	r1, r3
 8001756:	6838      	ldr	r0, [r7, #0]
 8001758:	f7ff fe50 	bl	80013fc <ensure>
 800175c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (output_pointer == NULL)
 800175e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <print_number+0x164>
    {
        return false;
 8001764:	2300      	movs	r3, #0
 8001766:	e02d      	b.n	80017c4 <print_number+0x1c0>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8001768:	2300      	movs	r3, #0
 800176a:	643b      	str	r3, [r7, #64]	; 0x40
 800176c:	e01a      	b.n	80017a4 <print_number+0x1a0>
    {
        if (number_buffer[i] == decimal_point)
 800176e:	f107 0214 	add.w	r2, r7, #20
 8001772:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001774:	4413      	add	r3, r2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800177c:	429a      	cmp	r2, r3
 800177e:	d105      	bne.n	800178c <print_number+0x188>
        {
            output_pointer[i] = '.';
 8001780:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001782:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001784:	4413      	add	r3, r2
 8001786:	222e      	movs	r2, #46	; 0x2e
 8001788:	701a      	strb	r2, [r3, #0]
            continue;
 800178a:	e008      	b.n	800179e <print_number+0x19a>
        }

        output_pointer[i] = number_buffer[i];
 800178c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800178e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001790:	4413      	add	r3, r2
 8001792:	f107 0114 	add.w	r1, r7, #20
 8001796:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001798:	440a      	add	r2, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 800179e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017a0:	3301      	adds	r3, #1
 80017a2:	643b      	str	r3, [r7, #64]	; 0x40
 80017a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d3e0      	bcc.n	800176e <print_number+0x16a>
    }
    output_pointer[i] = '\0';
 80017ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80017ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017b0:	4413      	add	r3, r2
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017bc:	441a      	add	r2, r3
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	609a      	str	r2, [r3, #8]

    return true;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	374c      	adds	r7, #76	; 0x4c
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017cc:	7fefffff 	.word	0x7fefffff
 80017d0:	08011e04 	.word	0x08011e04
 80017d4:	08011e0c 	.word	0x08011e0c
 80017d8:	08011e10 	.word	0x08011e10
 80017dc:	08011e18 	.word	0x08011e18
 80017e0:	08011e1c 	.word	0x08011e1c

080017e4 <parse_hex4>:

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 80017f4:	2300      	movs	r3, #0
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	e04c      	b.n	8001894 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4413      	add	r3, r2
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b2f      	cmp	r3, #47	; 0x2f
 8001804:	d90f      	bls.n	8001826 <parse_hex4+0x42>
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	4413      	add	r3, r2
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b39      	cmp	r3, #57	; 0x39
 8001810:	d809      	bhi.n	8001826 <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	4413      	add	r3, r2
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4413      	add	r3, r2
 8001820:	3b30      	subs	r3, #48	; 0x30
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	e02d      	b.n	8001882 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	4413      	add	r3, r2
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b40      	cmp	r3, #64	; 0x40
 8001830:	d90f      	bls.n	8001852 <parse_hex4+0x6e>
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	4413      	add	r3, r2
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b46      	cmp	r3, #70	; 0x46
 800183c:	d809      	bhi.n	8001852 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	4413      	add	r3, r2
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4413      	add	r3, r2
 800184c:	3b37      	subs	r3, #55	; 0x37
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	e017      	b.n	8001882 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	4413      	add	r3, r2
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b60      	cmp	r3, #96	; 0x60
 800185c:	d90f      	bls.n	800187e <parse_hex4+0x9a>
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	4413      	add	r3, r2
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b66      	cmp	r3, #102	; 0x66
 8001868:	d809      	bhi.n	800187e <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4413      	add	r3, r2
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	461a      	mov	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4413      	add	r3, r2
 8001878:	3b57      	subs	r3, #87	; 0x57
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	e001      	b.n	8001882 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 800187e:	2300      	movs	r3, #0
 8001880:	e00c      	b.n	800189c <parse_hex4+0xb8>
        }

        if (i < 3)
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	2b02      	cmp	r3, #2
 8001886:	d802      	bhi.n	800188e <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	011b      	lsls	r3, r3, #4
 800188c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	3301      	adds	r3, #1
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	2b03      	cmp	r3, #3
 8001898:	d9af      	bls.n	80017fa <parse_hex4+0x16>
        }
    }

    return h;
 800189a:	68fb      	ldr	r3, [r7, #12]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	; 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b05      	cmp	r3, #5
 80018e0:	f340 80b7 	ble.w	8001a52 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	3302      	adds	r3, #2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff7b 	bl	80017e4 <parse_hex4>
 80018ee:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018f6:	d304      	bcc.n	8001902 <utf16_literal_to_utf8+0x5a>
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80018fe:	f0c0 80aa 	bcc.w	8001a56 <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 8001908:	d337      	bcc.n	800197a <utf16_literal_to_utf8+0xd2>
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001910:	d233      	bcs.n	800197a <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	3306      	adds	r3, #6
 8001916:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 800191c:	230c      	movs	r3, #12
 800191e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6)
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b05      	cmp	r3, #5
 800192a:	f340 8096 	ble.w	8001a5a <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b5c      	cmp	r3, #92	; 0x5c
 8001934:	f040 8093 	bne.w	8001a5e <utf16_literal_to_utf8+0x1b6>
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	3301      	adds	r3, #1
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b75      	cmp	r3, #117	; 0x75
 8001940:	f040 808d 	bne.w	8001a5e <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3302      	adds	r3, #2
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff4b 	bl	80017e4 <parse_hex4>
 800194e:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001956:	f0c0 8084 	bcc.w	8001a62 <utf16_literal_to_utf8+0x1ba>
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001960:	d27f      	bcs.n	8001a62 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	029a      	lsls	r2, r3, #10
 8001966:	4b43      	ldr	r3, [pc, #268]	; (8001a74 <utf16_literal_to_utf8+0x1cc>)
 8001968:	4013      	ands	r3, r2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001970:	4313      	orrs	r3, r2
 8001972:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
    {
 8001978:	e004      	b.n	8001984 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 800197a:	2306      	movs	r3, #6
 800197c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001986:	2b7f      	cmp	r3, #127	; 0x7f
 8001988:	d803      	bhi.n	8001992 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 800198a:	2301      	movs	r3, #1
 800198c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001990:	e01f      	b.n	80019d2 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001998:	d206      	bcs.n	80019a8 <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 800199a:	2302      	movs	r3, #2
 800199c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 80019a0:	23c0      	movs	r3, #192	; 0xc0
 80019a2:	f887 3020 	strb.w	r3, [r7, #32]
 80019a6:	e014      	b.n	80019d2 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 80019a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ae:	d206      	bcs.n	80019be <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 80019b0:	2303      	movs	r3, #3
 80019b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 80019b6:	23e0      	movs	r3, #224	; 0xe0
 80019b8:	f887 3020 	strb.w	r3, [r7, #32]
 80019bc:	e009      	b.n	80019d2 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80019c4:	d24f      	bcs.n	8001a66 <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 80019c6:	2304      	movs	r3, #4
 80019c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 80019cc:	23f0      	movs	r3, #240	; 0xf0
 80019ce:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80019d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019d6:	3b01      	subs	r3, #1
 80019d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80019dc:	e015      	b.n	8001a0a <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6819      	ldr	r1, [r3, #0]
 80019ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019f0:	440b      	add	r3, r1
 80019f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 80019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fc:	099b      	lsrs	r3, r3, #6
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001a00:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001a04:	3b01      	subs	r3, #1
 8001a06:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001a0a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d1e5      	bne.n	80019de <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 8001a12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d909      	bls.n	8001a2e <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1c:	b2d9      	uxtb	r1, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a26:	430a      	orrs	r2, r1
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	701a      	strb	r2, [r3, #0]
 8001a2c:	e007      	b.n	8001a3e <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	b2da      	uxtb	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a46:	441a      	add	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001a4c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001a50:	e00b      	b.n	8001a6a <utf16_literal_to_utf8+0x1c2>
        goto fail;
 8001a52:	bf00      	nop
 8001a54:	e008      	b.n	8001a68 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001a56:	bf00      	nop
 8001a58:	e006      	b.n	8001a68 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a5a:	bf00      	nop
 8001a5c:	e004      	b.n	8001a68 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a5e:	bf00      	nop
 8001a60:	e002      	b.n	8001a68 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a62:	bf00      	nop
 8001a64:	e000      	b.n	8001a68 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001a66:	bf00      	nop

fail:
    return 0;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3728      	adds	r7, #40	; 0x28
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	000ffc00 	.word	0x000ffc00

08001a78 <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	; 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	4413      	add	r3, r2
 8001a9c:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	4413      	add	r3, r2
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b22      	cmp	r3, #34	; 0x22
 8001ab4:	f040 8102 	bne.w	8001cbc <parse_string+0x244>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001ac0:	e017      	b.n	8001af2 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b5c      	cmp	r3, #92	; 0x5c
 8001ac8:	d110      	bne.n	8001aec <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	f080 80f0 	bcs.w	8001cc0 <parse_string+0x248>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	61bb      	str	r3, [r7, #24]
                input_end++;
 8001ae6:	6a3b      	ldr	r3, [r7, #32]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001aec:	6a3b      	ldr	r3, [r7, #32]
 8001aee:	3301      	adds	r3, #1
 8001af0:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6a3a      	ldr	r2, [r7, #32]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	461a      	mov	r2, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d203      	bcs.n	8001b0c <parse_string+0x94>
 8001b04:	6a3b      	ldr	r3, [r7, #32]
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b22      	cmp	r3, #34	; 0x22
 8001b0a:	d1da      	bne.n	8001ac2 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6a3a      	ldr	r2, [r7, #32]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	f080 80d2 	bcs.w	8001cc4 <parse_string+0x24c>
 8001b20:	6a3b      	ldr	r3, [r7, #32]
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b22      	cmp	r3, #34	; 0x22
 8001b26:	f040 80cd 	bne.w	8001cc4 <parse_string+0x24c>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	4413      	add	r3, r2
 8001b34:	6a3a      	ldr	r2, [r7, #32]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	461a      	mov	r2, r3
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	3201      	adds	r2, #1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4798      	blx	r3
 8001b4c:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 80b9 	beq.w	8001cc8 <parse_string+0x250>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001b5a:	e093      	b.n	8001c84 <parse_string+0x20c>
    {
        if (*input_pointer != '\\')
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b5c      	cmp	r3, #92	; 0x5c
 8001b62:	d008      	beq.n	8001b76 <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b66:	1c53      	adds	r3, r2, #1
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	1c59      	adds	r1, r3, #1
 8001b6e:	60f9      	str	r1, [r7, #12]
 8001b70:	7812      	ldrb	r2, [r2, #0]
 8001b72:	701a      	strb	r2, [r3, #0]
 8001b74:	e086      	b.n	8001c84 <parse_string+0x20c>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001b76:	2302      	movs	r3, #2
 8001b78:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001b7a:	6a3a      	ldr	r2, [r7, #32]
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f340 80a3 	ble.w	8001ccc <parse_string+0x254>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b88:	3301      	adds	r3, #1
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b75      	cmp	r3, #117	; 0x75
 8001b8e:	f300 809f 	bgt.w	8001cd0 <parse_string+0x258>
 8001b92:	2b5c      	cmp	r3, #92	; 0x5c
 8001b94:	da04      	bge.n	8001ba0 <parse_string+0x128>
 8001b96:	2b22      	cmp	r3, #34	; 0x22
 8001b98:	d05c      	beq.n	8001c54 <parse_string+0x1dc>
 8001b9a:	2b2f      	cmp	r3, #47	; 0x2f
 8001b9c:	d05a      	beq.n	8001c54 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001b9e:	e097      	b.n	8001cd0 <parse_string+0x258>
            switch (input_pointer[1])
 8001ba0:	3b5c      	subs	r3, #92	; 0x5c
 8001ba2:	2b19      	cmp	r3, #25
 8001ba4:	f200 8094 	bhi.w	8001cd0 <parse_string+0x258>
 8001ba8:	a201      	add	r2, pc, #4	; (adr r2, 8001bb0 <parse_string+0x138>)
 8001baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bae:	bf00      	nop
 8001bb0:	08001c55 	.word	0x08001c55
 8001bb4:	08001cd1 	.word	0x08001cd1
 8001bb8:	08001cd1 	.word	0x08001cd1
 8001bbc:	08001cd1 	.word	0x08001cd1
 8001bc0:	08001cd1 	.word	0x08001cd1
 8001bc4:	08001cd1 	.word	0x08001cd1
 8001bc8:	08001c19 	.word	0x08001c19
 8001bcc:	08001cd1 	.word	0x08001cd1
 8001bd0:	08001cd1 	.word	0x08001cd1
 8001bd4:	08001cd1 	.word	0x08001cd1
 8001bd8:	08001c25 	.word	0x08001c25
 8001bdc:	08001cd1 	.word	0x08001cd1
 8001be0:	08001cd1 	.word	0x08001cd1
 8001be4:	08001cd1 	.word	0x08001cd1
 8001be8:	08001cd1 	.word	0x08001cd1
 8001bec:	08001cd1 	.word	0x08001cd1
 8001bf0:	08001cd1 	.word	0x08001cd1
 8001bf4:	08001cd1 	.word	0x08001cd1
 8001bf8:	08001c31 	.word	0x08001c31
 8001bfc:	08001cd1 	.word	0x08001cd1
 8001c00:	08001cd1 	.word	0x08001cd1
 8001c04:	08001cd1 	.word	0x08001cd1
 8001c08:	08001c3d 	.word	0x08001c3d
 8001c0c:	08001cd1 	.word	0x08001cd1
 8001c10:	08001c49 	.word	0x08001c49
 8001c14:	08001c63 	.word	0x08001c63
                    *output_pointer++ = '\b';
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	1c5a      	adds	r2, r3, #1
 8001c1c:	60fa      	str	r2, [r7, #12]
 8001c1e:	2208      	movs	r2, #8
 8001c20:	701a      	strb	r2, [r3, #0]
                    break;
 8001c22:	e02b      	b.n	8001c7c <parse_string+0x204>
                    *output_pointer++ = '\f';
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	60fa      	str	r2, [r7, #12]
 8001c2a:	220c      	movs	r2, #12
 8001c2c:	701a      	strb	r2, [r3, #0]
                    break;
 8001c2e:	e025      	b.n	8001c7c <parse_string+0x204>
                    *output_pointer++ = '\n';
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	1c5a      	adds	r2, r3, #1
 8001c34:	60fa      	str	r2, [r7, #12]
 8001c36:	220a      	movs	r2, #10
 8001c38:	701a      	strb	r2, [r3, #0]
                    break;
 8001c3a:	e01f      	b.n	8001c7c <parse_string+0x204>
                    *output_pointer++ = '\r';
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	60fa      	str	r2, [r7, #12]
 8001c42:	220d      	movs	r2, #13
 8001c44:	701a      	strb	r2, [r3, #0]
                    break;
 8001c46:	e019      	b.n	8001c7c <parse_string+0x204>
                    *output_pointer++ = '\t';
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	60fa      	str	r2, [r7, #12]
 8001c4e:	2209      	movs	r2, #9
 8001c50:	701a      	strb	r2, [r3, #0]
                    break;
 8001c52:	e013      	b.n	8001c7c <parse_string+0x204>
                    *output_pointer++ = input_pointer[1];
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	60fa      	str	r2, [r7, #12]
 8001c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c5c:	7852      	ldrb	r2, [r2, #1]
 8001c5e:	701a      	strb	r2, [r3, #0]
                    break;
 8001c60:	e00c      	b.n	8001c7c <parse_string+0x204>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001c62:	f107 030c 	add.w	r3, r7, #12
 8001c66:	461a      	mov	r2, r3
 8001c68:	6a39      	ldr	r1, [r7, #32]
 8001c6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c6c:	f7ff fe1c 	bl	80018a8 <utf16_literal_to_utf8>
 8001c70:	4603      	mov	r3, r0
 8001c72:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001c74:	7dfb      	ldrb	r3, [r7, #23]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d02c      	beq.n	8001cd4 <parse_string+0x25c>
                    break;
 8001c7a:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001c7c:	7dfb      	ldrb	r3, [r7, #23]
 8001c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c80:	4413      	add	r3, r2
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 8001c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c86:	6a3b      	ldr	r3, [r7, #32]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	f4ff af67 	bcc.w	8001b5c <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2210      	movs	r2, #16
 8001c98:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69fa      	ldr	r2, [r7, #28]
 8001c9e:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6a3a      	ldr	r2, [r7, #32]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	609a      	str	r2, [r3, #8]

    return true;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e01e      	b.n	8001cfa <parse_string+0x282>
        goto fail;
 8001cbc:	bf00      	nop
 8001cbe:	e00a      	b.n	8001cd6 <parse_string+0x25e>
                    goto fail;
 8001cc0:	bf00      	nop
 8001cc2:	e008      	b.n	8001cd6 <parse_string+0x25e>
            goto fail; /* string ended unexpectedly */
 8001cc4:	bf00      	nop
 8001cc6:	e006      	b.n	8001cd6 <parse_string+0x25e>
            goto fail; /* allocation failure */
 8001cc8:	bf00      	nop
 8001cca:	e004      	b.n	8001cd6 <parse_string+0x25e>
                goto fail;
 8001ccc:	bf00      	nop
 8001cce:	e002      	b.n	8001cd6 <parse_string+0x25e>
                    goto fail;
 8001cd0:	bf00      	nop
 8001cd2:	e000      	b.n	8001cd6 <parse_string+0x25e>
                        goto fail;
 8001cd4:	bf00      	nop

fail:
    if (output != NULL)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d003      	beq.n	8001ce4 <parse_string+0x26c>
    {
        input_buffer->hooks.deallocate(output);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	695b      	ldr	r3, [r3, #20]
 8001ce0:	69f8      	ldr	r0, [r7, #28]
 8001ce2:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <parse_string+0x280>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3728      	adds	r7, #40	; 0x28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop

08001d04 <print_string_ptr>:

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <print_string_ptr+0x28>
    {
        return false;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e110      	b.n	8001f4e <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d111      	bne.n	8001d56 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001d32:	2103      	movs	r1, #3
 8001d34:	6838      	ldr	r0, [r7, #0]
 8001d36:	f7ff fb61 	bl	80013fc <ensure>
 8001d3a:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <print_string_ptr+0x42>
        {
            return false;
 8001d42:	2300      	movs	r3, #0
 8001d44:	e103      	b.n	8001f4e <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4a83      	ldr	r2, [pc, #524]	; (8001f58 <print_string_ptr+0x254>)
 8001d4a:	8811      	ldrh	r1, [r2, #0]
 8001d4c:	7892      	ldrb	r2, [r2, #2]
 8001d4e:	8019      	strh	r1, [r3, #0]
 8001d50:	709a      	strb	r2, [r3, #2]

        return true;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e0fb      	b.n	8001f4e <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	61fb      	str	r3, [r7, #28]
 8001d5a:	e023      	b.n	8001da4 <print_string_ptr+0xa0>
    {
        switch (*input_pointer)
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b22      	cmp	r3, #34	; 0x22
 8001d62:	dc0e      	bgt.n	8001d82 <print_string_ptr+0x7e>
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	db12      	blt.n	8001d8e <print_string_ptr+0x8a>
 8001d68:	3b08      	subs	r3, #8
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	4b7b      	ldr	r3, [pc, #492]	; (8001f5c <print_string_ptr+0x258>)
 8001d70:	4013      	ands	r3, r2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	bf14      	ite	ne
 8001d76:	2301      	movne	r3, #1
 8001d78:	2300      	moveq	r3, #0
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <print_string_ptr+0x82>
 8001d80:	e005      	b.n	8001d8e <print_string_ptr+0x8a>
 8001d82:	2b5c      	cmp	r3, #92	; 0x5c
 8001d84:	d103      	bne.n	8001d8e <print_string_ptr+0x8a>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
                break;
 8001d8c:	e007      	b.n	8001d9e <print_string_ptr+0x9a>
            default:
                if (*input_pointer < 32)
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b1f      	cmp	r3, #31
 8001d94:	d802      	bhi.n	8001d9c <print_string_ptr+0x98>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	3305      	adds	r3, #5
 8001d9a:	617b      	str	r3, [r7, #20]
                }
                break;
 8001d9c:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3301      	adds	r3, #1
 8001da2:	61fb      	str	r3, [r7, #28]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1d7      	bne.n	8001d5c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001dac:	69fa      	ldr	r2, [r7, #28]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	461a      	mov	r2, r3
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	4413      	add	r3, r2
 8001db8:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	3303      	adds	r3, #3
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	6838      	ldr	r0, [r7, #0]
 8001dc2:	f7ff fb1b 	bl	80013fc <ensure>
 8001dc6:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <print_string_ptr+0xce>
    {
        return false;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e0bd      	b.n	8001f4e <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d117      	bne.n	8001e08 <print_string_ptr+0x104>
    {
        output[0] = '\"';
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	2222      	movs	r2, #34	; 0x22
 8001ddc:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	3301      	adds	r3, #1
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	6879      	ldr	r1, [r7, #4]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f00c fb34 	bl	800e454 <memcpy>
        output[output_length + 1] = '\"';
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	3301      	adds	r3, #1
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4413      	add	r3, r2
 8001df4:	2222      	movs	r2, #34	; 0x22
 8001df6:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	3302      	adds	r3, #2
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4413      	add	r3, r2
 8001e00:	2200      	movs	r2, #0
 8001e02:	701a      	strb	r2, [r3, #0]

        return true;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0a2      	b.n	8001f4e <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	2222      	movs	r2, #34	; 0x22
 8001e0c:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	3301      	adds	r3, #1
 8001e12:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	61fb      	str	r3, [r7, #28]
 8001e18:	e087      	b.n	8001f2a <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b1f      	cmp	r3, #31
 8001e20:	d90c      	bls.n	8001e3c <print_string_ptr+0x138>
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b22      	cmp	r3, #34	; 0x22
 8001e28:	d008      	beq.n	8001e3c <print_string_ptr+0x138>
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b5c      	cmp	r3, #92	; 0x5c
 8001e30:	d004      	beq.n	8001e3c <print_string_ptr+0x138>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	781a      	ldrb	r2, [r3, #0]
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	e070      	b.n	8001f1e <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	61ba      	str	r2, [r7, #24]
 8001e42:	225c      	movs	r2, #92	; 0x5c
 8001e44:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b22      	cmp	r3, #34	; 0x22
 8001e4c:	dc3e      	bgt.n	8001ecc <print_string_ptr+0x1c8>
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	db5a      	blt.n	8001f08 <print_string_ptr+0x204>
 8001e52:	3b08      	subs	r3, #8
 8001e54:	2b1a      	cmp	r3, #26
 8001e56:	d857      	bhi.n	8001f08 <print_string_ptr+0x204>
 8001e58:	a201      	add	r2, pc, #4	; (adr r2, 8001e60 <print_string_ptr+0x15c>)
 8001e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5e:	bf00      	nop
 8001e60:	08001ee1 	.word	0x08001ee1
 8001e64:	08001f01 	.word	0x08001f01
 8001e68:	08001ef1 	.word	0x08001ef1
 8001e6c:	08001f09 	.word	0x08001f09
 8001e70:	08001ee9 	.word	0x08001ee9
 8001e74:	08001ef9 	.word	0x08001ef9
 8001e78:	08001f09 	.word	0x08001f09
 8001e7c:	08001f09 	.word	0x08001f09
 8001e80:	08001f09 	.word	0x08001f09
 8001e84:	08001f09 	.word	0x08001f09
 8001e88:	08001f09 	.word	0x08001f09
 8001e8c:	08001f09 	.word	0x08001f09
 8001e90:	08001f09 	.word	0x08001f09
 8001e94:	08001f09 	.word	0x08001f09
 8001e98:	08001f09 	.word	0x08001f09
 8001e9c:	08001f09 	.word	0x08001f09
 8001ea0:	08001f09 	.word	0x08001f09
 8001ea4:	08001f09 	.word	0x08001f09
 8001ea8:	08001f09 	.word	0x08001f09
 8001eac:	08001f09 	.word	0x08001f09
 8001eb0:	08001f09 	.word	0x08001f09
 8001eb4:	08001f09 	.word	0x08001f09
 8001eb8:	08001f09 	.word	0x08001f09
 8001ebc:	08001f09 	.word	0x08001f09
 8001ec0:	08001f09 	.word	0x08001f09
 8001ec4:	08001f09 	.word	0x08001f09
 8001ec8:	08001ed9 	.word	0x08001ed9
 8001ecc:	2b5c      	cmp	r3, #92	; 0x5c
 8001ece:	d11b      	bne.n	8001f08 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	225c      	movs	r2, #92	; 0x5c
 8001ed4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ed6:	e022      	b.n	8001f1e <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	2222      	movs	r2, #34	; 0x22
 8001edc:	701a      	strb	r2, [r3, #0]
                    break;
 8001ede:	e01e      	b.n	8001f1e <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	2262      	movs	r2, #98	; 0x62
 8001ee4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ee6:	e01a      	b.n	8001f1e <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	2266      	movs	r2, #102	; 0x66
 8001eec:	701a      	strb	r2, [r3, #0]
                    break;
 8001eee:	e016      	b.n	8001f1e <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	226e      	movs	r2, #110	; 0x6e
 8001ef4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ef6:	e012      	b.n	8001f1e <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	2272      	movs	r2, #114	; 0x72
 8001efc:	701a      	strb	r2, [r3, #0]
                    break;
 8001efe:	e00e      	b.n	8001f1e <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	2274      	movs	r2, #116	; 0x74
 8001f04:	701a      	strb	r2, [r3, #0]
                    break;
 8001f06:	e00a      	b.n	8001f1e <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4914      	ldr	r1, [pc, #80]	; (8001f60 <print_string_ptr+0x25c>)
 8001f10:	69b8      	ldr	r0, [r7, #24]
 8001f12:	f00c fc17 	bl	800e744 <siprintf>
                    output_pointer += 4;
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	3304      	adds	r3, #4
 8001f1a:	61bb      	str	r3, [r7, #24]
                    break;
 8001f1c:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	3301      	adds	r3, #1
 8001f22:	61fb      	str	r3, [r7, #28]
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	3301      	adds	r3, #1
 8001f28:	61bb      	str	r3, [r7, #24]
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f47f af73 	bne.w	8001e1a <print_string_ptr+0x116>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	3301      	adds	r3, #1
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	2222      	movs	r2, #34	; 0x22
 8001f3e:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	3302      	adds	r3, #2
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4413      	add	r3, r2
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]

    return true;
 8001f4c:	2301      	movs	r3, #1
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3720      	adds	r7, #32
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	08011e24 	.word	0x08011e24
 8001f5c:	04000037 	.word	0x04000037
 8001f60:	08011e28 	.word	0x08011e28

08001f64 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	6839      	ldr	r1, [r7, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fec5 	bl	8001d04 <print_string_ptr>
 8001f7a:	4603      	mov	r3, r0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <buffer_skip_whitespace+0x16>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e02c      	b.n	8001ff8 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <buffer_skip_whitespace+0x2c>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d306      	bcc.n	8001fbe <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	e021      	b.n	8001ff8 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d00d      	beq.n	8001fe0 <buffer_skip_whitespace+0x5c>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d207      	bcs.n	8001fe0 <buffer_skip_whitespace+0x5c>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	4413      	add	r3, r2
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b20      	cmp	r3, #32
 8001fde:	d9e9      	bls.n	8001fb4 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d104      	bne.n	8001ff6 <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	1e5a      	subs	r2, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001ff6:	687b      	ldr	r3, [r7, #4]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d007      	beq.n	8002022 <skip_utf8_bom+0x1e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <skip_utf8_bom+0x1e>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <skip_utf8_bom+0x22>
    {
        return NULL;
 8002022:	2300      	movs	r3, #0
 8002024:	e01c      	b.n	8002060 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d018      	beq.n	800205e <skip_utf8_bom+0x5a>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	1d1a      	adds	r2, r3, #4
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	429a      	cmp	r2, r3
 8002038:	d211      	bcs.n	800205e <skip_utf8_bom+0x5a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	4413      	add	r3, r2
 8002044:	2203      	movs	r2, #3
 8002046:	4908      	ldr	r1, [pc, #32]	; (8002068 <skip_utf8_bom+0x64>)
 8002048:	4618      	mov	r0, r3
 800204a:	f00c fc14 	bl	800e876 <strncmp>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d104      	bne.n	800205e <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	1cda      	adds	r2, r3, #3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 800205e:	687b      	ldr	r3, [r7, #4]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	08011e30 	.word	0x08011e30

0800206c <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 800207e:	2300      	movs	r3, #0
 8002080:	e00c      	b.n	800209c <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f7fe f8b6 	bl	80001f4 <strlen>
 8002088:	4603      	mov	r3, r0
 800208a:	3301      	adds	r3, #1
 800208c:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	6979      	ldr	r1, [r7, #20]
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f000 f805 	bl	80020a4 <cJSON_ParseWithLengthOpts>
 800209a:	4603      	mov	r3, r0
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08e      	sub	sp, #56	; 0x38
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 80020b2:	f107 0318 	add.w	r3, r7, #24
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]
 80020bc:	609a      	str	r2, [r3, #8]
 80020be:	60da      	str	r2, [r3, #12]
 80020c0:	611a      	str	r2, [r3, #16]
 80020c2:	615a      	str	r2, [r3, #20]
 80020c4:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 80020ca:	4b41      	ldr	r3, [pc, #260]	; (80021d0 <cJSON_ParseWithLengthOpts+0x12c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 80020d0:	4b3f      	ldr	r3, [pc, #252]	; (80021d0 <cJSON_ParseWithLengthOpts+0x12c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d042      	beq.n	8002162 <cJSON_ParseWithLengthOpts+0xbe>
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d03f      	beq.n	8002162 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 80020ee:	4a39      	ldr	r2, [pc, #228]	; (80021d4 <cJSON_ParseWithLengthOpts+0x130>)
 80020f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80020f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 80020fa:	4836      	ldr	r0, [pc, #216]	; (80021d4 <cJSON_ParseWithLengthOpts+0x130>)
 80020fc:	f7ff f828 	bl	8001150 <cJSON_New_Item>
 8002100:	6378      	str	r0, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 8002102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002104:	2b00      	cmp	r3, #0
 8002106:	d02e      	beq.n	8002166 <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 8002108:	f107 0318 	add.w	r3, r7, #24
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff79 	bl	8002004 <skip_utf8_bom>
 8002112:	4603      	mov	r3, r0
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff35 	bl	8001f84 <buffer_skip_whitespace>
 800211a:	4603      	mov	r3, r0
 800211c:	4619      	mov	r1, r3
 800211e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002120:	f000 f8fc 	bl	800231c <parse_value>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d01f      	beq.n	800216a <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00e      	beq.n	800214e <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8002130:	f107 0318 	add.w	r3, r7, #24
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff ff25 	bl	8001f84 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 800213a:	6a3a      	ldr	r2, [r7, #32]
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	429a      	cmp	r2, r3
 8002140:	d215      	bcs.n	800216e <cJSON_ParseWithLengthOpts+0xca>
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	4413      	add	r3, r2
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10f      	bne.n	800216e <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d004      	beq.n	800215e <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	6a3b      	ldr	r3, [r7, #32]
 8002158:	441a      	add	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	601a      	str	r2, [r3, #0]
    }

    return item;
 800215e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002160:	e031      	b.n	80021c6 <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 8002162:	bf00      	nop
 8002164:	e004      	b.n	8002170 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 8002166:	bf00      	nop
 8002168:	e002      	b.n	8002170 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 800216a:	bf00      	nop
 800216c:	e000      	b.n	8002170 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 800216e:	bf00      	nop

fail:
    if (item != NULL)
 8002170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 8002176:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002178:	f7ff f800 	bl	800117c <cJSON_Delete>
    }

    if (value != NULL)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d020      	beq.n	80021c4 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 800218a:	6a3a      	ldr	r2, [r7, #32]
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	429a      	cmp	r2, r3
 8002190:	d202      	bcs.n	8002198 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 8002192:	6a3b      	ldr	r3, [r7, #32]
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	e005      	b.n	80021a4 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d002      	beq.n	80021a4 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3b01      	subs	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d004      	beq.n	80021b4 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	441a      	add	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 80021b4:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <cJSON_ParseWithLengthOpts+0x12c>)
 80021b6:	461a      	mov	r2, r3
 80021b8:	f107 0310 	add.w	r3, r7, #16
 80021bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021c0:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3738      	adds	r7, #56	; 0x38
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000374 	.word	0x20000374
 80021d4:	20000000 	.word	0x20000000

080021d8 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f7ff ff41 	bl	800206c <cJSON_ParseWithOpts>
 80021ea:	4603      	mov	r3, r0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08e      	sub	sp, #56	; 0x38
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8002200:	2300      	movs	r3, #0
 8002202:	637b      	str	r3, [r7, #52]	; 0x34

    memset(buffer, 0, sizeof(buffer));
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	2224      	movs	r2, #36	; 0x24
 800220a:	2100      	movs	r1, #0
 800220c:	4618      	mov	r0, r3
 800220e:	f00c f92f 	bl	800e470 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a38      	ldr	r2, [pc, #224]	; (80022f8 <print+0x104>)
 8002218:	6812      	ldr	r2, [r2, #0]
 800221a:	4610      	mov	r0, r2
 800221c:	4798      	blx	r3
 800221e:	4603      	mov	r3, r0
 8002220:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8002222:	4b35      	ldr	r3, [pc, #212]	; (80022f8 <print+0x104>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	627b      	str	r3, [r7, #36]	; 0x24
    buffer->hooks = *hooks;
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002232:	ca07      	ldmia	r2, {r0, r1, r2}
 8002234:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d040      	beq.n	80022c0 <print+0xcc>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800223e:	f107 0310 	add.w	r3, r7, #16
 8002242:	4619      	mov	r1, r3
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 f955 	bl	80024f4 <print_value>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d039      	beq.n	80022c4 <print+0xd0>
    {
        goto fail;
    }
    update_offset(buffer);
 8002250:	f107 0310 	add.w	r3, r7, #16
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff f96b 	bl	8001530 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00d      	beq.n	800227e <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	6938      	ldr	r0, [r7, #16]
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	3201      	adds	r2, #1
 800226c:	4611      	mov	r1, r2
 800226e:	4798      	blx	r3
 8002270:	6378      	str	r0, [r7, #52]	; 0x34
        if (printed == NULL) {
 8002272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002274:	2b00      	cmp	r3, #0
 8002276:	d027      	beq.n	80022c8 <print+0xd4>
            goto fail;
        }
        buffer->buffer = NULL;
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	e01e      	b.n	80022bc <print+0xc8>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	3201      	adds	r2, #1
 8002286:	4610      	mov	r0, r2
 8002288:	4798      	blx	r3
 800228a:	6378      	str	r0, [r7, #52]	; 0x34
        if (printed == NULL)
 800228c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800228e:	2b00      	cmp	r3, #0
 8002290:	d01c      	beq.n	80022cc <print+0xd8>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8002292:	6939      	ldr	r1, [r7, #16]
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	4293      	cmp	r3, r2
 800229c:	bf28      	it	cs
 800229e:	4613      	movcs	r3, r2
 80022a0:	461a      	mov	r2, r3
 80022a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80022a4:	f00c f8d6 	bl	800e454 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022ac:	4413      	add	r3, r2
 80022ae:	2200      	movs	r2, #0
 80022b0:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4610      	mov	r0, r2
 80022ba:	4798      	blx	r3
    }

    return printed;
 80022bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022be:	e016      	b.n	80022ee <print+0xfa>
        goto fail;
 80022c0:	bf00      	nop
 80022c2:	e004      	b.n	80022ce <print+0xda>
        goto fail;
 80022c4:	bf00      	nop
 80022c6:	e002      	b.n	80022ce <print+0xda>
            goto fail;
 80022c8:	bf00      	nop
 80022ca:	e000      	b.n	80022ce <print+0xda>
            goto fail;
 80022cc:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d004      	beq.n	80022de <print+0xea>
    {
        hooks->deallocate(buffer->buffer);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4610      	mov	r0, r2
 80022dc:	4798      	blx	r3
    }

    if (printed != NULL)
 80022de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <print+0xf8>
    {
        hooks->deallocate(printed);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80022ea:	4798      	blx	r3
    }

    return NULL;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3738      	adds	r7, #56	; 0x38
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	08011f40 	.word	0x08011f40

080022fc <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8002304:	4a04      	ldr	r2, [pc, #16]	; (8002318 <cJSON_PrintUnformatted+0x1c>)
 8002306:	2100      	movs	r1, #0
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff ff73 	bl	80021f4 <print>
 800230e:	4603      	mov	r3, r0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000000 	.word	0x20000000

0800231c <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <parse_value+0x18>
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <parse_value+0x1c>
    {
        return false; /* no input */
 8002334:	2300      	movs	r3, #0
 8002336:	e0d2      	b.n	80024de <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d01d      	beq.n	800237a <parse_value+0x5e>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	1d1a      	adds	r2, r3, #4
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	429a      	cmp	r2, r3
 800234a:	d816      	bhi.n	800237a <parse_value+0x5e>
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	4413      	add	r3, r2
 8002356:	2204      	movs	r2, #4
 8002358:	4963      	ldr	r1, [pc, #396]	; (80024e8 <parse_value+0x1cc>)
 800235a:	4618      	mov	r0, r3
 800235c:	f00c fa8b 	bl	800e876 <strncmp>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d109      	bne.n	800237a <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2204      	movs	r2, #4
 800236a:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	1d1a      	adds	r2, r3, #4
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	609a      	str	r2, [r3, #8]
        return true;
 8002376:	2301      	movs	r3, #1
 8002378:	e0b1      	b.n	80024de <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01d      	beq.n	80023bc <parse_value+0xa0>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	1d5a      	adds	r2, r3, #5
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	429a      	cmp	r2, r3
 800238c:	d816      	bhi.n	80023bc <parse_value+0xa0>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	4413      	add	r3, r2
 8002398:	2205      	movs	r2, #5
 800239a:	4954      	ldr	r1, [pc, #336]	; (80024ec <parse_value+0x1d0>)
 800239c:	4618      	mov	r0, r3
 800239e:	f00c fa6a 	bl	800e876 <strncmp>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d109      	bne.n	80023bc <parse_value+0xa0>
    {
        item->type = cJSON_False;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	1d5a      	adds	r2, r3, #5
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	609a      	str	r2, [r3, #8]
        return true;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e090      	b.n	80024de <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d020      	beq.n	8002404 <parse_value+0xe8>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	1d1a      	adds	r2, r3, #4
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d819      	bhi.n	8002404 <parse_value+0xe8>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	4413      	add	r3, r2
 80023da:	2204      	movs	r2, #4
 80023dc:	4944      	ldr	r1, [pc, #272]	; (80024f0 <parse_value+0x1d4>)
 80023de:	4618      	mov	r0, r3
 80023e0:	f00c fa49 	bl	800e876 <strncmp>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d10c      	bne.n	8002404 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	1d1a      	adds	r2, r3, #4
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	609a      	str	r2, [r3, #8]
        return true;
 8002400:	2301      	movs	r3, #1
 8002402:	e06c      	b.n	80024de <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d013      	beq.n	8002432 <parse_value+0x116>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	429a      	cmp	r2, r3
 8002414:	d20d      	bcs.n	8002432 <parse_value+0x116>
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	4413      	add	r3, r2
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	2b22      	cmp	r3, #34	; 0x22
 8002424:	d105      	bne.n	8002432 <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8002426:	6839      	ldr	r1, [r7, #0]
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff fb25 	bl	8001a78 <parse_string>
 800242e:	4603      	mov	r3, r0
 8002430:	e055      	b.n	80024de <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d023      	beq.n	8002480 <parse_value+0x164>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	429a      	cmp	r2, r3
 8002442:	d21d      	bcs.n	8002480 <parse_value+0x164>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	4413      	add	r3, r2
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b2d      	cmp	r3, #45	; 0x2d
 8002452:	d00f      	beq.n	8002474 <parse_value+0x158>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	4413      	add	r3, r2
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b2f      	cmp	r3, #47	; 0x2f
 8002462:	d90d      	bls.n	8002480 <parse_value+0x164>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	4413      	add	r3, r2
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b39      	cmp	r3, #57	; 0x39
 8002472:	d805      	bhi.n	8002480 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 8002474:	6839      	ldr	r1, [r7, #0]
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f7fe fed2 	bl	8001220 <parse_number>
 800247c:	4603      	mov	r3, r0
 800247e:	e02e      	b.n	80024de <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d013      	beq.n	80024ae <parse_value+0x192>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	429a      	cmp	r2, r3
 8002490:	d20d      	bcs.n	80024ae <parse_value+0x192>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	4413      	add	r3, r2
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b5b      	cmp	r3, #91	; 0x5b
 80024a0:	d105      	bne.n	80024ae <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 80024a2:	6839      	ldr	r1, [r7, #0]
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f909 	bl	80026bc <parse_array>
 80024aa:	4603      	mov	r3, r0
 80024ac:	e017      	b.n	80024de <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <parse_value+0x1c0>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d20d      	bcs.n	80024dc <parse_value+0x1c0>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	4413      	add	r3, r2
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b7b      	cmp	r3, #123	; 0x7b
 80024ce:	d105      	bne.n	80024dc <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 80024d0:	6839      	ldr	r1, [r7, #0]
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 fa3c 	bl	8002950 <parse_object>
 80024d8:	4603      	mov	r3, r0
 80024da:	e000      	b.n	80024de <parse_value+0x1c2>
    }

    return false;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	08011e04 	.word	0x08011e04
 80024ec:	08011e34 	.word	0x08011e34
 80024f0:	08011e3c 	.word	0x08011e3c

080024f4 <print_value>:

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <print_value+0x1a>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <print_value+0x1e>
    {
        return false;
 800250e:	2300      	movs	r3, #0
 8002510:	e0c9      	b.n	80026a6 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b80      	cmp	r3, #128	; 0x80
 800251a:	f000 808e 	beq.w	800263a <print_value+0x146>
 800251e:	2b80      	cmp	r3, #128	; 0x80
 8002520:	f300 80c0 	bgt.w	80026a4 <print_value+0x1b0>
 8002524:	2b20      	cmp	r3, #32
 8002526:	dc49      	bgt.n	80025bc <print_value+0xc8>
 8002528:	2b00      	cmp	r3, #0
 800252a:	f340 80bb 	ble.w	80026a4 <print_value+0x1b0>
 800252e:	3b01      	subs	r3, #1
 8002530:	2b1f      	cmp	r3, #31
 8002532:	f200 80b7 	bhi.w	80026a4 <print_value+0x1b0>
 8002536:	a201      	add	r2, pc, #4	; (adr r2, 800253c <print_value+0x48>)
 8002538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253c:	080025e7 	.word	0x080025e7
 8002540:	0800260b 	.word	0x0800260b
 8002544:	080026a5 	.word	0x080026a5
 8002548:	080025c3 	.word	0x080025c3
 800254c:	080026a5 	.word	0x080026a5
 8002550:	080026a5 	.word	0x080026a5
 8002554:	080026a5 	.word	0x080026a5
 8002558:	0800262f 	.word	0x0800262f
 800255c:	080026a5 	.word	0x080026a5
 8002560:	080026a5 	.word	0x080026a5
 8002564:	080026a5 	.word	0x080026a5
 8002568:	080026a5 	.word	0x080026a5
 800256c:	080026a5 	.word	0x080026a5
 8002570:	080026a5 	.word	0x080026a5
 8002574:	080026a5 	.word	0x080026a5
 8002578:	08002681 	.word	0x08002681
 800257c:	080026a5 	.word	0x080026a5
 8002580:	080026a5 	.word	0x080026a5
 8002584:	080026a5 	.word	0x080026a5
 8002588:	080026a5 	.word	0x080026a5
 800258c:	080026a5 	.word	0x080026a5
 8002590:	080026a5 	.word	0x080026a5
 8002594:	080026a5 	.word	0x080026a5
 8002598:	080026a5 	.word	0x080026a5
 800259c:	080026a5 	.word	0x080026a5
 80025a0:	080026a5 	.word	0x080026a5
 80025a4:	080026a5 	.word	0x080026a5
 80025a8:	080026a5 	.word	0x080026a5
 80025ac:	080026a5 	.word	0x080026a5
 80025b0:	080026a5 	.word	0x080026a5
 80025b4:	080026a5 	.word	0x080026a5
 80025b8:	0800268d 	.word	0x0800268d
 80025bc:	2b40      	cmp	r3, #64	; 0x40
 80025be:	d06b      	beq.n	8002698 <print_value+0x1a4>
 80025c0:	e070      	b.n	80026a4 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 80025c2:	2105      	movs	r1, #5
 80025c4:	6838      	ldr	r0, [r7, #0]
 80025c6:	f7fe ff19 	bl	80013fc <ensure>
 80025ca:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <print_value+0xe2>
            {
                return false;
 80025d2:	2300      	movs	r3, #0
 80025d4:	e067      	b.n	80026a6 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	4a35      	ldr	r2, [pc, #212]	; (80026b0 <print_value+0x1bc>)
 80025da:	6810      	ldr	r0, [r2, #0]
 80025dc:	6018      	str	r0, [r3, #0]
 80025de:	7912      	ldrb	r2, [r2, #4]
 80025e0:	711a      	strb	r2, [r3, #4]
            return true;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e05f      	b.n	80026a6 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80025e6:	2106      	movs	r1, #6
 80025e8:	6838      	ldr	r0, [r7, #0]
 80025ea:	f7fe ff07 	bl	80013fc <ensure>
 80025ee:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <print_value+0x106>
            {
                return false;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e055      	b.n	80026a6 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a2d      	ldr	r2, [pc, #180]	; (80026b4 <print_value+0x1c0>)
 80025fe:	6810      	ldr	r0, [r2, #0]
 8002600:	6018      	str	r0, [r3, #0]
 8002602:	8892      	ldrh	r2, [r2, #4]
 8002604:	809a      	strh	r2, [r3, #4]
            return true;
 8002606:	2301      	movs	r3, #1
 8002608:	e04d      	b.n	80026a6 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800260a:	2105      	movs	r1, #5
 800260c:	6838      	ldr	r0, [r7, #0]
 800260e:	f7fe fef5 	bl	80013fc <ensure>
 8002612:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <print_value+0x12a>
            {
                return false;
 800261a:	2300      	movs	r3, #0
 800261c:	e043      	b.n	80026a6 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4a25      	ldr	r2, [pc, #148]	; (80026b8 <print_value+0x1c4>)
 8002622:	6810      	ldr	r0, [r2, #0]
 8002624:	6018      	str	r0, [r3, #0]
 8002626:	7912      	ldrb	r2, [r2, #4]
 8002628:	711a      	strb	r2, [r3, #4]
            return true;
 800262a:	2301      	movs	r3, #1
 800262c:	e03b      	b.n	80026a6 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800262e:	6839      	ldr	r1, [r7, #0]
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7fe ffe7 	bl	8001604 <print_number>
 8002636:	4603      	mov	r3, r0
 8002638:	e035      	b.n	80026a6 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <print_value+0x156>
            {
                return false;
 8002646:	2300      	movs	r3, #0
 8002648:	e02d      	b.n	80026a6 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	4618      	mov	r0, r3
 8002650:	f7fd fdd0 	bl	80001f4 <strlen>
 8002654:	4603      	mov	r3, r0
 8002656:	3301      	adds	r3, #1
 8002658:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 800265a:	68b9      	ldr	r1, [r7, #8]
 800265c:	6838      	ldr	r0, [r7, #0]
 800265e:	f7fe fecd 	bl	80013fc <ensure>
 8002662:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <print_value+0x17a>
            {
                return false;
 800266a:	2300      	movs	r3, #0
 800266c:	e01b      	b.n	80026a6 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	4619      	mov	r1, r3
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f00b feec 	bl	800e454 <memcpy>
            return true;
 800267c:	2301      	movs	r3, #1
 800267e:	e012      	b.n	80026a6 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8002680:	6839      	ldr	r1, [r7, #0]
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff fc6e 	bl	8001f64 <print_string>
 8002688:	4603      	mov	r3, r0
 800268a:	e00c      	b.n	80026a6 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 800268c:	6839      	ldr	r1, [r7, #0]
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f8d8 	bl	8002844 <print_array>
 8002694:	4603      	mov	r3, r0
 8002696:	e006      	b.n	80026a6 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8002698:	6839      	ldr	r1, [r7, #0]
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 fa57 	bl	8002b4e <print_object>
 80026a0:	4603      	mov	r3, r0
 80026a2:	e000      	b.n	80026a6 <print_value+0x1b2>

        default:
            return false;
 80026a4:	2300      	movs	r3, #0
    }
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	08011e04 	.word	0x08011e04
 80026b4:	08011e34 	.word	0x08011e34
 80026b8:	08011e3c 	.word	0x08011e3c

080026bc <parse_array>:

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026d6:	d301      	bcc.n	80026dc <parse_array+0x20>
    {
        return false; /* to deeply nested */
 80026d8:	2300      	movs	r3, #0
 80026da:	e0af      	b.n	800283c <parse_array+0x180>
    }
    input_buffer->depth++;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	4413      	add	r3, r2
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2b5b      	cmp	r3, #91	; 0x5b
 80026f4:	f040 8094 	bne.w	8002820 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002702:	6838      	ldr	r0, [r7, #0]
 8002704:	f7ff fc3e 	bl	8001f84 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00d      	beq.n	800272a <parse_array+0x6e>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	429a      	cmp	r2, r3
 8002718:	d207      	bcs.n	800272a <parse_array+0x6e>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	4413      	add	r3, r2
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b5d      	cmp	r3, #93	; 0x5d
 8002728:	d061      	beq.n	80027ee <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <parse_array+0x80>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	429a      	cmp	r2, r3
 800273a:	d305      	bcc.n	8002748 <parse_array+0x8c>
    {
        input_buffer->offset--;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	1e5a      	subs	r2, r3, #1
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	609a      	str	r2, [r3, #8]
        goto fail;
 8002746:	e072      	b.n	800282e <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	1e5a      	subs	r2, r3, #1
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	3310      	adds	r3, #16
 8002756:	4618      	mov	r0, r3
 8002758:	f7fe fcfa 	bl	8001150 <cJSON_New_Item>
 800275c:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d05f      	beq.n	8002824 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d104      	bne.n	8002774 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	617b      	str	r3, [r7, #20]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	613b      	str	r3, [r7, #16]
 8002772:	e007      	b.n	8002784 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	1c5a      	adds	r2, r3, #1
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 800278e:	6838      	ldr	r0, [r7, #0]
 8002790:	f7ff fbf8 	bl	8001f84 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8002794:	6839      	ldr	r1, [r7, #0]
 8002796:	6938      	ldr	r0, [r7, #16]
 8002798:	f7ff fdc0 	bl	800231c <parse_value>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d042      	beq.n	8002828 <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 80027a2:	6838      	ldr	r0, [r7, #0]
 80027a4:	f7ff fbee 	bl	8001f84 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00d      	beq.n	80027ca <parse_array+0x10e>
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d207      	bcs.n	80027ca <parse_array+0x10e>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	4413      	add	r3, r2
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	2b2c      	cmp	r3, #44	; 0x2c
 80027c8:	d0c3      	beq.n	8002752 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d02d      	beq.n	800282c <parse_array+0x170>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d227      	bcs.n	800282c <parse_array+0x170>
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	4413      	add	r3, r2
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	2b5d      	cmp	r3, #93	; 0x5d
 80027ea:	d11f      	bne.n	800282c <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 80027ec:	e000      	b.n	80027f0 <parse_array+0x134>
        goto success;
 80027ee:	bf00      	nop
    input_buffer->depth--;
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	1e5a      	subs	r2, r3, #1
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d002      	beq.n	8002806 <parse_array+0x14a>
        head->prev = current_item;
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2220      	movs	r2, #32
 800280a:	60da      	str	r2, [r3, #12]
    item->child = head;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	609a      	str	r2, [r3, #8]

    return true;
 800281c:	2301      	movs	r3, #1
 800281e:	e00d      	b.n	800283c <parse_array+0x180>
        goto fail;
 8002820:	bf00      	nop
 8002822:	e004      	b.n	800282e <parse_array+0x172>
            goto fail; /* allocation failure */
 8002824:	bf00      	nop
 8002826:	e002      	b.n	800282e <parse_array+0x172>
            goto fail; /* failed to parse value */
 8002828:	bf00      	nop
 800282a:	e000      	b.n	800282e <parse_array+0x172>
        goto fail; /* expected end of array */
 800282c:	bf00      	nop

fail:
    if (head != NULL)
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8002834:	6978      	ldr	r0, [r7, #20]
 8002836:	f7fe fca1 	bl	800117c <cJSON_Delete>
    }

    return false;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <print_array>:

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <print_array+0x22>
    {
        return false;
 8002862:	2300      	movs	r3, #0
 8002864:	e070      	b.n	8002948 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8002866:	2101      	movs	r1, #1
 8002868:	6838      	ldr	r0, [r7, #0]
 800286a:	f7fe fdc7 	bl	80013fc <ensure>
 800286e:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <print_array+0x36>
    {
        return false;
 8002876:	2300      	movs	r3, #0
 8002878:	e066      	b.n	8002948 <print_array+0x104>
    }

    *output_pointer = '[';
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	225b      	movs	r2, #91	; 0x5b
 800287e:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	1c5a      	adds	r2, r3, #1
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	1c5a      	adds	r2, r3, #1
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8002894:	e03d      	b.n	8002912 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8002896:	6839      	ldr	r1, [r7, #0]
 8002898:	6938      	ldr	r0, [r7, #16]
 800289a:	f7ff fe2b 	bl	80024f4 <print_value>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d101      	bne.n	80028a8 <print_array+0x64>
        {
            return false;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e04f      	b.n	8002948 <print_array+0x104>
        }
        update_offset(output_buffer);
 80028a8:	6838      	ldr	r0, [r7, #0]
 80028aa:	f7fe fe41 	bl	8001530 <update_offset>
        if (current_element->next)
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d02a      	beq.n	800290c <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <print_array+0x7e>
 80028be:	2302      	movs	r3, #2
 80028c0:	e000      	b.n	80028c4 <print_array+0x80>
 80028c2:	2301      	movs	r3, #1
 80028c4:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	3301      	adds	r3, #1
 80028ca:	4619      	mov	r1, r3
 80028cc:	6838      	ldr	r0, [r7, #0]
 80028ce:	f7fe fd95 	bl	80013fc <ensure>
 80028d2:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <print_array+0x9a>
            {
                return false;
 80028da:	2300      	movs	r3, #0
 80028dc:	e034      	b.n	8002948 <print_array+0x104>
            }
            *output_pointer++ = ',';
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	617a      	str	r2, [r7, #20]
 80028e4:	222c      	movs	r2, #44	; 0x2c
 80028e6:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d004      	beq.n	80028fa <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	1c5a      	adds	r2, r3, #1
 80028f4:	617a      	str	r2, [r7, #20]
 80028f6:	2220      	movs	r2, #32
 80028f8:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	441a      	add	r2, r3
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1be      	bne.n	8002896 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8002918:	2102      	movs	r1, #2
 800291a:	6838      	ldr	r0, [r7, #0]
 800291c:	f7fe fd6e 	bl	80013fc <ensure>
 8002920:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <print_array+0xe8>
    {
        return false;
 8002928:	2300      	movs	r3, #0
 800292a:	e00d      	b.n	8002948 <print_array+0x104>
    }
    *output_pointer++ = ']';
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	1c5a      	adds	r2, r3, #1
 8002930:	617a      	str	r2, [r7, #20]
 8002932:	225d      	movs	r2, #93	; 0x5d
 8002934:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	1e5a      	subs	r2, r3, #1
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	60da      	str	r2, [r3, #12]

    return true;
 8002946:	2301      	movs	r3, #1
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <parse_object>:

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800296a:	d301      	bcc.n	8002970 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 800296c:	2300      	movs	r3, #0
 800296e:	e0ea      	b.n	8002b46 <parse_object+0x1f6>
    }
    input_buffer->depth++;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	1c5a      	adds	r2, r3, #1
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 80d0 	beq.w	8002b22 <parse_object+0x1d2>
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	f080 80c9 	bcs.w	8002b22 <parse_object+0x1d2>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4413      	add	r3, r2
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b7b      	cmp	r3, #123	; 0x7b
 800299e:	f040 80c0 	bne.w	8002b22 <parse_object+0x1d2>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 80029ac:	6838      	ldr	r0, [r7, #0]
 80029ae:	f7ff fae9 	bl	8001f84 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00e      	beq.n	80029d6 <parse_object+0x86>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d208      	bcs.n	80029d6 <parse_object+0x86>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	4413      	add	r3, r2
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b7d      	cmp	r3, #125	; 0x7d
 80029d2:	f000 808d 	beq.w	8002af0 <parse_object+0x1a0>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <parse_object+0x98>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d305      	bcc.n	80029f4 <parse_object+0xa4>
    {
        input_buffer->offset--;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	1e5a      	subs	r2, r3, #1
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	609a      	str	r2, [r3, #8]
        goto fail;
 80029f2:	e0a1      	b.n	8002b38 <parse_object+0x1e8>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	1e5a      	subs	r2, r3, #1
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	3310      	adds	r3, #16
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fe fba4 	bl	8001150 <cJSON_New_Item>
 8002a08:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 808a 	beq.w	8002b26 <parse_object+0x1d6>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d104      	bne.n	8002a22 <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	617b      	str	r3, [r7, #20]
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	e007      	b.n	8002a32 <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	1c5a      	adds	r2, r3, #1
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002a3c:	6838      	ldr	r0, [r7, #0]
 8002a3e:	f7ff faa1 	bl	8001f84 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8002a42:	6839      	ldr	r1, [r7, #0]
 8002a44:	6938      	ldr	r0, [r7, #16]
 8002a46:	f7ff f817 	bl	8001a78 <parse_string>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d06c      	beq.n	8002b2a <parse_object+0x1da>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8002a50:	6838      	ldr	r0, [r7, #0]
 8002a52:	f7ff fa97 	bl	8001f84 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	2200      	movs	r2, #0
 8002a62:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d061      	beq.n	8002b2e <parse_object+0x1de>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d25b      	bcs.n	8002b2e <parse_object+0x1de>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	4413      	add	r3, r2
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b3a      	cmp	r3, #58	; 0x3a
 8002a84:	d153      	bne.n	8002b2e <parse_object+0x1de>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	1c5a      	adds	r2, r3, #1
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002a90:	6838      	ldr	r0, [r7, #0]
 8002a92:	f7ff fa77 	bl	8001f84 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8002a96:	6839      	ldr	r1, [r7, #0]
 8002a98:	6938      	ldr	r0, [r7, #16]
 8002a9a:	f7ff fc3f 	bl	800231c <parse_value>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d046      	beq.n	8002b32 <parse_object+0x1e2>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002aa4:	6838      	ldr	r0, [r7, #0]
 8002aa6:	f7ff fa6d 	bl	8001f84 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00d      	beq.n	8002acc <parse_object+0x17c>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d207      	bcs.n	8002acc <parse_object+0x17c>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	2b2c      	cmp	r3, #44	; 0x2c
 8002aca:	d098      	beq.n	80029fe <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d031      	beq.n	8002b36 <parse_object+0x1e6>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d22b      	bcs.n	8002b36 <parse_object+0x1e6>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b7d      	cmp	r3, #125	; 0x7d
 8002aec:	d123      	bne.n	8002b36 <parse_object+0x1e6>
    {
        goto fail; /* expected end of object */
    }

success:
 8002aee:	e000      	b.n	8002af2 <parse_object+0x1a2>
        goto success; /* empty object */
 8002af0:	bf00      	nop
    input_buffer->depth--;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	1e5a      	subs	r2, r3, #1
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d002      	beq.n	8002b08 <parse_object+0x1b8>
        head->prev = current_item;
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2240      	movs	r2, #64	; 0x40
 8002b0c:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	609a      	str	r2, [r3, #8]
    return true;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e011      	b.n	8002b46 <parse_object+0x1f6>
        goto fail; /* not an object */
 8002b22:	bf00      	nop
 8002b24:	e008      	b.n	8002b38 <parse_object+0x1e8>
            goto fail; /* allocation failure */
 8002b26:	bf00      	nop
 8002b28:	e006      	b.n	8002b38 <parse_object+0x1e8>
            goto fail; /* failed to parse name */
 8002b2a:	bf00      	nop
 8002b2c:	e004      	b.n	8002b38 <parse_object+0x1e8>
            goto fail; /* invalid object */
 8002b2e:	bf00      	nop
 8002b30:	e002      	b.n	8002b38 <parse_object+0x1e8>
            goto fail; /* failed to parse value */
 8002b32:	bf00      	nop
 8002b34:	e000      	b.n	8002b38 <parse_object+0x1e8>
        goto fail; /* expected end of object */
 8002b36:	bf00      	nop

fail:
    if (head != NULL)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <parse_object+0x1f4>
    {
        cJSON_Delete(head);
 8002b3e:	6978      	ldr	r0, [r7, #20]
 8002b40:	f7fe fb1c 	bl	800117c <cJSON_Delete>
    }

    return false;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <print_object>:

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b088      	sub	sp, #32
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d101      	bne.n	8002b70 <print_object+0x22>
    {
        return false;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e108      	b.n	8002d82 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <print_object+0x2e>
 8002b78:	2302      	movs	r3, #2
 8002b7a:	e000      	b.n	8002b7e <print_object+0x30>
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	3301      	adds	r3, #1
 8002b84:	4619      	mov	r1, r3
 8002b86:	6838      	ldr	r0, [r7, #0]
 8002b88:	f7fe fc38 	bl	80013fc <ensure>
 8002b8c:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <print_object+0x4a>
    {
        return false;
 8002b94:	2300      	movs	r3, #0
 8002b96:	e0f4      	b.n	8002d82 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	1c5a      	adds	r2, r3, #1
 8002b9c:	61fa      	str	r2, [r7, #28]
 8002b9e:	227b      	movs	r2, #123	; 0x7b
 8002ba0:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	1c5a      	adds	r2, r3, #1
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d004      	beq.n	8002bbe <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	1c5a      	adds	r2, r3, #1
 8002bb8:	61fa      	str	r2, [r7, #28]
 8002bba:	220a      	movs	r2, #10
 8002bbc:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	441a      	add	r2, r3
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	609a      	str	r2, [r3, #8]

    while (current_item)
 8002bca:	e0a0      	b.n	8002d0e <print_object+0x1c0>
    {
        if (output_buffer->format)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d022      	beq.n	8002c1a <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	6838      	ldr	r0, [r7, #0]
 8002bdc:	f7fe fc0e 	bl	80013fc <ensure>
 8002be0:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <print_object+0x9e>
            {
                return false;
 8002be8:	2300      	movs	r3, #0
 8002bea:	e0ca      	b.n	8002d82 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	e007      	b.n	8002c02 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	1c5a      	adds	r2, r3, #1
 8002bf6:	61fa      	str	r2, [r7, #28]
 8002bf8:	2209      	movs	r2, #9
 8002bfa:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	617b      	str	r3, [r7, #20]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d3f2      	bcc.n	8002bf2 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	441a      	add	r2, r3
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	6839      	ldr	r1, [r7, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff f86f 	bl	8001d04 <print_string_ptr>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <print_object+0xe2>
        {
            return false;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e0a8      	b.n	8002d82 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002c30:	6838      	ldr	r0, [r7, #0]
 8002c32:	f7fe fc7d 	bl	8001530 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <print_object+0xf4>
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e000      	b.n	8002c44 <print_object+0xf6>
 8002c42:	2301      	movs	r3, #1
 8002c44:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8002c46:	68f9      	ldr	r1, [r7, #12]
 8002c48:	6838      	ldr	r0, [r7, #0]
 8002c4a:	f7fe fbd7 	bl	80013fc <ensure>
 8002c4e:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <print_object+0x10c>
        {
            return false;
 8002c56:	2300      	movs	r3, #0
 8002c58:	e093      	b.n	8002d82 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	61fa      	str	r2, [r7, #28]
 8002c60:	223a      	movs	r2, #58	; 0x3a
 8002c62:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d004      	beq.n	8002c76 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	61fa      	str	r2, [r7, #28]
 8002c72:	2209      	movs	r2, #9
 8002c74:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	441a      	add	r2, r3
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8002c82:	6839      	ldr	r1, [r7, #0]
 8002c84:	69b8      	ldr	r0, [r7, #24]
 8002c86:	f7ff fc35 	bl	80024f4 <print_value>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <print_object+0x146>
        {
            return false;
 8002c90:	2300      	movs	r3, #0
 8002c92:	e076      	b.n	8002d82 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002c94:	6838      	ldr	r0, [r7, #0]
 8002c96:	f7fe fc4b 	bl	8001530 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <print_object+0x158>
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	e000      	b.n	8002ca8 <print_object+0x15a>
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <print_object+0x166>
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e000      	b.n	8002cb6 <print_object+0x168>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	4413      	add	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	6838      	ldr	r0, [r7, #0]
 8002cc2:	f7fe fb9b 	bl	80013fc <ensure>
 8002cc6:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <print_object+0x184>
        {
            return false;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e057      	b.n	8002d82 <print_object+0x234>
        }
        if (current_item->next)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d004      	beq.n	8002ce4 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	1c5a      	adds	r2, r3, #1
 8002cde:	61fa      	str	r2, [r7, #28]
 8002ce0:	222c      	movs	r2, #44	; 0x2c
 8002ce2:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d004      	beq.n	8002cf6 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	61fa      	str	r2, [r7, #28]
 8002cf2:	220a      	movs	r2, #10
 8002cf4:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	441a      	add	r2, r3
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f47f af5b 	bne.w	8002bcc <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <print_object+0x1d8>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	3301      	adds	r3, #1
 8002d24:	e000      	b.n	8002d28 <print_object+0x1da>
 8002d26:	2302      	movs	r3, #2
 8002d28:	4619      	mov	r1, r3
 8002d2a:	6838      	ldr	r0, [r7, #0]
 8002d2c:	f7fe fb66 	bl	80013fc <ensure>
 8002d30:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <print_object+0x1ee>
    {
        return false;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	e022      	b.n	8002d82 <print_object+0x234>
    }
    if (output_buffer->format)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	695b      	ldr	r3, [r3, #20]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d010      	beq.n	8002d66 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002d44:	2300      	movs	r3, #0
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	e007      	b.n	8002d5a <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	61fa      	str	r2, [r7, #28]
 8002d50:	2209      	movs	r2, #9
 8002d52:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	3301      	adds	r3, #1
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d3f1      	bcc.n	8002d4a <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	1c5a      	adds	r2, r3, #1
 8002d6a:	61fa      	str	r2, [r7, #28]
 8002d6c:	227d      	movs	r2, #125	; 0x7d
 8002d6e:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	2200      	movs	r2, #0
 8002d74:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	1e5a      	subs	r2, r3, #1
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	60da      	str	r2, [r3, #12]

    return true;
 8002d80:	2301      	movs	r3, #1
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3720      	adds	r7, #32
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b086      	sub	sp, #24
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	60f8      	str	r0, [r7, #12]
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <get_object_item+0x1c>
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <get_object_item+0x20>
    {
        return NULL;
 8002da6:	2300      	movs	r3, #0
 8002da8:	e033      	b.n	8002e12 <get_object_item+0x88>
    }

    current_element = object->child;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d017      	beq.n	8002de6 <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002db6:	e002      	b.n	8002dbe <get_object_item+0x34>
        {
            current_element = current_element->next;
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d01c      	beq.n	8002dfe <get_object_item+0x74>
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d018      	beq.n	8002dfe <get_object_item+0x74>
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	68b8      	ldr	r0, [r7, #8]
 8002dd4:	f7fd fa04 	bl	80001e0 <strcmp>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1ec      	bne.n	8002db8 <get_object_item+0x2e>
 8002dde:	e00e      	b.n	8002dfe <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <get_object_item+0x74>
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	4619      	mov	r1, r3
 8002df2:	68b8      	ldr	r0, [r7, #8]
 8002df4:	f7fe f918 	bl	8001028 <case_insensitive_strcmp>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f0      	bne.n	8002de0 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <get_object_item+0x82>
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <get_object_item+0x86>
        return NULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e000      	b.n	8002e12 <get_object_item+0x88>
    }

    return current_element;
 8002e10:	697b      	ldr	r3, [r7, #20]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3718      	adds	r7, #24
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b082      	sub	sp, #8
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
 8002e22:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 8002e24:	2200      	movs	r2, #0
 8002e26:	6839      	ldr	r1, [r7, #0]
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7ff ffae 	bl	8002d8a <get_object_item>
 8002e2e:	4603      	mov	r3, r0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	605a      	str	r2, [r3, #4]
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b084      	sub	sp, #16
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
 8002e62:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d006      	beq.n	8002e7c <add_item_to_array+0x22>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <add_item_to_array+0x22>
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d101      	bne.n	8002e80 <add_item_to_array+0x26>
    {
        return false;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e01e      	b.n	8002ebe <add_item_to_array+0x64>
    }

    child = array->child;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d109      	bne.n	8002ea0 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	e00d      	b.n	8002ebc <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d009      	beq.n	8002ebc <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	6839      	ldr	r1, [r7, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ffc2 	bl	8002e38 <suffix_object>
            array->child->prev = item;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8002ebc:	2301      	movs	r3, #1
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8002ece:	687b      	ldr	r3, [r7, #4]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d009      	beq.n	8002f0c <add_item_to_object+0x30>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d006      	beq.n	8002f0c <add_item_to_object+0x30>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <add_item_to_object+0x30>
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d101      	bne.n	8002f10 <add_item_to_object+0x34>
    {
        return false;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e036      	b.n	8002f7e <add_item_to_object+0xa2>
    }

    if (constant_key)
 8002f10:	6a3b      	ldr	r3, [r7, #32]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d009      	beq.n	8002f2a <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8002f16:	68b8      	ldr	r0, [r7, #8]
 8002f18:	f7ff ffd5 	bl	8002ec6 <cast_away_const>
 8002f1c:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	e00e      	b.n	8002f48 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8002f2a:	6839      	ldr	r1, [r7, #0]
 8002f2c:	68b8      	ldr	r0, [r7, #8]
 8002f2e:	f7fe f8e7 	bl	8001100 <cJSON_strdup>
 8002f32:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <add_item_to_object+0x62>
        {
            return false;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	e01f      	b.n	8002f7e <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f46:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d109      	bne.n	8002f68 <add_item_to_object+0x8c>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6a12      	ldr	r2, [r2, #32]
 8002f64:	4610      	mov	r0, r2
 8002f66:	4798      	blx	r3
    }

    item->string = new_key;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f7ff ff6f 	bl	8002e5a <add_item_to_array>
 8002f7c:	4603      	mov	r3, r0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b088      	sub	sp, #32
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8002f96:	ed97 0b00 	vldr	d0, [r7]
 8002f9a:	f000 f819 	bl	8002fd0 <cJSON_CreateNumber>
 8002f9e:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <cJSON_AddNumberToObject+0x44>)
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f7ff ff96 	bl	8002edc <add_item_to_object>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	e003      	b.n	8002fc2 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8002fba:	6978      	ldr	r0, [r7, #20]
 8002fbc:	f7fe f8de 	bl	800117c <cJSON_Delete>
    return NULL;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20000000 	.word	0x20000000

08002fd0 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002fda:	481f      	ldr	r0, [pc, #124]	; (8003058 <cJSON_CreateNumber+0x88>)
 8002fdc:	f7fe f8b8 	bl	8001150 <cJSON_New_Item>
 8002fe0:	60f8      	str	r0, [r7, #12]
    if(item)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d02c      	beq.n	8003042 <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2208      	movs	r2, #8
 8002fec:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8002fee:	68f9      	ldr	r1, [r7, #12]
 8002ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ff4:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8002ff8:	a315      	add	r3, pc, #84	; (adr r3, 8003050 <cJSON_CreateNumber+0x80>)
 8002ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ffe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003002:	f7fd fd97 	bl	8000b34 <__aeabi_dcmpge>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d004      	beq.n	8003016 <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8003012:	615a      	str	r2, [r3, #20]
 8003014:	e015      	b.n	8003042 <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	4b10      	ldr	r3, [pc, #64]	; (800305c <cJSON_CreateNumber+0x8c>)
 800301c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003020:	f7fd fd7e 	bl	8000b20 <__aeabi_dcmple>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d004      	beq.n	8003034 <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003030:	615a      	str	r2, [r3, #20]
 8003032:	e006      	b.n	8003042 <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 8003034:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003038:	f7fd fda6 	bl	8000b88 <__aeabi_d2iz>
 800303c:	4602      	mov	r2, r0
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	f3af 8000 	nop.w
 8003050:	ffc00000 	.word	0xffc00000
 8003054:	41dfffff 	.word	0x41dfffff
 8003058:	20000000 	.word	0x20000000
 800305c:	c1e00000 	.word	0xc1e00000

08003060 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8003066:	4807      	ldr	r0, [pc, #28]	; (8003084 <cJSON_CreateObject+0x24>)
 8003068:	f7fe f872 	bl	8001150 <cJSON_New_Item>
 800306c:	6078      	str	r0, [r7, #4]
    if (item)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2240      	movs	r2, #64	; 0x40
 8003078:	60da      	str	r2, [r3, #12]
    }

    return item;
 800307a:	687b      	ldr	r3, [r7, #4]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	20000000 	.word	0x20000000

08003088 <cJSON_IsBool>:
    return (item->type & 0xff) == cJSON_True;
}


CJSON_PUBLIC(cJSON_bool) cJSON_IsBool(const cJSON * const item)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <cJSON_IsBool+0x12>
    {
        return false;
 8003096:	2300      	movs	r3, #0
 8003098:	e008      	b.n	80030ac <cJSON_IsBool+0x24>
    }

    return (item->type & (cJSON_True | cJSON_False)) != 0;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	bf14      	ite	ne
 80030a6:	2301      	movne	r3, #1
 80030a8:	2300      	moveq	r3, #0
 80030aa:	b2db      	uxtb	r3, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <cJSON_IsNumber+0x12>
    {
        return false;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e007      	b.n	80030da <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	bf0c      	ite	eq
 80030d4:	2301      	moveq	r3, #1
 80030d6:	2300      	movne	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <cJSON_IsObject>:

    return (item->type & 0xFF) == cJSON_Array;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsObject(const cJSON * const item)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <cJSON_IsObject+0x12>
    {
        return false;
 80030f4:	2300      	movs	r3, #0
 80030f6:	e007      	b.n	8003108 <cJSON_IsObject+0x22>
    }

    return (item->type & 0xFF) == cJSON_Object;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b40      	cmp	r3, #64	; 0x40
 8003100:	bf0c      	ite	eq
 8003102:	2301      	moveq	r3, #1
 8003104:	2300      	movne	r3, #0
 8003106:	b2db      	uxtb	r3, r3
}
 8003108:	4618      	mov	r0, r3
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <deserializeJSON>:
 * This function takes a JSON string and fills a GameInfo struct with the deserialized information.
 *
 * @param json_data The JSON data to be deserialized.
 * @param info Pointer to the GameInfo struct to store the deserialized information.
 */
void deserializeJSON(const char* json_data, struct GameInfo* info) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	; 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
    cJSON *root = cJSON_Parse(json_data);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7ff f85a 	bl	80021d8 <cJSON_Parse>
 8003124:	6278      	str	r0, [r7, #36]	; 0x24

    // Who is JSON?

    if (root == NULL) {
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	2b00      	cmp	r3, #0
 800312a:	d079      	beq.n	8003220 <deserializeJSON+0x10c>
        // Handle the error here, e.g., set default values or return.
        return;
    }

    cJSON *red_json = cJSON_GetObjectItem(root, "team1");
 800312c:	493e      	ldr	r1, [pc, #248]	; (8003228 <deserializeJSON+0x114>)
 800312e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003130:	f7ff fe73 	bl	8002e1a <cJSON_GetObjectItem>
 8003134:	6238      	str	r0, [r7, #32]
    cJSON *blue_json = cJSON_GetObjectItem(root, "team2");
 8003136:	493d      	ldr	r1, [pc, #244]	; (800322c <deserializeJSON+0x118>)
 8003138:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800313a:	f7ff fe6e 	bl	8002e1a <cJSON_GetObjectItem>
 800313e:	61f8      	str	r0, [r7, #28]
    cJSON *end_of_round_json = cJSON_GetObjectItem(root, "end_of_round");
 8003140:	493b      	ldr	r1, [pc, #236]	; (8003230 <deserializeJSON+0x11c>)
 8003142:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003144:	f7ff fe69 	bl	8002e1a <cJSON_GetObjectItem>
 8003148:	61b8      	str	r0, [r7, #24]

    if (red_json && cJSON_IsObject(red_json)) {
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d029      	beq.n	80031a4 <deserializeJSON+0x90>
 8003150:	6a38      	ldr	r0, [r7, #32]
 8003152:	f7ff ffc8 	bl	80030e6 <cJSON_IsObject>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d023      	beq.n	80031a4 <deserializeJSON+0x90>
        cJSON *score_json = cJSON_GetObjectItem(red_json, "score");
 800315c:	4935      	ldr	r1, [pc, #212]	; (8003234 <deserializeJSON+0x120>)
 800315e:	6a38      	ldr	r0, [r7, #32]
 8003160:	f7ff fe5b 	bl	8002e1a <cJSON_GetObjectItem>
 8003164:	6178      	str	r0, [r7, #20]
        cJSON *state_json = cJSON_GetObjectItem(red_json, "state");
 8003166:	4934      	ldr	r1, [pc, #208]	; (8003238 <deserializeJSON+0x124>)
 8003168:	6a38      	ldr	r0, [r7, #32]
 800316a:	f7ff fe56 	bl	8002e1a <cJSON_GetObjectItem>
 800316e:	6138      	str	r0, [r7, #16]

        if (score_json && cJSON_IsNumber(score_json)) {
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d009      	beq.n	800318a <deserializeJSON+0x76>
 8003176:	6978      	ldr	r0, [r7, #20]
 8003178:	f7ff ff9e 	bl	80030b8 <cJSON_IsNumber>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <deserializeJSON+0x76>
            info->red.score = score_json->valueint;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	601a      	str	r2, [r3, #0]
        }

        if (state_json && cJSON_IsNumber(state_json)) {
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d009      	beq.n	80031a4 <deserializeJSON+0x90>
 8003190:	6938      	ldr	r0, [r7, #16]
 8003192:	f7ff ff91 	bl	80030b8 <cJSON_IsNumber>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <deserializeJSON+0x90>
            info->red.state = state_json->valueint;
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	695a      	ldr	r2, [r3, #20]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	605a      	str	r2, [r3, #4]
        }
    }

    if (blue_json && cJSON_IsObject(blue_json)) {
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d029      	beq.n	80031fe <deserializeJSON+0xea>
 80031aa:	69f8      	ldr	r0, [r7, #28]
 80031ac:	f7ff ff9b 	bl	80030e6 <cJSON_IsObject>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d023      	beq.n	80031fe <deserializeJSON+0xea>
        cJSON *score_json = cJSON_GetObjectItem(blue_json, "score");
 80031b6:	491f      	ldr	r1, [pc, #124]	; (8003234 <deserializeJSON+0x120>)
 80031b8:	69f8      	ldr	r0, [r7, #28]
 80031ba:	f7ff fe2e 	bl	8002e1a <cJSON_GetObjectItem>
 80031be:	60f8      	str	r0, [r7, #12]
        cJSON *state_json = cJSON_GetObjectItem(blue_json, "state");
 80031c0:	491d      	ldr	r1, [pc, #116]	; (8003238 <deserializeJSON+0x124>)
 80031c2:	69f8      	ldr	r0, [r7, #28]
 80031c4:	f7ff fe29 	bl	8002e1a <cJSON_GetObjectItem>
 80031c8:	60b8      	str	r0, [r7, #8]

        if (score_json && cJSON_IsNumber(score_json)) {
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d009      	beq.n	80031e4 <deserializeJSON+0xd0>
 80031d0:	68f8      	ldr	r0, [r7, #12]
 80031d2:	f7ff ff71 	bl	80030b8 <cJSON_IsNumber>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <deserializeJSON+0xd0>
            info->blue.score = score_json->valueint;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	695a      	ldr	r2, [r3, #20]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	609a      	str	r2, [r3, #8]
        }

        if (state_json && cJSON_IsNumber(state_json)) {
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <deserializeJSON+0xea>
 80031ea:	68b8      	ldr	r0, [r7, #8]
 80031ec:	f7ff ff64 	bl	80030b8 <cJSON_IsNumber>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <deserializeJSON+0xea>
            info->blue.state = state_json->valueint;
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	695a      	ldr	r2, [r3, #20]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	60da      	str	r2, [r3, #12]
        }
    }
    if (end_of_round_json && cJSON_IsBool(end_of_round_json)) {
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d009      	beq.n	8003218 <deserializeJSON+0x104>
 8003204:	69b8      	ldr	r0, [r7, #24]
 8003206:	f7ff ff3f 	bl	8003088 <cJSON_IsBool>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <deserializeJSON+0x104>
        info->end_of_round = end_of_round_json->valueint;
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	695a      	ldr	r2, [r3, #20]
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	611a      	str	r2, [r3, #16]
    }

    cJSON_Delete(root);
 8003218:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800321a:	f7fd ffaf 	bl	800117c <cJSON_Delete>
 800321e:	e000      	b.n	8003222 <deserializeJSON+0x10e>
        return;
 8003220:	bf00      	nop
}
 8003222:	3728      	adds	r7, #40	; 0x28
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	08011e44 	.word	0x08011e44
 800322c:	08011e4c 	.word	0x08011e4c
 8003230:	08011e54 	.word	0x08011e54
 8003234:	08011e64 	.word	0x08011e64
 8003238:	08011e6c 	.word	0x08011e6c

0800323c <serializeJSON>:
 * This function takes a broadcast packet and serializes it into a JSON and stores it in a char array.
 *
 * @param packet Pointer to he JSON data to be seralized.
 * @param data Pointer to the string storing the serialized JSON information.
 */
void* serializeJSON(BroadcastPacket* data, char* dst , uint32_t percentage){
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]

	 cJSON* json = cJSON_CreateObject();
 8003248:	f7ff ff0a 	bl	8003060 <cJSON_CreateObject>
 800324c:	6178      	str	r0, [r7, #20]

	    if (json == NULL) {
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <serializeJSON+0x1c>
//	        fprintf(stderr, "Failed to create JSON object.\n");
	        return NULL;
 8003254:	2300      	movs	r3, #0
 8003256:	e03c      	b.n	80032d2 <serializeJSON+0x96>
	    }

	    cJSON_AddNumberToObject(json, "battery", percentage); // battery voltage
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7fd f96b 	bl	8000534 <__aeabi_ui2d>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	ec43 2b10 	vmov	d0, r2, r3
 8003266:	491d      	ldr	r1, [pc, #116]	; (80032dc <serializeJSON+0xa0>)
 8003268:	6978      	ldr	r0, [r7, #20]
 800326a:	f7ff fe8d 	bl	8002f88 <cJSON_AddNumberToObject>
	    cJSON_AddNumberToObject(json, "team1d", data->redDeltaScore);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	4618      	mov	r0, r3
 8003274:	f7fd f95e 	bl	8000534 <__aeabi_ui2d>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	ec43 2b10 	vmov	d0, r2, r3
 8003280:	4917      	ldr	r1, [pc, #92]	; (80032e0 <serializeJSON+0xa4>)
 8003282:	6978      	ldr	r0, [r7, #20]
 8003284:	f7ff fe80 	bl	8002f88 <cJSON_AddNumberToObject>
	    cJSON_AddNumberToObject(json, "team2d", data->blueDeltaScore);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	4618      	mov	r0, r3
 800328e:	f7fd f951 	bl	8000534 <__aeabi_ui2d>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	ec43 2b10 	vmov	d0, r2, r3
 800329a:	4912      	ldr	r1, [pc, #72]	; (80032e4 <serializeJSON+0xa8>)
 800329c:	6978      	ldr	r0, [r7, #20]
 800329e:	f7ff fe73 	bl	8002f88 <cJSON_AddNumberToObject>

	    char* temp = cJSON_PrintUnformatted(json);
 80032a2:	6978      	ldr	r0, [r7, #20]
 80032a4:	f7ff f82a 	bl	80022fc <cJSON_PrintUnformatted>
 80032a8:	6138      	str	r0, [r7, #16]
	    strncat (temp, "\n", 2);
 80032aa:	6938      	ldr	r0, [r7, #16]
 80032ac:	f7fc ffa2 	bl	80001f4 <strlen>
 80032b0:	4603      	mov	r3, r0
 80032b2:	461a      	mov	r2, r3
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	4413      	add	r3, r2
 80032b8:	490b      	ldr	r1, [pc, #44]	; (80032e8 <serializeJSON+0xac>)
 80032ba:	461a      	mov	r2, r3
 80032bc:	460b      	mov	r3, r1
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	8013      	strh	r3, [r2, #0]
	    strcpy(dst, temp);
 80032c2:	6939      	ldr	r1, [r7, #16]
 80032c4:	68b8      	ldr	r0, [r7, #8]
 80032c6:	f00b face 	bl	800e866 <strcpy>
	    cJSON_Delete(json);
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7fd ff56 	bl	800117c <cJSON_Delete>

	    return dst;
 80032d0:	68bb      	ldr	r3, [r7, #8]


}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	08011e74 	.word	0x08011e74
 80032e0:	08011e7c 	.word	0x08011e7c
 80032e4:	08011e84 	.word	0x08011e84
 80032e8:	08011e8c 	.word	0x08011e8c

080032ec <select_rfid_channel>:
volatile st25r95_handle reader_handler;

/**
 * channel index is 1 indexed, 1-12
 */
uint8_t select_rfid_channel(uint8_t channel_index) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]

	if (channel_index < 1 || channel_index > 12) {
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d002      	beq.n	8003302 <select_rfid_channel+0x16>
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	2b0c      	cmp	r3, #12
 8003300:	d901      	bls.n	8003306 <select_rfid_channel+0x1a>
		return 1;  // Invalid switch index
 8003302:	2301      	movs	r3, #1
 8003304:	e0d4      	b.n	80034b0 <select_rfid_channel+0x1c4>
	}

	// Set U2.4
	uint8_t switch_refdes = 0;  // U2.X for 1st layer switch
 8003306:	2300      	movs	r3, #0
 8003308:	73fb      	strb	r3, [r7, #15]
	if (channel_index <= 4) {
 800330a:	79fb      	ldrb	r3, [r7, #7]
 800330c:	2b04      	cmp	r3, #4
 800330e:	d80e      	bhi.n	800332e <select_rfid_channel+0x42>
		HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 0);
 8003310:	2200      	movs	r2, #0
 8003312:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003316:	4868      	ldr	r0, [pc, #416]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003318:	f004 f872 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 0);
 800331c:	2200      	movs	r2, #0
 800331e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003322:	4865      	ldr	r0, [pc, #404]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003324:	f004 f86c 	bl	8007400 <HAL_GPIO_WritePin>
		switch_refdes = 1;
 8003328:	2301      	movs	r3, #1
 800332a:	73fb      	strb	r3, [r7, #15]
 800332c:	e01f      	b.n	800336e <select_rfid_channel+0x82>
	} else if (channel_index <= 8) {
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	2b08      	cmp	r3, #8
 8003332:	d80e      	bhi.n	8003352 <select_rfid_channel+0x66>
		HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 1);
 8003334:	2201      	movs	r2, #1
 8003336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800333a:	485f      	ldr	r0, [pc, #380]	; (80034b8 <select_rfid_channel+0x1cc>)
 800333c:	f004 f860 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 1);
 8003340:	2201      	movs	r2, #1
 8003342:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003346:	485c      	ldr	r0, [pc, #368]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003348:	f004 f85a 	bl	8007400 <HAL_GPIO_WritePin>
		switch_refdes = 2;
 800334c:	2302      	movs	r3, #2
 800334e:	73fb      	strb	r3, [r7, #15]
 8003350:	e00d      	b.n	800336e <select_rfid_channel+0x82>
	} else { // if channel_index <= 12
		HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 1);
 8003352:	2201      	movs	r2, #1
 8003354:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003358:	4857      	ldr	r0, [pc, #348]	; (80034b8 <select_rfid_channel+0x1cc>)
 800335a:	f004 f851 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 0);
 800335e:	2200      	movs	r2, #0
 8003360:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003364:	4854      	ldr	r0, [pc, #336]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003366:	f004 f84b 	bl	8007400 <HAL_GPIO_WritePin>
		switch_refdes = 3;
 800336a:	2303      	movs	r3, #3
 800336c:	73fb      	strb	r3, [r7, #15]
	}

	// The pattern on each 2nd layer switch is the same, use multiplexing
	uint8_t V0 = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	73bb      	strb	r3, [r7, #14]
	uint8_t V1 = 0;
 8003372:	2300      	movs	r3, #0
 8003374:	737b      	strb	r3, [r7, #13]
	if (channel_index % 4 == 0) {  // 4, 8, 12
 8003376:	79fb      	ldrb	r3, [r7, #7]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d104      	bne.n	800338c <select_rfid_channel+0xa0>
		V0 = 1;
 8003382:	2301      	movs	r3, #1
 8003384:	73bb      	strb	r3, [r7, #14]
		V1 = 0;
 8003386:	2300      	movs	r3, #0
 8003388:	737b      	strb	r3, [r7, #13]
 800338a:	e019      	b.n	80033c0 <select_rfid_channel+0xd4>
	} else if (channel_index % 4 == 1) {  // 1, 5, 9
 800338c:	79fb      	ldrb	r3, [r7, #7]
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b01      	cmp	r3, #1
 8003396:	d104      	bne.n	80033a2 <select_rfid_channel+0xb6>
		V0 = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	73bb      	strb	r3, [r7, #14]
		V1 = 0;
 800339c:	2300      	movs	r3, #0
 800339e:	737b      	strb	r3, [r7, #13]
 80033a0:	e00e      	b.n	80033c0 <select_rfid_channel+0xd4>
	} else if (channel_index % 4 == 2) {  // 2, 6, 10
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d104      	bne.n	80033b8 <select_rfid_channel+0xcc>
		V0 = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	73bb      	strb	r3, [r7, #14]
		V1 = 1;
 80033b2:	2301      	movs	r3, #1
 80033b4:	737b      	strb	r3, [r7, #13]
 80033b6:	e003      	b.n	80033c0 <select_rfid_channel+0xd4>
	} else {  // if channel_index % 4 == 3  // 3, 7, 11
		V0 = 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	73bb      	strb	r3, [r7, #14]
		V1 = 1;
 80033bc:	2301      	movs	r3, #1
 80033be:	737b      	strb	r3, [r7, #13]
	}

	// The other switches' V0/V1 are don't care, but set them to 0 anyways
	switch (switch_refdes) {
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
 80033c2:	2b03      	cmp	r3, #3
 80033c4:	d04c      	beq.n	8003460 <select_rfid_channel+0x174>
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	dc6d      	bgt.n	80034a6 <select_rfid_channel+0x1ba>
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d002      	beq.n	80033d4 <select_rfid_channel+0xe8>
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d023      	beq.n	800341a <select_rfid_channel+0x12e>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, V0);
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, V1);
		break;
	default:
		break;
 80033d2:	e068      	b.n	80034a6 <select_rfid_channel+0x1ba>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, V0);
 80033d4:	7bbb      	ldrb	r3, [r7, #14]
 80033d6:	461a      	mov	r2, r3
 80033d8:	2104      	movs	r1, #4
 80033da:	4838      	ldr	r0, [pc, #224]	; (80034bc <select_rfid_channel+0x1d0>)
 80033dc:	f004 f810 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, V1);
 80033e0:	7b7b      	ldrb	r3, [r7, #13]
 80033e2:	461a      	mov	r2, r3
 80033e4:	2102      	movs	r1, #2
 80033e6:	4835      	ldr	r0, [pc, #212]	; (80034bc <select_rfid_channel+0x1d0>)
 80033e8:	f004 f80a 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, 0);
 80033ec:	2200      	movs	r2, #0
 80033ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033f2:	4831      	ldr	r0, [pc, #196]	; (80034b8 <select_rfid_channel+0x1cc>)
 80033f4:	f004 f804 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
 80033f8:	2200      	movs	r2, #0
 80033fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033fe:	482e      	ldr	r0, [pc, #184]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003400:	f003 fffe 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, 0);
 8003404:	2200      	movs	r2, #0
 8003406:	2180      	movs	r1, #128	; 0x80
 8003408:	482c      	ldr	r0, [pc, #176]	; (80034bc <select_rfid_channel+0x1d0>)
 800340a:	f003 fff9 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, 0);
 800340e:	2200      	movs	r2, #0
 8003410:	2140      	movs	r1, #64	; 0x40
 8003412:	482a      	ldr	r0, [pc, #168]	; (80034bc <select_rfid_channel+0x1d0>)
 8003414:	f003 fff4 	bl	8007400 <HAL_GPIO_WritePin>
		break;
 8003418:	e046      	b.n	80034a8 <select_rfid_channel+0x1bc>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, 0);
 800341a:	2200      	movs	r2, #0
 800341c:	2104      	movs	r1, #4
 800341e:	4827      	ldr	r0, [pc, #156]	; (80034bc <select_rfid_channel+0x1d0>)
 8003420:	f003 ffee 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, 0);
 8003424:	2200      	movs	r2, #0
 8003426:	2102      	movs	r1, #2
 8003428:	4824      	ldr	r0, [pc, #144]	; (80034bc <select_rfid_channel+0x1d0>)
 800342a:	f003 ffe9 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, V0);
 800342e:	7bbb      	ldrb	r3, [r7, #14]
 8003430:	461a      	mov	r2, r3
 8003432:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003436:	4820      	ldr	r0, [pc, #128]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003438:	f003 ffe2 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, V1);
 800343c:	7b7b      	ldrb	r3, [r7, #13]
 800343e:	461a      	mov	r2, r3
 8003440:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003444:	481c      	ldr	r0, [pc, #112]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003446:	f003 ffdb 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, 0);
 800344a:	2200      	movs	r2, #0
 800344c:	2180      	movs	r1, #128	; 0x80
 800344e:	481b      	ldr	r0, [pc, #108]	; (80034bc <select_rfid_channel+0x1d0>)
 8003450:	f003 ffd6 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, 0);
 8003454:	2200      	movs	r2, #0
 8003456:	2140      	movs	r1, #64	; 0x40
 8003458:	4818      	ldr	r0, [pc, #96]	; (80034bc <select_rfid_channel+0x1d0>)
 800345a:	f003 ffd1 	bl	8007400 <HAL_GPIO_WritePin>
		break;
 800345e:	e023      	b.n	80034a8 <select_rfid_channel+0x1bc>
		HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, 0);
 8003460:	2200      	movs	r2, #0
 8003462:	2104      	movs	r1, #4
 8003464:	4815      	ldr	r0, [pc, #84]	; (80034bc <select_rfid_channel+0x1d0>)
 8003466:	f003 ffcb 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, 0);
 800346a:	2200      	movs	r2, #0
 800346c:	2102      	movs	r1, #2
 800346e:	4813      	ldr	r0, [pc, #76]	; (80034bc <select_rfid_channel+0x1d0>)
 8003470:	f003 ffc6 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, 0);
 8003474:	2200      	movs	r2, #0
 8003476:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800347a:	480f      	ldr	r0, [pc, #60]	; (80034b8 <select_rfid_channel+0x1cc>)
 800347c:	f003 ffc0 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
 8003480:	2200      	movs	r2, #0
 8003482:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003486:	480c      	ldr	r0, [pc, #48]	; (80034b8 <select_rfid_channel+0x1cc>)
 8003488:	f003 ffba 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, V0);
 800348c:	7bbb      	ldrb	r3, [r7, #14]
 800348e:	461a      	mov	r2, r3
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	480a      	ldr	r0, [pc, #40]	; (80034bc <select_rfid_channel+0x1d0>)
 8003494:	f003 ffb4 	bl	8007400 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, V1);
 8003498:	7b7b      	ldrb	r3, [r7, #13]
 800349a:	461a      	mov	r2, r3
 800349c:	2140      	movs	r1, #64	; 0x40
 800349e:	4807      	ldr	r0, [pc, #28]	; (80034bc <select_rfid_channel+0x1d0>)
 80034a0:	f003 ffae 	bl	8007400 <HAL_GPIO_WritePin>
		break;
 80034a4:	e000      	b.n	80034a8 <select_rfid_channel+0x1bc>
		break;
 80034a6:	bf00      	nop
	}

	reader_handler.ant_channel = channel_index;
 80034a8:	79fb      	ldrb	r3, [r7, #7]
 80034aa:	4a05      	ldr	r2, [pc, #20]	; (80034c0 <select_rfid_channel+0x1d4>)
 80034ac:	6153      	str	r3, [r2, #20]
	return 0;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	48000400 	.word	0x48000400
 80034bc:	48000800 	.word	0x48000800
 80034c0:	200008d4 	.word	0x200008d4

080034c4 <reader_irq_pulse>:

void reader_irq_pulse() {
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_RESET);
 80034c8:	2200      	movs	r2, #0
 80034ca:	2110      	movs	r1, #16
 80034cc:	4807      	ldr	r0, [pc, #28]	; (80034ec <reader_irq_pulse+0x28>)
 80034ce:	f003 ff97 	bl	8007400 <HAL_GPIO_WritePin>
	vTaskDelay(pdMS_TO_TICKS(1)); // delay 1 ms
 80034d2:	2001      	movs	r0, #1
 80034d4:	f009 f8b0 	bl	800c638 <vTaskDelay>
	HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_SET);
 80034d8:	2201      	movs	r2, #1
 80034da:	2110      	movs	r1, #16
 80034dc:	4803      	ldr	r0, [pc, #12]	; (80034ec <reader_irq_pulse+0x28>)
 80034de:	f003 ff8f 	bl	8007400 <HAL_GPIO_WritePin>
	vTaskDelay(pdMS_TO_TICKS(100)); // delay 100 ms
 80034e2:	2064      	movs	r0, #100	; 0x64
 80034e4:	f009 f8a8 	bl	800c638 <vTaskDelay>

}
 80034e8:	bf00      	nop
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	48000800 	.word	0x48000800

080034f0 <reader_nss>:

void reader_nss(uint8_t enable) {
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RFID_CS_PORT, RFID_CS_PIN,
 80034fa:	79fb      	ldrb	r3, [r7, #7]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	2110      	movs	r1, #16
 800350a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800350e:	f003 ff77 	bl	8007400 <HAL_GPIO_WritePin>
			enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
}
 8003512:	bf00      	nop
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <reader_tx>:

int reader_tx(uint8_t *data, size_t len) {
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
	int ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	b29a      	uxth	r2, r3
 800352a:	f04f 33ff 	mov.w	r3, #4294967295
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4804      	ldr	r0, [pc, #16]	; (8003544 <reader_tx+0x28>)
 8003532:	f005 fa4c 	bl	80089ce <HAL_SPI_Transmit>
 8003536:	4603      	mov	r3, r0
 8003538:	60fb      	str	r3, [r7, #12]
	return ret;
 800353a:	68fb      	ldr	r3, [r7, #12]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	2000042c 	.word	0x2000042c

08003548 <reader_rx>:

int reader_rx(uint8_t *data, size_t len) {
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
	int ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	b29a      	uxth	r2, r3
 8003556:	f04f 33ff 	mov.w	r3, #4294967295
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	4804      	ldr	r0, [pc, #16]	; (8003570 <reader_rx+0x28>)
 800355e:	f005 fba4 	bl	8008caa <HAL_SPI_Receive>
 8003562:	4603      	mov	r3, r0
 8003564:	60fb      	str	r3, [r7, #12]
	return ret;
 8003566:	68fb      	ldr	r3, [r7, #12]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	2000042c 	.word	0x2000042c

08003574 <HAL_GPIO_EXTI_Callback>:

BaseType_t xHigherPriorityTaskWoken;

void HAL_GPIO_EXTI_Callback(uint16_t pin) {
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	4603      	mov	r3, r0
 800357c:	80fb      	strh	r3, [r7, #6]
	static int errorCounter = 0;

    /* We have not woken a task at the start of the ISR. */
    xHigherPriorityTaskWoken = pdFALSE;
 800357e:	4b08      	ldr	r3, [pc, #32]	; (80035a0 <HAL_GPIO_EXTI_Callback+0x2c>)
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]

	if (pin == RFID_NIRQ_OUT_PIN) {
 8003584:	88fb      	ldrh	r3, [r7, #6]
 8003586:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800358a:	d102      	bne.n	8003592 <HAL_GPIO_EXTI_Callback+0x1e>
		reader_handler.irq_flag = 1;
 800358c:	4b05      	ldr	r3, [pc, #20]	; (80035a4 <HAL_GPIO_EXTI_Callback+0x30>)
 800358e:	2201      	movs	r2, #1
 8003590:	761a      	strb	r2, [r3, #24]
//			}
//
//			portYIELD_FROM_ISR (xHigherPriorityTaskWoken);
//		}
	}
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	20000904 	.word	0x20000904
 80035a4:	200008d4 	.word	0x200008d4

080035a8 <st25_card_callback>:

void st25_card_callback(uint8_t *uid) {
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
	//vTaskDelay(xTaskGetTickCount() + pdMS_TO_TICKS(uid[0])); // delay uid[0]
	;
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);  // toggle LED1
 80035c4:	2120      	movs	r1, #32
 80035c6:	4803      	ldr	r0, [pc, #12]	; (80035d4 <HAL_UART_RxHalfCpltCallback+0x18>)
 80035c8:	f003 ff32 	bl	8007430 <HAL_GPIO_TogglePin>
}
 80035cc:	bf00      	nop
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	48000400 	.word	0x48000400

080035d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFF_SIZE - 1);
 80035e0:	22ff      	movs	r2, #255	; 0xff
 80035e2:	4905      	ldr	r1, [pc, #20]	; (80035f8 <HAL_UART_RxCpltCallback+0x20>)
 80035e4:	4805      	ldr	r0, [pc, #20]	; (80035fc <HAL_UART_RxCpltCallback+0x24>)
 80035e6:	f006 f94d 	bl	8009884 <HAL_UART_Receive_DMA>

  DMA_RX = 1;
 80035ea:	4b05      	ldr	r3, [pc, #20]	; (8003600 <HAL_UART_RxCpltCallback+0x28>)
 80035ec:	2201      	movs	r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
}
 80035f0:	bf00      	nop
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	200006bc 	.word	0x200006bc
 80035fc:	20000490 	.word	0x20000490
 8003600:	200008d0 	.word	0x200008d0

08003604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003608:	f001 ff74 	bl	80054f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800360c:	f000 f8bc 	bl	8003788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003610:	f000 fa4c 	bl	8003aac <MX_GPIO_Init>
  MX_DMA_Init();
 8003614:	f000 fa10 	bl	8003a38 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003618:	f000 f9de 	bl	80039d8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800361c:	f000 f9ac 	bl	8003978 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003620:	f000 f904 	bl	800382c <MX_ADC1_Init>
  MX_SPI1_Init();
 8003624:	f000 f96a 	bl	80038fc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* Setup all protocol */
  reader_handler.protocol = ST25_PROTOCOL_15693;
 8003628:	4b3d      	ldr	r3, [pc, #244]	; (8003720 <main+0x11c>)
 800362a:	2201      	movs	r2, #1
 800362c:	705a      	strb	r2, [r3, #1]
  reader_handler.tx_speed = ST25_26K_106K; // datarate
 800362e:	4b3c      	ldr	r3, [pc, #240]	; (8003720 <main+0x11c>)
 8003630:	2200      	movs	r2, #0
 8003632:	70da      	strb	r2, [r3, #3]
  reader_handler.rx_speed = ST25_26K_106K; // same for up and downlinks
 8003634:	4b3a      	ldr	r3, [pc, #232]	; (8003720 <main+0x11c>)
 8003636:	2200      	movs	r2, #0
 8003638:	711a      	strb	r2, [r3, #4]
  reader_handler.timerw = 0x58;
 800363a:	4b39      	ldr	r3, [pc, #228]	; (8003720 <main+0x11c>)
 800363c:	2258      	movs	r2, #88	; 0x58
 800363e:	715a      	strb	r2, [r3, #5]
  reader_handler.ARC = 0xD1;
 8003640:	4b37      	ldr	r3, [pc, #220]	; (8003720 <main+0x11c>)
 8003642:	22d1      	movs	r2, #209	; 0xd1
 8003644:	719a      	strb	r2, [r3, #6]
  reader_handler.irq_flag = 0;
 8003646:	4b36      	ldr	r3, [pc, #216]	; (8003720 <main+0x11c>)
 8003648:	2200      	movs	r2, #0
 800364a:	761a      	strb	r2, [r3, #24]

  /* Bind BSP Functions */
  reader_handler.nss = reader_nss;
 800364c:	4b34      	ldr	r3, [pc, #208]	; (8003720 <main+0x11c>)
 800364e:	4a35      	ldr	r2, [pc, #212]	; (8003724 <main+0x120>)
 8003650:	621a      	str	r2, [r3, #32]
  reader_handler.tx = reader_tx;
 8003652:	4b33      	ldr	r3, [pc, #204]	; (8003720 <main+0x11c>)
 8003654:	4a34      	ldr	r2, [pc, #208]	; (8003728 <main+0x124>)
 8003656:	625a      	str	r2, [r3, #36]	; 0x24
  reader_handler.rx = reader_rx;
 8003658:	4b31      	ldr	r3, [pc, #196]	; (8003720 <main+0x11c>)
 800365a:	4a34      	ldr	r2, [pc, #208]	; (800372c <main+0x128>)
 800365c:	629a      	str	r2, [r3, #40]	; 0x28
  reader_handler.irq_pulse = reader_irq_pulse;
 800365e:	4b30      	ldr	r3, [pc, #192]	; (8003720 <main+0x11c>)
 8003660:	4a33      	ldr	r2, [pc, #204]	; (8003730 <main+0x12c>)
 8003662:	62da      	str	r2, [r3, #44]	; 0x2c
  reader_handler.callback = st25_card_callback;
 8003664:	4b2e      	ldr	r3, [pc, #184]	; (8003720 <main+0x11c>)
 8003666:	4a33      	ldr	r2, [pc, #204]	; (8003734 <main+0x130>)
 8003668:	61da      	str	r2, [r3, #28]

  BeanBag_setup();
 800366a:	f000 fca7 	bl	8003fbc <BeanBag_setup>

  HAL_UART_Receive_DMA(&huart1, rx_buffer, RX_BUFF_SIZE - 1);
 800366e:	22ff      	movs	r2, #255	; 0xff
 8003670:	4931      	ldr	r1, [pc, #196]	; (8003738 <main+0x134>)
 8003672:	4832      	ldr	r0, [pc, #200]	; (800373c <main+0x138>)
 8003674:	f006 f906 	bl	8009884 <HAL_UART_Receive_DMA>

  MX_USART1_UART_Init();
 8003678:	f000 f97e 	bl	8003978 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800367c:	f007 fc10 	bl	800aea0 <osKernelInitialize>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BLESemaphore */
  BLESemaphoreHandle = osSemaphoreNew(1, 1, &BLESemaphore_attributes);
 8003680:	4a2f      	ldr	r2, [pc, #188]	; (8003740 <main+0x13c>)
 8003682:	2101      	movs	r1, #1
 8003684:	2001      	movs	r0, #1
 8003686:	f007 fdde 	bl	800b246 <osSemaphoreNew>
 800368a:	4603      	mov	r3, r0
 800368c:	4a2d      	ldr	r2, [pc, #180]	; (8003744 <main+0x140>)
 800368e:	6013      	str	r3, [r2, #0]
	//osSemaphoreAcquire(BLESemaphoreHandle, 0);
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of RFIDTimeout */
  RFIDTimeoutHandle = osTimerNew(RFIDTimeoutCallback, osTimerPeriodic, NULL, &RFIDTimeout_attributes);
 8003690:	4b2d      	ldr	r3, [pc, #180]	; (8003748 <main+0x144>)
 8003692:	2200      	movs	r2, #0
 8003694:	2101      	movs	r1, #1
 8003696:	482d      	ldr	r0, [pc, #180]	; (800374c <main+0x148>)
 8003698:	f007 fcf4 	bl	800b084 <osTimerNew>
 800369c:	4603      	mov	r3, r0
 800369e:	4a2c      	ldr	r2, [pc, #176]	; (8003750 <main+0x14c>)
 80036a0:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of xRFIDEventQueue */
  xRFIDEventQueueHandle = osMessageQueueNew (16, sizeof(RFIDEvent_t), &xRFIDEventQueue_attributes);
 80036a2:	4a2c      	ldr	r2, [pc, #176]	; (8003754 <main+0x150>)
 80036a4:	2101      	movs	r1, #1
 80036a6:	2010      	movs	r0, #16
 80036a8:	f007 fe56 	bl	800b358 <osMessageQueueNew>
 80036ac:	4603      	mov	r3, r0
 80036ae:	4a2a      	ldr	r2, [pc, #168]	; (8003758 <main+0x154>)
 80036b0:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of BluetoothTXRX_T */
  BluetoothTXRX_THandle = osThreadNew(StartBluetoothTask, NULL, &BluetoothTXRX_T_attributes);
 80036b2:	4a2a      	ldr	r2, [pc, #168]	; (800375c <main+0x158>)
 80036b4:	2100      	movs	r1, #0
 80036b6:	482a      	ldr	r0, [pc, #168]	; (8003760 <main+0x15c>)
 80036b8:	f007 fc3c 	bl	800af34 <osThreadNew>
 80036bc:	4603      	mov	r3, r0
 80036be:	4a29      	ldr	r2, [pc, #164]	; (8003764 <main+0x160>)
 80036c0:	6013      	str	r3, [r2, #0]

  /* creation of readRFIDTask */
  readRFIDTaskHandle = osThreadNew(StartRFIDTask, NULL, &readRFIDTask_attributes);
 80036c2:	4a29      	ldr	r2, [pc, #164]	; (8003768 <main+0x164>)
 80036c4:	2100      	movs	r1, #0
 80036c6:	4829      	ldr	r0, [pc, #164]	; (800376c <main+0x168>)
 80036c8:	f007 fc34 	bl	800af34 <osThreadNew>
 80036cc:	4603      	mov	r3, r0
 80036ce:	4a28      	ldr	r2, [pc, #160]	; (8003770 <main+0x16c>)
 80036d0:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryVolt */
  readBatteryVoltHandle = osThreadNew(StartBatteryTask, NULL, &readBatteryVolt_attributes);
 80036d2:	4a28      	ldr	r2, [pc, #160]	; (8003774 <main+0x170>)
 80036d4:	2100      	movs	r1, #0
 80036d6:	4828      	ldr	r0, [pc, #160]	; (8003778 <main+0x174>)
 80036d8:	f007 fc2c 	bl	800af34 <osThreadNew>
 80036dc:	4603      	mov	r3, r0
 80036de:	4a27      	ldr	r2, [pc, #156]	; (800377c <main+0x178>)
 80036e0:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */

	if (HAL_GPIO_ReadPin(ADDR_PORT, ADDR_PIN) == GPIO_PIN_SET) {
 80036e2:	2102      	movs	r1, #2
 80036e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036e8:	f003 fe72 	bl	80073d0 <HAL_GPIO_ReadPin>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d103      	bne.n	80036fa <main+0xf6>
		CBU_ID[3] = '1';
 80036f2:	4b23      	ldr	r3, [pc, #140]	; (8003780 <main+0x17c>)
 80036f4:	2231      	movs	r2, #49	; 0x31
 80036f6:	70da      	strb	r2, [r3, #3]
 80036f8:	e002      	b.n	8003700 <main+0xfc>
	} else {
		CBU_ID[3] = '0';
 80036fa:	4b21      	ldr	r3, [pc, #132]	; (8003780 <main+0x17c>)
 80036fc:	2230      	movs	r2, #48	; 0x30
 80036fe:	70da      	strb	r2, [r3, #3]
	}

	ble.huart = &huart1;
 8003700:	4b20      	ldr	r3, [pc, #128]	; (8003784 <main+0x180>)
 8003702:	4a0e      	ldr	r2, [pc, #56]	; (800373c <main+0x138>)
 8003704:	601a      	str	r2, [r3, #0]
	ble.cs_base = BLE_CS_PORT;
 8003706:	4b1f      	ldr	r3, [pc, #124]	; (8003784 <main+0x180>)
 8003708:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800370c:	605a      	str	r2, [r3, #4]
	ble.cs_pin = BLE_CS_PIN;
 800370e:	4b1d      	ldr	r3, [pc, #116]	; (8003784 <main+0x180>)
 8003710:	2201      	movs	r2, #1
 8003712:	811a      	strh	r2, [r3, #8]
	ble.name = CBU_ID;
 8003714:	4b1b      	ldr	r3, [pc, #108]	; (8003784 <main+0x180>)
 8003716:	4a1a      	ldr	r2, [pc, #104]	; (8003780 <main+0x17c>)
 8003718:	60da      	str	r2, [r3, #12]

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800371a:	f007 fbe5 	bl	800aee8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800371e:	e7fe      	b.n	800371e <main+0x11a>
 8003720:	200008d4 	.word	0x200008d4
 8003724:	080034f1 	.word	0x080034f1
 8003728:	0800351d 	.word	0x0800351d
 800372c:	08003549 	.word	0x08003549
 8003730:	080034c5 	.word	0x080034c5
 8003734:	080035a9 	.word	0x080035a9
 8003738:	200006bc 	.word	0x200006bc
 800373c:	20000490 	.word	0x20000490
 8003740:	08011fd8 	.word	0x08011fd8
 8003744:	2000069c 	.word	0x2000069c
 8003748:	08011fc8 	.word	0x08011fc8
 800374c:	08003e6d 	.word	0x08003e6d
 8003750:	20000698 	.word	0x20000698
 8003754:	08011fb0 	.word	0x08011fb0
 8003758:	20000694 	.word	0x20000694
 800375c:	08011f44 	.word	0x08011f44
 8003760:	08003c01 	.word	0x08003c01
 8003764:	20000688 	.word	0x20000688
 8003768:	08011f68 	.word	0x08011f68
 800376c:	08003d1d 	.word	0x08003d1d
 8003770:	2000068c 	.word	0x2000068c
 8003774:	08011f8c 	.word	0x08011f8c
 8003778:	08003e01 	.word	0x08003e01
 800377c:	20000690 	.word	0x20000690
 8003780:	20000018 	.word	0x20000018
 8003784:	200006a0 	.word	0x200006a0

08003788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b096      	sub	sp, #88	; 0x58
 800378c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800378e:	f107 0314 	add.w	r3, r7, #20
 8003792:	2244      	movs	r2, #68	; 0x44
 8003794:	2100      	movs	r1, #0
 8003796:	4618      	mov	r0, r3
 8003798:	f00a fe6a 	bl	800e470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800379c:	463b      	mov	r3, r7
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	609a      	str	r2, [r3, #8]
 80037a6:	60da      	str	r2, [r3, #12]
 80037a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80037aa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80037ae:	f003 fe7f 	bl	80074b0 <HAL_PWREx_ControlVoltageScaling>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80037b8:	f000 fb68 	bl	8003e8c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80037bc:	2302      	movs	r3, #2
 80037be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80037c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80037c6:	2340      	movs	r3, #64	; 0x40
 80037c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037ca:	2302      	movs	r3, #2
 80037cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80037ce:	2302      	movs	r3, #2
 80037d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80037d2:	2301      	movs	r3, #1
 80037d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80037d6:	230a      	movs	r3, #10
 80037d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80037da:	2307      	movs	r3, #7
 80037dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80037de:	2302      	movs	r3, #2
 80037e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80037e2:	2302      	movs	r3, #2
 80037e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037e6:	f107 0314 	add.w	r3, r7, #20
 80037ea:	4618      	mov	r0, r3
 80037ec:	f003 feb6 	bl	800755c <HAL_RCC_OscConfig>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80037f6:	f000 fb49 	bl	8003e8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037fa:	230f      	movs	r3, #15
 80037fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037fe:	2303      	movs	r3, #3
 8003800:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800380e:	463b      	mov	r3, r7
 8003810:	2104      	movs	r1, #4
 8003812:	4618      	mov	r0, r3
 8003814:	f004 fab6 	bl	8007d84 <HAL_RCC_ClockConfig>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800381e:	f000 fb35 	bl	8003e8c <Error_Handler>
  }
}
 8003822:	bf00      	nop
 8003824:	3758      	adds	r7, #88	; 0x58
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003832:	463b      	mov	r3, r7
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	609a      	str	r2, [r3, #8]
 800383c:	60da      	str	r2, [r3, #12]
 800383e:	611a      	str	r2, [r3, #16]
 8003840:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003842:	4b2b      	ldr	r3, [pc, #172]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003844:	4a2b      	ldr	r2, [pc, #172]	; (80038f4 <MX_ADC1_Init+0xc8>)
 8003846:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8003848:	4b29      	ldr	r3, [pc, #164]	; (80038f0 <MX_ADC1_Init+0xc4>)
 800384a:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 800384e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003850:	4b27      	ldr	r3, [pc, #156]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003852:	2200      	movs	r2, #0
 8003854:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003856:	4b26      	ldr	r3, [pc, #152]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003858:	2200      	movs	r2, #0
 800385a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800385c:	4b24      	ldr	r3, [pc, #144]	; (80038f0 <MX_ADC1_Init+0xc4>)
 800385e:	2200      	movs	r2, #0
 8003860:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003862:	4b23      	ldr	r3, [pc, #140]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003864:	2204      	movs	r2, #4
 8003866:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003868:	4b21      	ldr	r3, [pc, #132]	; (80038f0 <MX_ADC1_Init+0xc4>)
 800386a:	2200      	movs	r2, #0
 800386c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800386e:	4b20      	ldr	r3, [pc, #128]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003870:	2201      	movs	r2, #1
 8003872:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003874:	4b1e      	ldr	r3, [pc, #120]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003876:	2201      	movs	r2, #1
 8003878:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800387a:	4b1d      	ldr	r3, [pc, #116]	; (80038f0 <MX_ADC1_Init+0xc4>)
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003882:	4b1b      	ldr	r3, [pc, #108]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003884:	2200      	movs	r2, #0
 8003886:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003888:	4b19      	ldr	r3, [pc, #100]	; (80038f0 <MX_ADC1_Init+0xc4>)
 800388a:	2200      	movs	r2, #0
 800388c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800388e:	4b18      	ldr	r3, [pc, #96]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003890:	2201      	movs	r2, #1
 8003892:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003896:	4b16      	ldr	r3, [pc, #88]	; (80038f0 <MX_ADC1_Init+0xc4>)
 8003898:	2200      	movs	r2, #0
 800389a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800389c:	4b14      	ldr	r3, [pc, #80]	; (80038f0 <MX_ADC1_Init+0xc4>)
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 80038a4:	4b12      	ldr	r3, [pc, #72]	; (80038f0 <MX_ADC1_Init+0xc4>)
 80038a6:	2204      	movs	r2, #4
 80038a8:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80038aa:	4811      	ldr	r0, [pc, #68]	; (80038f0 <MX_ADC1_Init+0xc4>)
 80038ac:	f002 f89e 	bl	80059ec <HAL_ADC_Init>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80038b6:	f000 fae9 	bl	8003e8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80038ba:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <MX_ADC1_Init+0xcc>)
 80038bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80038be:	2306      	movs	r3, #6
 80038c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80038c6:	237f      	movs	r3, #127	; 0x7f
 80038c8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80038ca:	2304      	movs	r3, #4
 80038cc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038d2:	463b      	mov	r3, r7
 80038d4:	4619      	mov	r1, r3
 80038d6:	4806      	ldr	r0, [pc, #24]	; (80038f0 <MX_ADC1_Init+0xc4>)
 80038d8:	f002 fa76 	bl	8005dc8 <HAL_ADC_ConfigChannel>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80038e2:	f000 fad3 	bl	8003e8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80038e6:	bf00      	nop
 80038e8:	3718      	adds	r7, #24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	2000037c 	.word	0x2000037c
 80038f4:	50040000 	.word	0x50040000
 80038f8:	cb840000 	.word	0xcb840000

080038fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003900:	4b1b      	ldr	r3, [pc, #108]	; (8003970 <MX_SPI1_Init+0x74>)
 8003902:	4a1c      	ldr	r2, [pc, #112]	; (8003974 <MX_SPI1_Init+0x78>)
 8003904:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003906:	4b1a      	ldr	r3, [pc, #104]	; (8003970 <MX_SPI1_Init+0x74>)
 8003908:	f44f 7282 	mov.w	r2, #260	; 0x104
 800390c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800390e:	4b18      	ldr	r3, [pc, #96]	; (8003970 <MX_SPI1_Init+0x74>)
 8003910:	2200      	movs	r2, #0
 8003912:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003914:	4b16      	ldr	r3, [pc, #88]	; (8003970 <MX_SPI1_Init+0x74>)
 8003916:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800391a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800391c:	4b14      	ldr	r3, [pc, #80]	; (8003970 <MX_SPI1_Init+0x74>)
 800391e:	2200      	movs	r2, #0
 8003920:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003922:	4b13      	ldr	r3, [pc, #76]	; (8003970 <MX_SPI1_Init+0x74>)
 8003924:	2200      	movs	r2, #0
 8003926:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003928:	4b11      	ldr	r3, [pc, #68]	; (8003970 <MX_SPI1_Init+0x74>)
 800392a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800392e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003930:	4b0f      	ldr	r3, [pc, #60]	; (8003970 <MX_SPI1_Init+0x74>)
 8003932:	2230      	movs	r2, #48	; 0x30
 8003934:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003936:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <MX_SPI1_Init+0x74>)
 8003938:	2200      	movs	r2, #0
 800393a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800393c:	4b0c      	ldr	r3, [pc, #48]	; (8003970 <MX_SPI1_Init+0x74>)
 800393e:	2200      	movs	r2, #0
 8003940:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003942:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <MX_SPI1_Init+0x74>)
 8003944:	2200      	movs	r2, #0
 8003946:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003948:	4b09      	ldr	r3, [pc, #36]	; (8003970 <MX_SPI1_Init+0x74>)
 800394a:	2207      	movs	r2, #7
 800394c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800394e:	4b08      	ldr	r3, [pc, #32]	; (8003970 <MX_SPI1_Init+0x74>)
 8003950:	2200      	movs	r2, #0
 8003952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003954:	4b06      	ldr	r3, [pc, #24]	; (8003970 <MX_SPI1_Init+0x74>)
 8003956:	2208      	movs	r2, #8
 8003958:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800395a:	4805      	ldr	r0, [pc, #20]	; (8003970 <MX_SPI1_Init+0x74>)
 800395c:	f004 ff94 	bl	8008888 <HAL_SPI_Init>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003966:	f000 fa91 	bl	8003e8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800396a:	bf00      	nop
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	2000042c 	.word	0x2000042c
 8003974:	40013000 	.word	0x40013000

08003978 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800397c:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 800397e:	4a15      	ldr	r2, [pc, #84]	; (80039d4 <MX_USART1_UART_Init+0x5c>)
 8003980:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003982:	4b13      	ldr	r3, [pc, #76]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 8003984:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003988:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800398a:	4b11      	ldr	r3, [pc, #68]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 800398c:	2200      	movs	r2, #0
 800398e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003990:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 8003992:	2200      	movs	r2, #0
 8003994:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003996:	4b0e      	ldr	r3, [pc, #56]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 8003998:	2200      	movs	r2, #0
 800399a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800399c:	4b0c      	ldr	r3, [pc, #48]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 800399e:	220c      	movs	r2, #12
 80039a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039a2:	4b0b      	ldr	r3, [pc, #44]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80039a8:	4b09      	ldr	r3, [pc, #36]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039ae:	4b08      	ldr	r3, [pc, #32]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039b4:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80039ba:	4805      	ldr	r0, [pc, #20]	; (80039d0 <MX_USART1_UART_Init+0x58>)
 80039bc:	f005 fe74 	bl	80096a8 <HAL_UART_Init>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80039c6:	f000 fa61 	bl	8003e8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039ca:	bf00      	nop
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	20000490 	.word	0x20000490
 80039d4:	40013800 	.word	0x40013800

080039d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039dc:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 80039de:	4a15      	ldr	r2, [pc, #84]	; (8003a34 <MX_USART2_UART_Init+0x5c>)
 80039e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80039e2:	4b13      	ldr	r3, [pc, #76]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 80039e4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80039e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039ea:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039f0:	4b0f      	ldr	r3, [pc, #60]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039f6:	4b0e      	ldr	r3, [pc, #56]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039fc:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 80039fe:	220c      	movs	r2, #12
 8003a00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a08:	4b09      	ldr	r3, [pc, #36]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a0e:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a14:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a1a:	4805      	ldr	r0, [pc, #20]	; (8003a30 <MX_USART2_UART_Init+0x58>)
 8003a1c:	f005 fe44 	bl	80096a8 <HAL_UART_Init>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003a26:	f000 fa31 	bl	8003e8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	20000544 	.word	0x20000544
 8003a34:	40004400 	.word	0x40004400

08003a38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a3e:	4b1a      	ldr	r3, [pc, #104]	; (8003aa8 <MX_DMA_Init+0x70>)
 8003a40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a42:	4a19      	ldr	r2, [pc, #100]	; (8003aa8 <MX_DMA_Init+0x70>)
 8003a44:	f043 0301 	orr.w	r3, r3, #1
 8003a48:	6493      	str	r3, [r2, #72]	; 0x48
 8003a4a:	4b17      	ldr	r3, [pc, #92]	; (8003aa8 <MX_DMA_Init+0x70>)
 8003a4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	607b      	str	r3, [r7, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003a56:	4b14      	ldr	r3, [pc, #80]	; (8003aa8 <MX_DMA_Init+0x70>)
 8003a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a5a:	4a13      	ldr	r2, [pc, #76]	; (8003aa8 <MX_DMA_Init+0x70>)
 8003a5c:	f043 0302 	orr.w	r3, r3, #2
 8003a60:	6493      	str	r3, [r2, #72]	; 0x48
 8003a62:	4b11      	ldr	r3, [pc, #68]	; (8003aa8 <MX_DMA_Init+0x70>)
 8003a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 6, 0);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2106      	movs	r1, #6
 8003a72:	200b      	movs	r0, #11
 8003a74:	f003 f885 	bl	8006b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003a78:	200b      	movs	r0, #11
 8003a7a:	f003 f89e 	bl	8006bba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 6, 0);
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2106      	movs	r1, #6
 8003a82:	200f      	movs	r0, #15
 8003a84:	f003 f87d 	bl	8006b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003a88:	200f      	movs	r0, #15
 8003a8a:	f003 f896 	bl	8006bba <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2105      	movs	r1, #5
 8003a92:	2044      	movs	r0, #68	; 0x44
 8003a94:	f003 f875 	bl	8006b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8003a98:	2044      	movs	r0, #68	; 0x44
 8003a9a:	f003 f88e 	bl	8006bba <HAL_NVIC_EnableIRQ>

}
 8003a9e:	bf00      	nop
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40021000 	.word	0x40021000

08003aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab2:	f107 030c 	add.w	r3, r7, #12
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	605a      	str	r2, [r3, #4]
 8003abc:	609a      	str	r2, [r3, #8]
 8003abe:	60da      	str	r2, [r3, #12]
 8003ac0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ac2:	4b4b      	ldr	r3, [pc, #300]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac6:	4a4a      	ldr	r2, [pc, #296]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003ac8:	f043 0304 	orr.w	r3, r3, #4
 8003acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ace:	4b48      	ldr	r3, [pc, #288]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	60bb      	str	r3, [r7, #8]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ada:	4b45      	ldr	r3, [pc, #276]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ade:	4a44      	ldr	r2, [pc, #272]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ae6:	4b42      	ldr	r3, [pc, #264]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	607b      	str	r3, [r7, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003af2:	4b3f      	ldr	r3, [pc, #252]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003af6:	4a3e      	ldr	r2, [pc, #248]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003af8:	f043 0302 	orr.w	r3, r3, #2
 8003afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003afe:	4b3c      	ldr	r3, [pc, #240]	; (8003bf0 <MX_GPIO_Init+0x144>)
 8003b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	603b      	str	r3, [r7, #0]
 8003b08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|NIRQ_IN_Pin|GPIO_PIN_6
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	21d6      	movs	r1, #214	; 0xd6
 8003b0e:	4839      	ldr	r0, [pc, #228]	; (8003bf4 <MX_GPIO_Init+0x148>)
 8003b10:	f003 fc76 	bl	8007400 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RFID_CS_GPIO_Port, SPI1_RFID_CS_Pin, GPIO_PIN_SET);
 8003b14:	2201      	movs	r2, #1
 8003b16:	2110      	movs	r1, #16
 8003b18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b1c:	f003 fc70 	bl	8007400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8003b20:	2200      	movs	r2, #0
 8003b22:	f24f 01ff 	movw	r1, #61695	; 0xf0ff
 8003b26:	4834      	ldr	r0, [pc, #208]	; (8003bf8 <MX_GPIO_Init+0x14c>)
 8003b28:	f003 fc6a 	bl	8007400 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |LED0_Pin|LED1_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003b2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b32:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003b36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b3c:	f107 030c 	add.w	r3, r7, #12
 8003b40:	4619      	mov	r1, r3
 8003b42:	482c      	ldr	r0, [pc, #176]	; (8003bf4 <MX_GPIO_Init+0x148>)
 8003b44:	f003 faca 	bl	80070dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7;
 8003b48:	23c6      	movs	r3, #198	; 0xc6
 8003b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b58:	f107 030c 	add.w	r3, r7, #12
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4825      	ldr	r0, [pc, #148]	; (8003bf4 <MX_GPIO_Init+0x148>)
 8003b60:	f003 fabc 	bl	80070dc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RFID_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_RFID_CS_Pin;
 8003b64:	2310      	movs	r3, #16
 8003b66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b70:	2303      	movs	r3, #3
 8003b72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 8003b74:	f107 030c 	add.w	r3, r7, #12
 8003b78:	4619      	mov	r1, r3
 8003b7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b7e:	f003 faad 	bl	80070dc <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_IN_Pin */
  GPIO_InitStruct.Pin = NIRQ_IN_Pin;
 8003b82:	2310      	movs	r3, #16
 8003b84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b86:	2301      	movs	r3, #1
 8003b88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NIRQ_IN_GPIO_Port, &GPIO_InitStruct);
 8003b92:	f107 030c 	add.w	r3, r7, #12
 8003b96:	4619      	mov	r1, r3
 8003b98:	4816      	ldr	r0, [pc, #88]	; (8003bf4 <MX_GPIO_Init+0x148>)
 8003b9a:	f003 fa9f 	bl	80070dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 PB3
                           LED0_Pin LED1_Pin PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8003b9e:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8003ba2:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |LED0_Pin|LED1_Pin|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bac:	2300      	movs	r3, #0
 8003bae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4810      	ldr	r0, [pc, #64]	; (8003bf8 <MX_GPIO_Init+0x14c>)
 8003bb8:	f003 fa90 	bl	80070dc <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_OUT_Pin */
  GPIO_InitStruct.Pin = NIRQ_OUT_Pin;
 8003bbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bc2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003bc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NIRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8003bcc:	f107 030c 	add.w	r3, r7, #12
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4809      	ldr	r0, [pc, #36]	; (8003bf8 <MX_GPIO_Init+0x14c>)
 8003bd4:	f003 fa82 	bl	80070dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2106      	movs	r1, #6
 8003bdc:	2028      	movs	r0, #40	; 0x28
 8003bde:	f002 ffd0 	bl	8006b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003be2:	2028      	movs	r0, #40	; 0x28
 8003be4:	f002 ffe9 	bl	8006bba <HAL_NVIC_EnableIRQ>

}
 8003be8:	bf00      	nop
 8003bea:	3720      	adds	r7, #32
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	48000800 	.word	0x48000800
 8003bf8:	48000400 	.word	0x48000400
 8003bfc:	00000000 	.word	0x00000000

08003c00 <StartBluetoothTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBluetoothTask */
void StartBluetoothTask(void *argument)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(BROADCAST_PERIOD_MS);
 8003c08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c0c:	61bb      	str	r3, [r7, #24]

	xLastWakeTime = xTaskGetTickCount();
 8003c0e:	f008 fe63 	bl	800c8d8 <xTaskGetTickCount>
 8003c12:	4603      	mov	r3, r0
 8003c14:	60fb      	str	r3, [r7, #12]

	int ret;
	int count = 0;
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]
	memset(rx_buffer, 0, RX_BUFF_SIZE);
 8003c1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c1e:	2100      	movs	r1, #0
 8003c20:	4835      	ldr	r0, [pc, #212]	; (8003cf8 <StartBluetoothTask+0xf8>)
 8003c22:	f00a fc25 	bl	800e470 <memset>
	char *json_string = "{\"battery\": 10.56, \"team1d\": 0, \"team2d\": 3} \n";
 8003c26:	4b35      	ldr	r3, [pc, #212]	; (8003cfc <StartBluetoothTask+0xfc>)
 8003c28:	613b      	str	r3, [r7, #16]

	float batteryPercentage = 0;
 8003c2a:	f04f 0300 	mov.w	r3, #0
 8003c2e:	61fb      	str	r3, [r7, #28]

	for (;;)
	 //osDelay(BROADCAST_PERIOD_MS); // temp for commenting out the rest of the task
	 {
		if (DMA_RX != 0) {
 8003c30:	4b33      	ldr	r3, [pc, #204]	; (8003d00 <StartBluetoothTask+0x100>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d04d      	beq.n	8003cd4 <StartBluetoothTask+0xd4>
			//vPortEnterCritical();
			DMA_RX = 0;
 8003c38:	4b31      	ldr	r3, [pc, #196]	; (8003d00 <StartBluetoothTask+0x100>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]

			//ret = HAL_UART_Receive(&huart1, rx_buffer, RX_BUFF_SIZE, 600); // Sending in normal mode

			//if (ret == HAL_OK) {
				// deserialize packet
				deserializeJSON((char*) rx_buffer, &gameInfo);
 8003c3e:	4931      	ldr	r1, [pc, #196]	; (8003d04 <StartBluetoothTask+0x104>)
 8003c40:	482d      	ldr	r0, [pc, #180]	; (8003cf8 <StartBluetoothTask+0xf8>)
 8003c42:	f7ff fa67 	bl	8003114 <deserializeJSON>
				// send reply packet
				//broadcastPacket.redDeltaScore = 2;
				//broadcastPacket.blueDeltaScore = 3;

				// voltage to percentage
				batteryPercentage = broadcastPacket.batteryVoltage - 3.6;
 8003c46:	4b30      	ldr	r3, [pc, #192]	; (8003d08 <StartBluetoothTask+0x108>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fc fc94 	bl	8000578 <__aeabi_f2d>
 8003c50:	a325      	add	r3, pc, #148	; (adr r3, 8003ce8 <StartBluetoothTask+0xe8>)
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	f7fc fb2f 	bl	80002b8 <__aeabi_dsub>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4610      	mov	r0, r2
 8003c60:	4619      	mov	r1, r3
 8003c62:	f7fc ffd9 	bl	8000c18 <__aeabi_d2f>
 8003c66:	4603      	mov	r3, r0
 8003c68:	61fb      	str	r3, [r7, #28]
				batteryPercentage /= .024;
 8003c6a:	69f8      	ldr	r0, [r7, #28]
 8003c6c:	f7fc fc84 	bl	8000578 <__aeabi_f2d>
 8003c70:	a31f      	add	r3, pc, #124	; (adr r3, 8003cf0 <StartBluetoothTask+0xf0>)
 8003c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c76:	f7fc fe01 	bl	800087c <__aeabi_ddiv>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4610      	mov	r0, r2
 8003c80:	4619      	mov	r1, r3
 8003c82:	f7fc ffc9 	bl	8000c18 <__aeabi_d2f>
 8003c86:	4603      	mov	r3, r0
 8003c88:	61fb      	str	r3, [r7, #28]
				if (batteryPercentage > 100) batteryPercentage = 100;
 8003c8a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c8e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003d0c <StartBluetoothTask+0x10c>
 8003c92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c9a:	dd01      	ble.n	8003ca0 <StartBluetoothTask+0xa0>
 8003c9c:	4b1c      	ldr	r3, [pc, #112]	; (8003d10 <StartBluetoothTask+0x110>)
 8003c9e:	61fb      	str	r3, [r7, #28]
				if (batteryPercentage < 0) batteryPercentage = 0;
 8003ca0:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ca4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cac:	d502      	bpl.n	8003cb4 <StartBluetoothTask+0xb4>
 8003cae:	f04f 0300 	mov.w	r3, #0
 8003cb2:	61fb      	str	r3, [r7, #28]

				serializeJSON(&broadcastPacket, (char*) tx_buffer, (uint32_t)batteryPercentage);
 8003cb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8003cb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cbc:	ee17 2a90 	vmov	r2, s15
 8003cc0:	4914      	ldr	r1, [pc, #80]	; (8003d14 <StartBluetoothTask+0x114>)
 8003cc2:	4811      	ldr	r0, [pc, #68]	; (8003d08 <StartBluetoothTask+0x108>)
 8003cc4:	f7ff faba 	bl	800323c <serializeJSON>
				HAL_UART_Transmit_DMA(&huart1, (uint8_t*) tx_buffer, TX_BUFF_SIZE);
 8003cc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ccc:	4911      	ldr	r1, [pc, #68]	; (8003d14 <StartBluetoothTask+0x114>)
 8003cce:	4812      	ldr	r0, [pc, #72]	; (8003d18 <StartBluetoothTask+0x118>)
 8003cd0:	f005 fd48 	bl	8009764 <HAL_UART_Transmit_DMA>
//				osTimerStart(RFIDTimeoutHandle, pdMS_TO_TICKS(TIMER_PERIOD_MS));

			//vPortExitCritical();
			//}
		}
		vTaskDelayUntil(&xLastWakeTime, period);
 8003cd4:	f107 030c 	add.w	r3, r7, #12
 8003cd8:	69b9      	ldr	r1, [r7, #24]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f008 fc2e 	bl	800c53c <vTaskDelayUntil>
		if (DMA_RX != 0) {
 8003ce0:	e7a6      	b.n	8003c30 <StartBluetoothTask+0x30>
 8003ce2:	bf00      	nop
 8003ce4:	f3af 8000 	nop.w
 8003ce8:	cccccccd 	.word	0xcccccccd
 8003cec:	400ccccc 	.word	0x400ccccc
 8003cf0:	bc6a7efa 	.word	0xbc6a7efa
 8003cf4:	3f989374 	.word	0x3f989374
 8003cf8:	200006bc 	.word	0x200006bc
 8003cfc:	08011eec 	.word	0x08011eec
 8003d00:	200008d0 	.word	0x200008d0
 8003d04:	200008bc 	.word	0x200008bc
 8003d08:	2000000c 	.word	0x2000000c
 8003d0c:	42c80000 	.word	0x42c80000
 8003d10:	42c80000 	.word	0x42c80000
 8003d14:	200007bc 	.word	0x200007bc
 8003d18:	20000490 	.word	0x20000490

08003d1c <StartRFIDTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartRFIDTask */
void StartRFIDTask(void *argument)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRFIDTask */
	st25r95_init((st25r95_handle *)&reader_handler);
 8003d24:	482f      	ldr	r0, [pc, #188]	; (8003de4 <StartRFIDTask+0xc8>)
 8003d26:	f000 faf9 	bl	800431c <st25r95_init>
	st25r95_calibrate((st25r95_handle *)&reader_handler);
 8003d2a:	482e      	ldr	r0, [pc, #184]	; (8003de4 <StartRFIDTask+0xc8>)
 8003d2c:	f000 ffa0 	bl	8004c70 <st25r95_calibrate>

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(RFID_READ_PERIOD_MS);
 8003d30:	f241 3388 	movw	r3, #5000	; 0x1388
 8003d34:	613b      	str	r3, [r7, #16]

	xLastWakeTime = xTaskGetTickCount();
 8003d36:	f008 fdcf 	bl	800c8d8 <xTaskGetTickCount>
 8003d3a:	60f8      	str	r0, [r7, #12]

	uint8_t redRawScore = 0;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	72fb      	strb	r3, [r7, #11]
	uint8_t blueRawScore = 0;
 8003d40:	2300      	movs	r3, #0
 8003d42:	72bb      	strb	r3, [r7, #10]

	uint8_t tx_buf[2];

	//xQueueReset(xRFIDEventQueueHandle);

	st25r95_idle((st25r95_handle *)&reader_handler);
 8003d44:	4827      	ldr	r0, [pc, #156]	; (8003de4 <StartRFIDTask+0xc8>)
 8003d46:	f000 ff3d 	bl	8004bc4 <st25r95_idle>

	osTimerStart(RFIDTimeoutHandle, pdMS_TO_TICKS(TIMER_PERIOD_MS));
 8003d4a:	4b27      	ldr	r3, [pc, #156]	; (8003de8 <StartRFIDTask+0xcc>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	23fa      	movs	r3, #250	; 0xfa
 8003d50:	4619      	mov	r1, r3
 8003d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d56:	fb01 f303 	mul.w	r3, r1, r3
 8003d5a:	4924      	ldr	r1, [pc, #144]	; (8003dec <StartRFIDTask+0xd0>)
 8003d5c:	fba1 1303 	umull	r1, r3, r1, r3
 8003d60:	099b      	lsrs	r3, r3, #6
 8003d62:	4619      	mov	r1, r3
 8003d64:	4610      	mov	r0, r2
 8003d66:	f007 fa09 	bl	800b17c <osTimerStart>

	/* Infinite loop */
	for (;;)
//	osDelay(RFID_READ_PERIOD_MS); // temp for commenting out the rest of the task
			{
		RFID_readArray(&reader_handler);
 8003d6a:	481e      	ldr	r0, [pc, #120]	; (8003de4 <StartRFIDTask+0xc8>)
 8003d6c:	f000 f8c2 	bl	8003ef4 <RFID_readArray>

		if (ANTICOL_15693) {
			// for each bag
			for (int i = 0; i < NUM_BAGS; i++) {
 8003d70:	2300      	movs	r3, #0
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	e01e      	b.n	8003db4 <StartRFIDTask+0x98>
				if (BagInfo[i].ant_channel > 0) {
 8003d76:	491e      	ldr	r1, [pc, #120]	; (8003df0 <StartRFIDTask+0xd4>)
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	00db      	lsls	r3, r3, #3
 8003d82:	440b      	add	r3, r1
 8003d84:	3324      	adds	r3, #36	; 0x24
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	dd10      	ble.n	8003dae <StartRFIDTask+0x92>
					BagStatus[i] = ANT_POINTS_MAP[BagInfo[i].ant_channel - 1];
 8003d8c:	4918      	ldr	r1, [pc, #96]	; (8003df0 <StartRFIDTask+0xd4>)
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	4613      	mov	r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4413      	add	r3, r2
 8003d96:	00db      	lsls	r3, r3, #3
 8003d98:	440b      	add	r3, r1
 8003d9a:	3324      	adds	r3, #36	; 0x24
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	4a14      	ldr	r2, [pc, #80]	; (8003df4 <StartRFIDTask+0xd8>)
 8003da2:	5cd1      	ldrb	r1, [r2, r3]
 8003da4:	4a14      	ldr	r2, [pc, #80]	; (8003df8 <StartRFIDTask+0xdc>)
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	4413      	add	r3, r2
 8003daa:	460a      	mov	r2, r1
 8003dac:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < NUM_BAGS; i++) {
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	3301      	adds	r3, #1
 8003db2:	617b      	str	r3, [r7, #20]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2b07      	cmp	r3, #7
 8003db8:	dddd      	ble.n	8003d76 <StartRFIDTask+0x5a>
				}
			}
		}

		calculateRawScore(&redRawScore, false);
 8003dba:	f107 030b 	add.w	r3, r7, #11
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f000 f869 	bl	8003e98 <calculateRawScore>
		calculateRawScore(&blueRawScore, true); // true to move BagStatus pointer to the Blue section
 8003dc6:	f107 030a 	add.w	r3, r7, #10
 8003dca:	2101      	movs	r1, #1
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f000 f863 	bl	8003e98 <calculateRawScore>

		broadcastPacket.redDeltaScore = redRawScore;
 8003dd2:	7afb      	ldrb	r3, [r7, #11]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4b09      	ldr	r3, [pc, #36]	; (8003dfc <StartRFIDTask+0xe0>)
 8003dd8:	605a      	str	r2, [r3, #4]
		broadcastPacket.blueDeltaScore = blueRawScore;
 8003dda:	7abb      	ldrb	r3, [r7, #10]
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4b07      	ldr	r3, [pc, #28]	; (8003dfc <StartRFIDTask+0xe0>)
 8003de0:	609a      	str	r2, [r3, #8]
		RFID_readArray(&reader_handler);
 8003de2:	e7c2      	b.n	8003d6a <StartRFIDTask+0x4e>
 8003de4:	200008d4 	.word	0x200008d4
 8003de8:	20000698 	.word	0x20000698
 8003dec:	10624dd3 	.word	0x10624dd3
 8003df0:	20000020 	.word	0x20000020
 8003df4:	08011ff8 	.word	0x08011ff8
 8003df8:	20000908 	.word	0x20000908
 8003dfc:	2000000c 	.word	0x2000000c

08003e00 <StartBatteryTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBatteryTask */
void StartBatteryTask(void *argument)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b088      	sub	sp, #32
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBatteryTask */

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(BAT_READ_PERIOD_MS);
 8003e08:	f247 5330 	movw	r3, #30000	; 0x7530
 8003e0c:	61fb      	str	r3, [r7, #28]

	xLastWakeTime = xTaskGetTickCount();
 8003e0e:	f008 fd63 	bl	800c8d8 <xTaskGetTickCount>
 8003e12:	4603      	mov	r3, r0
 8003e14:	613b      	str	r3, [r7, #16]

	uint32_t rawVBat = 0;
 8003e16:	2300      	movs	r3, #0
 8003e18:	60fb      	str	r3, [r7, #12]
	float VBat = 0.0;
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	61bb      	str	r3, [r7, #24]
	uint32_t VBat_conv = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	617b      	str	r3, [r7, #20]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003e24:	217f      	movs	r1, #127	; 0x7f
 8003e26:	480e      	ldr	r0, [pc, #56]	; (8003e60 <StartBatteryTask+0x60>)
 8003e28:	f002 fd70 	bl	800690c <HAL_ADCEx_Calibration_Start>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &rawVBat, 1);
 8003e2c:	f107 030c 	add.w	r3, r7, #12
 8003e30:	2201      	movs	r2, #1
 8003e32:	4619      	mov	r1, r3
 8003e34:	480a      	ldr	r0, [pc, #40]	; (8003e60 <StartBatteryTask+0x60>)
 8003e36:	f001 ff25 	bl	8005c84 <HAL_ADC_Start_DMA>
	uint8_t tx_buf[4];

	/* Infinite loop */
	for (;;) {

		broadcastPacket.batteryVoltage = (float)rawVBat * VBAT_CONVERSION_FACTOR;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	ee07 3a90 	vmov	s15, r3
 8003e40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e44:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8003e64 <StartBatteryTask+0x64>
 8003e48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e4c:	4b06      	ldr	r3, [pc, #24]	; (8003e68 <StartBatteryTask+0x68>)
 8003e4e:	edc3 7a00 	vstr	s15, [r3]

		vTaskDelayUntil(&xLastWakeTime, period);
 8003e52:	f107 0310 	add.w	r3, r7, #16
 8003e56:	69f9      	ldr	r1, [r7, #28]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f008 fb6f 	bl	800c53c <vTaskDelayUntil>
		broadcastPacket.batteryVoltage = (float)rawVBat * VBAT_CONVERSION_FACTOR;
 8003e5e:	e7ec      	b.n	8003e3a <StartBatteryTask+0x3a>
 8003e60:	2000037c 	.word	0x2000037c
 8003e64:	3b1e6666 	.word	0x3b1e6666
 8003e68:	2000000c 	.word	0x2000000c

08003e6c <RFIDTimeoutCallback>:
  /* USER CODE END StartBatteryTask */
}

/* RFIDTimeoutCallback function */
void RFIDTimeoutCallback(void *argument)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
//		errorCounter++;
//	}
//
//	portYIELD_FROM_ISR (xHigherPriorityTaskWoken);

	reader_handler.timeout_flag = 1;
 8003e74:	4b04      	ldr	r3, [pc, #16]	; (8003e88 <RFIDTimeoutCallback+0x1c>)
 8003e76:	2201      	movs	r2, #1
 8003e78:	765a      	strb	r2, [r3, #25]
  /* USER CODE END RFIDTimeoutCallback */
}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	200008d4 	.word	0x200008d4

08003e8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e90:	b672      	cpsid	i
}
 8003e92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003e94:	e7fe      	b.n	8003e94 <Error_Handler+0x8>
	...

08003e98 <calculateRawScore>:

extern uint8_t select_rfid_channel(uint8_t channel_index);

static const uint8_t UID_ZERO_CMP[UID_SIZE_15693]; // auto-initialized to zero TODO test lol

void calculateRawScore(uint8_t* teamRawScore, bool isBlue) {
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	70fb      	strb	r3, [r7, #3]

	uint8_t* bag_p = BagStatus;
 8003ea4:	4b12      	ldr	r3, [pc, #72]	; (8003ef0 <calculateRawScore+0x58>)
 8003ea6:	60fb      	str	r3, [r7, #12]

	// Shift pointer to blue section of array
	if (isBlue) bag_p += 4;
 8003ea8:	78fb      	ldrb	r3, [r7, #3]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <calculateRawScore+0x1c>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	3304      	adds	r3, #4
 8003eb2:	60fb      	str	r3, [r7, #12]

	*teamRawScore = 0;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	701a      	strb	r2, [r3, #0]

	// Score count routine
	for (int i = 0; i < 4; ++i) {
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	e00c      	b.n	8003eda <calculateRawScore+0x42>
		*teamRawScore += bag_p[i];
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	781a      	ldrb	r2, [r3, #0]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	68f9      	ldr	r1, [r7, #12]
 8003ec8:	440b      	add	r3, r1
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	4413      	add	r3, r2
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i) {
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	60bb      	str	r3, [r7, #8]
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	ddef      	ble.n	8003ec0 <calculateRawScore+0x28>
	}

}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20000908 	.word	0x20000908

08003ef4 <RFID_readArray>:

// reads all RFID antenna regions and updates the global BagStatus array
void RFID_readArray(st25r95_handle *handler) {
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
	static int errorCounter = 0;

	BeanBag_clearDetected();
 8003efc:	f000 f864 	bl	8003fc8 <BeanBag_clearDetected>
	BeanBag_clearScore();
 8003f00:	f000 f88c 	bl	800401c <BeanBag_clearScore>

	RFIDEvent_t xRFIDEvent;

	for(uint8_t ant_number = 5; ant_number <= 5; ant_number++){
 8003f04:	2305      	movs	r3, #5
 8003f06:	73fb      	strb	r3, [r7, #15]
 8003f08:	e046      	b.n	8003f98 <RFID_readArray+0xa4>
		if (!ANT_ENABLED[ant_number-1]) continue; // ANT not plugged in, don't waste your time
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	4a26      	ldr	r2, [pc, #152]	; (8003fa8 <RFID_readArray+0xb4>)
 8003f10:	5cd3      	ldrb	r3, [r2, r3]
 8003f12:	f083 0301 	eor.w	r3, r3, #1
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d139      	bne.n	8003f90 <RFID_readArray+0x9c>

		select_rfid_channel(ant_number);
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7ff f9e4 	bl	80032ec <select_rfid_channel>

		vTaskDelay(10);
 8003f24:	200a      	movs	r0, #10
 8003f26:	f008 fb87 	bl	800c638 <vTaskDelay>
//			BaseType_t ret = xQueueReceive( xRFIDEventQueueHandle, &xRFIDEvent, osWaitForever );
//			if (ret != pdTRUE) {
//				errorCounter++;
//			}

			if (handler->irq_flag) {
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	7e1b      	ldrb	r3, [r3, #24]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d009      	beq.n	8003f48 <RFID_readArray+0x54>

				memset(handler->uid, 0, sizeof(handler->uid)); // clear uid
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	3307      	adds	r3, #7
 8003f38:	220a      	movs	r2, #10
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f00a fa97 	bl	800e470 <memset>

				st25r95_service(handler);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f944 	bl	80041d0 <st25r95_service>
					BagStatus[bag_number] = ANT_POINTS_MAP[ant_number - 1];

				}
			}

			if (handler->timeout_flag) {
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	7e5b      	ldrb	r3, [r3, #25]
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0eb      	beq.n	8003f2a <RFID_readArray+0x36>
				handler->timeout_flag = 0;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	765a      	strb	r2, [r3, #25]

				HAL_GPIO_WritePin(GPIOB, 1 << 4, 0);
 8003f58:	2200      	movs	r2, #0
 8003f5a:	2110      	movs	r1, #16
 8003f5c:	4813      	ldr	r0, [pc, #76]	; (8003fac <RFID_readArray+0xb8>)
 8003f5e:	f003 fa4f 	bl	8007400 <HAL_GPIO_WritePin>

				osTimerStop(RFIDTimeoutHandle);
 8003f62:	4b13      	ldr	r3, [pc, #76]	; (8003fb0 <RFID_readArray+0xbc>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f007 f936 	bl	800b1d8 <osTimerStop>
				osTimerStart(RFIDTimeoutHandle, pdMS_TO_TICKS(TIMER_PERIOD_MS));
 8003f6c:	4b10      	ldr	r3, [pc, #64]	; (8003fb0 <RFID_readArray+0xbc>)
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	4b10      	ldr	r3, [pc, #64]	; (8003fb4 <RFID_readArray+0xc0>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4619      	mov	r1, r3
 8003f76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f7a:	fb01 f303 	mul.w	r3, r1, r3
 8003f7e:	490e      	ldr	r1, [pc, #56]	; (8003fb8 <RFID_readArray+0xc4>)
 8003f80:	fba1 1303 	umull	r1, r3, r1, r3
 8003f84:	099b      	lsrs	r3, r3, #6
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f007 f8f7 	bl	800b17c <osTimerStart>

				break;
 8003f8e:	e000      	b.n	8003f92 <RFID_readArray+0x9e>
		if (!ANT_ENABLED[ant_number-1]) continue; // ANT not plugged in, don't waste your time
 8003f90:	bf00      	nop
	for(uint8_t ant_number = 5; ant_number <= 5; ant_number++){
 8003f92:	7bfb      	ldrb	r3, [r7, #15]
 8003f94:	3301      	adds	r3, #1
 8003f96:	73fb      	strb	r3, [r7, #15]
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
 8003f9a:	2b05      	cmp	r3, #5
 8003f9c:	d9b5      	bls.n	8003f0a <RFID_readArray+0x16>
//
//		    	break;
//		    }
		}
	}
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	08011fec 	.word	0x08011fec
 8003fac:	48000400 	.word	0x48000400
 8003fb0:	20000698 	.word	0x20000698
 8003fb4:	08011fe8 	.word	0x08011fe8
 8003fb8:	10624dd3 	.word	0x10624dd3

08003fbc <BeanBag_setup>:

void BeanBag_setup(void) {
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0

	BeanBag_clearDetected();
 8003fc0:	f000 f802 	bl	8003fc8 <BeanBag_clearDetected>

}
 8003fc4:	bf00      	nop
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <BeanBag_clearDetected>:

void BeanBag_clearDetected(void) {
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0

	for (int i = 0; i < NUM_BAGS; ++i) {
 8003fce:	2300      	movs	r3, #0
 8003fd0:	607b      	str	r3, [r7, #4]
 8003fd2:	e017      	b.n	8004004 <BeanBag_clearDetected+0x3c>
		BagInfo[i].detected = false;
 8003fd4:	4910      	ldr	r1, [pc, #64]	; (8004018 <BeanBag_clearDetected+0x50>)
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	440b      	add	r3, r1
 8003fe2:	3320      	adds	r3, #32
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]
		BagInfo[i].ant_channel = -1;
 8003fe8:	490b      	ldr	r1, [pc, #44]	; (8004018 <BeanBag_clearDetected+0x50>)
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4413      	add	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	440b      	add	r3, r1
 8003ff6:	3324      	adds	r3, #36	; 0x24
 8003ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffc:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < NUM_BAGS; ++i) {
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3301      	adds	r3, #1
 8004002:	607b      	str	r3, [r7, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b07      	cmp	r3, #7
 8004008:	dde4      	ble.n	8003fd4 <BeanBag_clearDetected+0xc>
	}
}
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	20000020 	.word	0x20000020

0800401c <BeanBag_clearScore>:

void BeanBag_clearScore(void) {
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0

	for (int i = 0; i < NUM_BAGS; ++i) {
 8004022:	2300      	movs	r3, #0
 8004024:	607b      	str	r3, [r7, #4]
 8004026:	e007      	b.n	8004038 <BeanBag_clearScore+0x1c>
		BagStatus[i] = 0;
 8004028:	4a08      	ldr	r2, [pc, #32]	; (800404c <BeanBag_clearScore+0x30>)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4413      	add	r3, r2
 800402e:	2200      	movs	r2, #0
 8004030:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_BAGS; ++i) {
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	3301      	adds	r3, #1
 8004036:	607b      	str	r3, [r7, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b07      	cmp	r3, #7
 800403c:	ddf4      	ble.n	8004028 <BeanBag_clearScore+0xc>
	}
}
 800403e:	bf00      	nop
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	20000908 	.word	0x20000908

08004050 <BeanBag_findIDinArray>:

int BeanBag_findIDinArray(st25r95_handle *handler) {
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]

	uint64_t uid = 0;
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	e9c7 2302 	strd	r2, r3, [r7, #8]

	memcpy(&uid, handler->uid, UID_SIZE_15693);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	1dd9      	adds	r1, r3, #7
 8004068:	f107 0308 	add.w	r3, r7, #8
 800406c:	2208      	movs	r2, #8
 800406e:	4618      	mov	r0, r3
 8004070:	f00a f9f0 	bl	800e454 <memcpy>

	int bag_number = -1;
 8004074:	f04f 33ff 	mov.w	r3, #4294967295
 8004078:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < NUM_BAGS; ++i) {
 800407a:	2300      	movs	r3, #0
 800407c:	613b      	str	r3, [r7, #16]
 800407e:	e044      	b.n	800410a <BeanBag_findIDinArray+0xba>
		if (uid == BagInfo[i].uid[0] || uid == BagInfo[i].uid[1] || uid == BagInfo[i].uid[2] || uid == BagInfo[i].uid[3]) {
 8004080:	493b      	ldr	r1, [pc, #236]	; (8004170 <BeanBag_findIDinArray+0x120>)
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4613      	mov	r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	4413      	add	r3, r2
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	440b      	add	r3, r1
 800408e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004092:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004096:	4299      	cmp	r1, r3
 8004098:	bf08      	it	eq
 800409a:	4290      	cmpeq	r0, r2
 800409c:	d02f      	beq.n	80040fe <BeanBag_findIDinArray+0xae>
 800409e:	4934      	ldr	r1, [pc, #208]	; (8004170 <BeanBag_findIDinArray+0x120>)
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	4613      	mov	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	440b      	add	r3, r1
 80040ac:	3308      	adds	r3, #8
 80040ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040b6:	4299      	cmp	r1, r3
 80040b8:	bf08      	it	eq
 80040ba:	4290      	cmpeq	r0, r2
 80040bc:	d01f      	beq.n	80040fe <BeanBag_findIDinArray+0xae>
 80040be:	492c      	ldr	r1, [pc, #176]	; (8004170 <BeanBag_findIDinArray+0x120>)
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4613      	mov	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	440b      	add	r3, r1
 80040cc:	3310      	adds	r3, #16
 80040ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040d6:	4299      	cmp	r1, r3
 80040d8:	bf08      	it	eq
 80040da:	4290      	cmpeq	r0, r2
 80040dc:	d00f      	beq.n	80040fe <BeanBag_findIDinArray+0xae>
 80040de:	4924      	ldr	r1, [pc, #144]	; (8004170 <BeanBag_findIDinArray+0x120>)
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	440b      	add	r3, r1
 80040ec:	3318      	adds	r3, #24
 80040ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040f6:	4299      	cmp	r1, r3
 80040f8:	bf08      	it	eq
 80040fa:	4290      	cmpeq	r0, r2
 80040fc:	d102      	bne.n	8004104 <BeanBag_findIDinArray+0xb4>
			bag_number = i;
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	617b      	str	r3, [r7, #20]
			break;
 8004102:	e005      	b.n	8004110 <BeanBag_findIDinArray+0xc0>
	for (int i = 0; i < NUM_BAGS; ++i) {
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	3301      	adds	r3, #1
 8004108:	613b      	str	r3, [r7, #16]
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	2b07      	cmp	r3, #7
 800410e:	ddb7      	ble.n	8004080 <BeanBag_findIDinArray+0x30>
		}
	}

	if (bag_number == -1) { // UID not mapped to a bag
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004116:	d102      	bne.n	800411e <BeanBag_findIDinArray+0xce>
		return -1;
 8004118:	f04f 33ff 	mov.w	r3, #4294967295
 800411c:	e023      	b.n	8004166 <BeanBag_findIDinArray+0x116>

	} else if (BagInfo[bag_number].detected) { // return bag already detected status code
 800411e:	4914      	ldr	r1, [pc, #80]	; (8004170 <BeanBag_findIDinArray+0x120>)
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	440b      	add	r3, r1
 800412c:	3320      	adds	r3, #32
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <BeanBag_findIDinArray+0xea>
		return -2;
 8004134:	f06f 0301 	mvn.w	r3, #1
 8004138:	e015      	b.n	8004166 <BeanBag_findIDinArray+0x116>

	} else { // valid UID, not already detected
		BagInfo[bag_number].detected = true;
 800413a:	490d      	ldr	r1, [pc, #52]	; (8004170 <BeanBag_findIDinArray+0x120>)
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	440b      	add	r3, r1
 8004148:	3320      	adds	r3, #32
 800414a:	2201      	movs	r2, #1
 800414c:	701a      	strb	r2, [r3, #0]
		BagInfo[bag_number].ant_channel = handler->ant_channel;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6959      	ldr	r1, [r3, #20]
 8004152:	4807      	ldr	r0, [pc, #28]	; (8004170 <BeanBag_findIDinArray+0x120>)
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	4403      	add	r3, r0
 8004160:	3324      	adds	r3, #36	; 0x24
 8004162:	6019      	str	r1, [r3, #0]
		return bag_number;
 8004164:	697b      	ldr	r3, [r7, #20]
	}

}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000020 	.word	0x20000020

08004174 <st25r95_spi_tx>:

//volatile static uint8_t rx_buffer[256];
//volatile static size_t rx_len;


void st25r95_spi_tx(st25r95_handle *handler) {
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  handler->tx(tx_buffer, tx_len);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004180:	4a05      	ldr	r2, [pc, #20]	; (8004198 <st25r95_spi_tx+0x24>)
 8004182:	6812      	ldr	r2, [r2, #0]
 8004184:	4611      	mov	r1, r2
 8004186:	4805      	ldr	r0, [pc, #20]	; (800419c <st25r95_spi_tx+0x28>)
 8004188:	4798      	blx	r3
  tx_len = 0;
 800418a:	4b03      	ldr	r3, [pc, #12]	; (8004198 <st25r95_spi_tx+0x24>)
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
}
 8004190:	bf00      	nop
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	20000a10 	.word	0x20000a10
 800419c:	20000910 	.word	0x20000910

080041a0 <st25r95_spi_byte>:

void st25r95_spi_byte(st25r95_handle *handler, uint8_t data) {
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	460b      	mov	r3, r1
 80041aa:	70fb      	strb	r3, [r7, #3]
  tx_len = 1;
 80041ac:	4b06      	ldr	r3, [pc, #24]	; (80041c8 <st25r95_spi_byte+0x28>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
  tx_buffer[0] = data;
 80041b2:	4a06      	ldr	r2, [pc, #24]	; (80041cc <st25r95_spi_byte+0x2c>)
 80041b4:	78fb      	ldrb	r3, [r7, #3]
 80041b6:	7013      	strb	r3, [r2, #0]
  st25r95_spi_tx(handler);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f7ff ffdb 	bl	8004174 <st25r95_spi_tx>
}
 80041be:	bf00      	nop
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	20000a10 	.word	0x20000a10
 80041cc:	20000910 	.word	0x20000910

080041d0 <st25r95_service>:

void st25r95_service(st25r95_handle *handler) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  if (handler->irq_flag == 1) {
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	7e1b      	ldrb	r3, [r3, #24]
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d155      	bne.n	800428e <st25r95_service+0xbe>
    handler->irq_flag = 0;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	761a      	strb	r2, [r3, #24]
    if (handler->state == ST25_STATE_IDLE) {
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d14e      	bne.n	800428e <st25r95_service+0xbe>
      st25r95_init(handler);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 f893 	bl	800431c <st25r95_init>
      vTaskDelay(1);
 80041f6:	2001      	movs	r0, #1
 80041f8:	f008 fa1e 	bl	800c638 <vTaskDelay>
      if (handler->protocol == ST25_PROTOCOL_14443A
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	785b      	ldrb	r3, [r3, #1]
 8004200:	2b02      	cmp	r3, #2
 8004202:	d11c      	bne.n	800423e <st25r95_service+0x6e>
    		  && st25r95_14443A_detect(handler)) {
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f9e9 	bl	80045dc <st25r95_14443A_detect>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d016      	beq.n	800423e <st25r95_service+0x6e>
        handler->callback(handler->uid);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	3207      	adds	r2, #7
 8004218:	4610      	mov	r0, r2
 800421a:	4798      	blx	r3
        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 800421c:	2201      	movs	r2, #1
 800421e:	2110      	movs	r1, #16
 8004220:	481d      	ldr	r0, [pc, #116]	; (8004298 <st25r95_service+0xc8>)
 8004222:	f003 f8ed 	bl	8007400 <HAL_GPIO_WritePin>
        for(volatile int i=0;i<10000; ++i);
 8004226:	2300      	movs	r3, #0
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	e002      	b.n	8004232 <st25r95_service+0x62>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	3301      	adds	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f242 720f 	movw	r2, #9999	; 0x270f
 8004238:	4293      	cmp	r3, r2
 800423a:	ddf7      	ble.n	800422c <st25r95_service+0x5c>
 800423c:	e024      	b.n	8004288 <st25r95_service+0xb8>
      }
      else if (handler->protocol == ST25_PROTOCOL_15693
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	785b      	ldrb	r3, [r3, #1]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d10b      	bne.n	800425e <st25r95_service+0x8e>
          		  && ANTICOL_15693)
	  { // searching for multiple tags
		  st25r95_15693_anticolSetup(handler);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fc2a 	bl	8004aa0 <st25r95_15693_anticolSetup>
		  st25r95_15693_anticolSim(handler);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 fc67 	bl	8004b20 <st25r95_15693_anticolSim>
		  HAL_GPIO_WritePin(GPIOB, 1 << 4, 0);
 8004252:	2200      	movs	r2, #0
 8004254:	2110      	movs	r1, #16
 8004256:	4810      	ldr	r0, [pc, #64]	; (8004298 <st25r95_service+0xc8>)
 8004258:	f003 f8d2 	bl	8007400 <HAL_GPIO_WritePin>
 800425c:	e014      	b.n	8004288 <st25r95_service+0xb8>
	  }
      else if (handler->protocol == ST25_PROTOCOL_15693
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	785b      	ldrb	r3, [r3, #1]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d110      	bne.n	8004288 <st25r95_service+0xb8>
    		  && st25r95_15693_inventory1(handler)) {
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 fb34 	bl	80048d4 <st25r95_15693_inventory1>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00a      	beq.n	8004288 <st25r95_service+0xb8>
        handler->callback(handler->uid);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	3207      	adds	r2, #7
 800427a:	4610      	mov	r0, r2
 800427c:	4798      	blx	r3
        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 800427e:	2201      	movs	r2, #1
 8004280:	2110      	movs	r1, #16
 8004282:	4805      	ldr	r0, [pc, #20]	; (8004298 <st25r95_service+0xc8>)
 8004284:	f003 f8bc 	bl	8007400 <HAL_GPIO_WritePin>
      } else {
    	//HAL_GPIO_WritePin(GPIOB, 1 << 4, 0);
      }
      st25r95_idle(handler);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fc9b 	bl	8004bc4 <st25r95_idle>
    }

  }
}
 800428e:	bf00      	nop
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	48000400 	.word	0x48000400

0800429c <st25r95_response>:

uint8_t *st25r95_response(st25r95_handle *handler) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  while (handler->irq_flag == 0);
 80042a4:	bf00      	nop
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	7e1b      	ldrb	r3, [r3, #24]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0fa      	beq.n	80042a6 <st25r95_response+0xa>
  handler->irq_flag = 0;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	761a      	strb	r2, [r3, #24]
  static uint8_t rx_data[256];
  handler->nss(1);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	2001      	movs	r0, #1
 80042bc:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_READ);
 80042be:	2102      	movs	r1, #2
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7ff ff6d 	bl	80041a0 <st25r95_spi_byte>
  handler->rx(rx_data, 1);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ca:	2101      	movs	r1, #1
 80042cc:	4810      	ldr	r0, [pc, #64]	; (8004310 <st25r95_response+0x74>)
 80042ce:	4798      	blx	r3
  if (rx_data[0] == ST25_ECHO)
 80042d0:	4b0f      	ldr	r3, [pc, #60]	; (8004310 <st25r95_response+0x74>)
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	2b55      	cmp	r3, #85	; 0x55
 80042d6:	d105      	bne.n	80042e4 <st25r95_response+0x48>
  {
    handler->nss(0);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	2000      	movs	r0, #0
 80042de:	4798      	blx	r3
    return rx_data;
 80042e0:	4b0b      	ldr	r3, [pc, #44]	; (8004310 <st25r95_response+0x74>)
 80042e2:	e011      	b.n	8004308 <st25r95_response+0x6c>
  }
  handler->rx(rx_data + 1, 1);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e8:	4a0a      	ldr	r2, [pc, #40]	; (8004314 <st25r95_response+0x78>)
 80042ea:	2101      	movs	r1, #1
 80042ec:	4610      	mov	r0, r2
 80042ee:	4798      	blx	r3
  handler->rx(rx_data + 2, *(rx_data + 1));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f4:	4808      	ldr	r0, [pc, #32]	; (8004318 <st25r95_response+0x7c>)
 80042f6:	4a06      	ldr	r2, [pc, #24]	; (8004310 <st25r95_response+0x74>)
 80042f8:	7852      	ldrb	r2, [r2, #1]
 80042fa:	4611      	mov	r1, r2
 80042fc:	4798      	blx	r3
  handler->nss(0);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	2000      	movs	r0, #0
 8004304:	4798      	blx	r3
  return rx_data;
 8004306:	4b02      	ldr	r3, [pc, #8]	; (8004310 <st25r95_response+0x74>)
}
 8004308:	4618      	mov	r0, r3
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	20000a14 	.word	0x20000a14
 8004314:	20000a15 	.word	0x20000a15
 8004318:	20000a16 	.word	0x20000a16

0800431c <st25r95_init>:
  handler->nss(0);
  return rx_data;
}

void st25r95_init(st25r95_handle *handler)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  handler->state = ST25_STATE_INIT;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2202      	movs	r2, #2
 8004328:	701a      	strb	r2, [r3, #0]
  st25r95_reset(handler);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f829 	bl	8004382 <st25r95_reset>
  handler->irq_pulse();
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004334:	4798      	blx	r3
  handler->state = ST25_STATE_NORMAL;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	701a      	strb	r2, [r3, #0]
  switch (handler->protocol) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	785b      	ldrb	r3, [r3, #1]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d012      	beq.n	800436a <st25r95_init+0x4e>
 8004344:	2b02      	cmp	r3, #2
 8004346:	d114      	bne.n	8004372 <st25r95_init+0x56>
    case ST25_PROTOCOL_14443A:
      st25r95_14443A(handler);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 f85f 	bl	800440c <st25r95_14443A>
      st25r95_write_timerw(handler, handler->timerw);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	795b      	ldrb	r3, [r3, #5]
 8004352:	4619      	mov	r1, r3
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f8cf 	bl	80044f8 <st25r95_write_timerw>
      st25r95_write_ARC(handler, 1, handler->ARC);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	799b      	ldrb	r3, [r3, #6]
 800435e:	461a      	mov	r2, r3
 8004360:	2101      	movs	r1, #1
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f900 	bl	8004568 <st25r95_write_ARC>
      break;
 8004368:	e007      	b.n	800437a <st25r95_init+0x5e>
    case ST25_PROTOCOL_15693:
      st25r95_15693(handler);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f88a 	bl	8004484 <st25r95_15693>
	  break;
 8004370:	e003      	b.n	800437a <st25r95_init+0x5e>
    default:
      st25r95_off(handler);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f81a 	bl	80043ac <st25r95_off>
      break;
 8004378:	bf00      	nop
  }
}
 800437a:	bf00      	nop
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <st25r95_reset>:
  }

}

void st25r95_reset(st25r95_handle *handler)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b082      	sub	sp, #8
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  handler->nss(1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	2001      	movs	r0, #1
 8004390:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_RESET);
 8004392:	2101      	movs	r1, #1
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7ff ff03 	bl	80041a0 <st25r95_spi_byte>
  handler->nss(0);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	2000      	movs	r0, #0
 80043a0:	4798      	blx	r3
}
 80043a2:	bf00      	nop
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
	...

080043ac <st25r95_off>:
  if (res[0] != 0) return ST25_INVALID_DEVICE;
  if (!(res[2] == 'N' && res[3] == 'F' && res[4] == 'C')) return ST25_INVALID_DEVICE;
  return ST25_OK;
}

st25r95_status_t st25r95_off(st25r95_handle *handler) {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 80043b4:	4b13      	ldr	r3, [pc, #76]	; (8004404 <st25r95_off+0x58>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 80043ba:	4b12      	ldr	r3, [pc, #72]	; (8004404 <st25r95_off+0x58>)
 80043bc:	2202      	movs	r2, #2
 80043be:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 80043c0:	4b10      	ldr	r3, [pc, #64]	; (8004404 <st25r95_off+0x58>)
 80043c2:	2202      	movs	r2, #2
 80043c4:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_OFF;
 80043c6:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <st25r95_off+0x58>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0;
 80043cc:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <st25r95_off+0x58>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 80043d2:	4b0d      	ldr	r3, [pc, #52]	; (8004408 <st25r95_off+0x5c>)
 80043d4:	2205      	movs	r2, #5
 80043d6:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	2001      	movs	r0, #1
 80043de:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f7ff fec7 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	2000      	movs	r0, #0
 80043ec:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff ff54 	bl	800429c <st25r95_response>
 80043f4:	60f8      	str	r0, [r7, #12]
  return res[0];
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	781b      	ldrb	r3, [r3, #0]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	20000910 	.word	0x20000910
 8004408:	20000a10 	.word	0x20000a10

0800440c <st25r95_14443A>:

st25r95_status_t st25r95_14443A(st25r95_handle *handler) {
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8004414:	4b19      	ldr	r3, [pc, #100]	; (800447c <st25r95_14443A+0x70>)
 8004416:	2200      	movs	r2, #0
 8004418:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 800441a:	4b18      	ldr	r3, [pc, #96]	; (800447c <st25r95_14443A+0x70>)
 800441c:	2202      	movs	r2, #2
 800441e:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8004420:	4b16      	ldr	r3, [pc, #88]	; (800447c <st25r95_14443A+0x70>)
 8004422:	2202      	movs	r2, #2
 8004424:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_14443A;
 8004426:	4b15      	ldr	r3, [pc, #84]	; (800447c <st25r95_14443A+0x70>)
 8004428:	2202      	movs	r2, #2
 800442a:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 6 | handler->rx_speed << 4;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	78db      	ldrb	r3, [r3, #3]
 8004430:	019b      	lsls	r3, r3, #6
 8004432:	b25a      	sxtb	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	791b      	ldrb	r3, [r3, #4]
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	b25b      	sxtb	r3, r3
 800443c:	4313      	orrs	r3, r2
 800443e:	b25b      	sxtb	r3, r3
 8004440:	b2da      	uxtb	r2, r3
 8004442:	4b0e      	ldr	r3, [pc, #56]	; (800447c <st25r95_14443A+0x70>)
 8004444:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8004446:	4b0e      	ldr	r3, [pc, #56]	; (8004480 <st25r95_14443A+0x74>)
 8004448:	2205      	movs	r2, #5
 800444a:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	2001      	movs	r0, #1
 8004452:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f7ff fe8d 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	2000      	movs	r0, #0
 8004460:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_14443A;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2202      	movs	r2, #2
 8004466:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response(handler);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f7ff ff17 	bl	800429c <st25r95_response>
 800446e:	60f8      	str	r0, [r7, #12]
  return res[0];
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	781b      	ldrb	r3, [r3, #0]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	20000910 	.word	0x20000910
 8004480:	20000a10 	.word	0x20000a10

08004484 <st25r95_15693>:

st25r95_status_t st25r95_15693(st25r95_handle *handler) {
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 800448c:	4b18      	ldr	r3, [pc, #96]	; (80044f0 <st25r95_15693+0x6c>)
 800448e:	2200      	movs	r2, #0
 8004490:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8004492:	4b17      	ldr	r3, [pc, #92]	; (80044f0 <st25r95_15693+0x6c>)
 8004494:	2202      	movs	r2, #2
 8004496:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8004498:	4b15      	ldr	r3, [pc, #84]	; (80044f0 <st25r95_15693+0x6c>)
 800449a:	2202      	movs	r2, #2
 800449c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_15693;
 800449e:	4b14      	ldr	r3, [pc, #80]	; (80044f0 <st25r95_15693+0x6c>)
 80044a0:	2201      	movs	r2, #1
 80044a2:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 4 | 1 << 3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	78db      	ldrb	r3, [r3, #3]
 80044a8:	011b      	lsls	r3, r3, #4
  	  	  	  	  | 0 << 2 | 0 << 1 | 1 << 0;
 80044aa:	b25b      	sxtb	r3, r3
 80044ac:	f043 0309 	orr.w	r3, r3, #9
 80044b0:	b25b      	sxtb	r3, r3
 80044b2:	b2da      	uxtb	r2, r3
  tx_buffer[4] = handler->tx_speed << 4 | 1 << 3
 80044b4:	4b0e      	ldr	r3, [pc, #56]	; (80044f0 <st25r95_15693+0x6c>)
 80044b6:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 80044b8:	4b0e      	ldr	r3, [pc, #56]	; (80044f4 <st25r95_15693+0x70>)
 80044ba:	2205      	movs	r2, #5
 80044bc:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	2001      	movs	r0, #1
 80044c4:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7ff fe54 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a1b      	ldr	r3, [r3, #32]
 80044d0:	2000      	movs	r0, #0
 80044d2:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_15693;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response(handler);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff fede 	bl	800429c <st25r95_response>
 80044e0:	60f8      	str	r0, [r7, #12]
  return res[0];
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	781b      	ldrb	r3, [r3, #0]
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	20000910 	.word	0x20000910
 80044f4:	20000a10 	.word	0x20000a10

080044f8 <st25r95_write_timerw>:
  uint8_t *res = st25r95_response(handler);
  if (res[0] == ST25_OK) *data = res[2];
  return res[0];
}

st25r95_status_t st25r95_write_timerw(st25r95_handle *handler, uint8_t data) {
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	460b      	mov	r3, r1
 8004502:	70fb      	strb	r3, [r7, #3]
  tx_buffer[0] = ST25_SEND;
 8004504:	4b16      	ldr	r3, [pc, #88]	; (8004560 <st25r95_write_timerw+0x68>)
 8004506:	2200      	movs	r2, #0
 8004508:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 800450a:	4b15      	ldr	r3, [pc, #84]	; (8004560 <st25r95_write_timerw+0x68>)
 800450c:	2209      	movs	r2, #9
 800450e:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8004510:	4b13      	ldr	r3, [pc, #76]	; (8004560 <st25r95_write_timerw+0x68>)
 8004512:	2204      	movs	r2, #4
 8004514:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x3A;
 8004516:	4b12      	ldr	r3, [pc, #72]	; (8004560 <st25r95_write_timerw+0x68>)
 8004518:	223a      	movs	r2, #58	; 0x3a
 800451a:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x0;
 800451c:	4b10      	ldr	r3, [pc, #64]	; (8004560 <st25r95_write_timerw+0x68>)
 800451e:	2200      	movs	r2, #0
 8004520:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = data;
 8004522:	4a0f      	ldr	r2, [pc, #60]	; (8004560 <st25r95_write_timerw+0x68>)
 8004524:	78fb      	ldrb	r3, [r7, #3]
 8004526:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = 0x4;
 8004528:	4b0d      	ldr	r3, [pc, #52]	; (8004560 <st25r95_write_timerw+0x68>)
 800452a:	2204      	movs	r2, #4
 800452c:	719a      	strb	r2, [r3, #6]
  tx_len = 7;
 800452e:	4b0d      	ldr	r3, [pc, #52]	; (8004564 <st25r95_write_timerw+0x6c>)
 8004530:	2207      	movs	r2, #7
 8004532:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	2001      	movs	r0, #1
 800453a:	4798      	blx	r3
  st25r95_spi_tx(handler);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7ff fe19 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	2000      	movs	r0, #0
 8004548:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7ff fea6 	bl	800429c <st25r95_response>
 8004550:	60f8      	str	r0, [r7, #12]
  return res[0];
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	781b      	ldrb	r3, [r3, #0]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000910 	.word	0x20000910
 8004564:	20000a10 	.word	0x20000a10

08004568 <st25r95_write_ARC>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

st25r95_status_t st25r95_write_ARC(st25r95_handle *handler, uint8_t index, uint8_t data) {
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	460b      	mov	r3, r1
 8004572:	70fb      	strb	r3, [r7, #3]
 8004574:	4613      	mov	r3, r2
 8004576:	70bb      	strb	r3, [r7, #2]
  tx_buffer[0] = ST25_SEND;
 8004578:	4b16      	ldr	r3, [pc, #88]	; (80045d4 <st25r95_write_ARC+0x6c>)
 800457a:	2200      	movs	r2, #0
 800457c:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 800457e:	4b15      	ldr	r3, [pc, #84]	; (80045d4 <st25r95_write_ARC+0x6c>)
 8004580:	2209      	movs	r2, #9
 8004582:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8004584:	4b13      	ldr	r3, [pc, #76]	; (80045d4 <st25r95_write_ARC+0x6c>)
 8004586:	2204      	movs	r2, #4
 8004588:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x68;
 800458a:	4b12      	ldr	r3, [pc, #72]	; (80045d4 <st25r95_write_ARC+0x6c>)
 800458c:	2268      	movs	r2, #104	; 0x68
 800458e:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x1;
 8004590:	4b10      	ldr	r3, [pc, #64]	; (80045d4 <st25r95_write_ARC+0x6c>)
 8004592:	2201      	movs	r2, #1
 8004594:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = index;
 8004596:	4a0f      	ldr	r2, [pc, #60]	; (80045d4 <st25r95_write_ARC+0x6c>)
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = data;
 800459c:	4a0d      	ldr	r2, [pc, #52]	; (80045d4 <st25r95_write_ARC+0x6c>)
 800459e:	78bb      	ldrb	r3, [r7, #2]
 80045a0:	7193      	strb	r3, [r2, #6]
  tx_len = 7;
 80045a2:	4b0d      	ldr	r3, [pc, #52]	; (80045d8 <st25r95_write_ARC+0x70>)
 80045a4:	2207      	movs	r2, #7
 80045a6:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	2001      	movs	r0, #1
 80045ae:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7ff fddf 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	2000      	movs	r0, #0
 80045bc:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7ff fe6c 	bl	800429c <st25r95_response>
 80045c4:	60f8      	str	r0, [r7, #12]
  return res[0];
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	781b      	ldrb	r3, [r3, #0]
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000910 	.word	0x20000910
 80045d8:	20000a10 	.word	0x20000a10

080045dc <st25r95_14443A_detect>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

uint8_t st25r95_14443A_detect(st25r95_handle *handler) {
 80045dc:	b5b0      	push	{r4, r5, r7, lr}
 80045de:	b08c      	sub	sp, #48	; 0x30
 80045e0:	af04      	add	r7, sp, #16
 80045e2:	6078      	str	r0, [r7, #4]
  uint8_t data[10] = {0xff};
 80045e4:	23ff      	movs	r3, #255	; 0xff
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	f107 0318 	add.w	r3, r7, #24
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	809a      	strh	r2, [r3, #4]
  st25r95_14443A_REQA(handler, data);
 80045f2:	f107 0314 	add.w	r3, r7, #20
 80045f6:	4619      	mov	r1, r3
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f883 	bl	8004704 <st25r95_14443A_REQA>
  if (data[0] == 0xff) return 0;
 80045fe:	7d3b      	ldrb	r3, [r7, #20]
 8004600:	2bff      	cmp	r3, #255	; 0xff
 8004602:	d101      	bne.n	8004608 <st25r95_14443A_detect+0x2c>
 8004604:	2300      	movs	r3, #0
 8004606:	e078      	b.n	80046fa <st25r95_14443A_detect+0x11e>
  if (data[0] & 0b00100000) {
 8004608:	7d3b      	ldrb	r3, [r7, #20]
 800460a:	f003 0320 	and.w	r3, r3, #32
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <st25r95_14443A_detect+0x3a>
    return 0;
 8004612:	2300      	movs	r3, #0
 8004614:	e071      	b.n	80046fa <st25r95_14443A_detect+0x11e>
  }

  uint8_t UID[10];
  uint8_t UID_size = data[0] >> 6;
 8004616:	7d3b      	ldrb	r3, [r7, #20]
 8004618:	099b      	lsrs	r3, r3, #6
 800461a:	77bb      	strb	r3, [r7, #30]

  for (uint8_t i = 0; i < UID_size + 1; i++) {
 800461c:	2300      	movs	r3, #0
 800461e:	77fb      	strb	r3, [r7, #31]
 8004620:	e053      	b.n	80046ca <st25r95_14443A_detect+0xee>
    data[0] = 0xff;
 8004622:	23ff      	movs	r3, #255	; 0xff
 8004624:	753b      	strb	r3, [r7, #20]
    st25r95_14443A_ANTICOLLISION(handler, i, data);
 8004626:	f107 0214 	add.w	r2, r7, #20
 800462a:	7ffb      	ldrb	r3, [r7, #31]
 800462c:	4619      	mov	r1, r3
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f8a4 	bl	800477c <st25r95_14443A_ANTICOLLISION>
    if (data[0] == 0xff) return 0;
 8004634:	7d3b      	ldrb	r3, [r7, #20]
 8004636:	2bff      	cmp	r3, #255	; 0xff
 8004638:	d101      	bne.n	800463e <st25r95_14443A_detect+0x62>
 800463a:	2300      	movs	r3, #0
 800463c:	e05d      	b.n	80046fa <st25r95_14443A_detect+0x11e>
    if (data[0] ^ data[1] ^ data[2] ^ data[3] ^ data[4]) return 0;
 800463e:	7d3a      	ldrb	r2, [r7, #20]
 8004640:	7d7b      	ldrb	r3, [r7, #21]
 8004642:	4053      	eors	r3, r2
 8004644:	b2da      	uxtb	r2, r3
 8004646:	7dbb      	ldrb	r3, [r7, #22]
 8004648:	4053      	eors	r3, r2
 800464a:	b2da      	uxtb	r2, r3
 800464c:	7dfb      	ldrb	r3, [r7, #23]
 800464e:	4053      	eors	r3, r2
 8004650:	b2da      	uxtb	r2, r3
 8004652:	7e3b      	ldrb	r3, [r7, #24]
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <st25r95_14443A_detect+0x80>
 8004658:	2300      	movs	r3, #0
 800465a:	e04e      	b.n	80046fa <st25r95_14443A_detect+0x11e>
    if (data[5] & 0x80) {
    }
    UID[4 * i + 0] = data[0];
 800465c:	7ffb      	ldrb	r3, [r7, #31]
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	7d3a      	ldrb	r2, [r7, #20]
 8004662:	3320      	adds	r3, #32
 8004664:	443b      	add	r3, r7
 8004666:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 1] = data[1];
 800466a:	7ffb      	ldrb	r3, [r7, #31]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	3301      	adds	r3, #1
 8004670:	7d7a      	ldrb	r2, [r7, #21]
 8004672:	3320      	adds	r3, #32
 8004674:	443b      	add	r3, r7
 8004676:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 2] = data[2];
 800467a:	7ffb      	ldrb	r3, [r7, #31]
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	3302      	adds	r3, #2
 8004680:	7dba      	ldrb	r2, [r7, #22]
 8004682:	3320      	adds	r3, #32
 8004684:	443b      	add	r3, r7
 8004686:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 3] = data[3];
 800468a:	7ffb      	ldrb	r3, [r7, #31]
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	3303      	adds	r3, #3
 8004690:	7dfa      	ldrb	r2, [r7, #23]
 8004692:	3320      	adds	r3, #32
 8004694:	443b      	add	r3, r7
 8004696:	f803 2c18 	strb.w	r2, [r3, #-24]
    st25r95_14443A_select(handler, i, data, data[0], data[1], data[2], data[3]);
 800469a:	7d3d      	ldrb	r5, [r7, #20]
 800469c:	7d7b      	ldrb	r3, [r7, #21]
 800469e:	7dba      	ldrb	r2, [r7, #22]
 80046a0:	7df9      	ldrb	r1, [r7, #23]
 80046a2:	f107 0414 	add.w	r4, r7, #20
 80046a6:	7ff8      	ldrb	r0, [r7, #31]
 80046a8:	9102      	str	r1, [sp, #8]
 80046aa:	9201      	str	r2, [sp, #4]
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	462b      	mov	r3, r5
 80046b0:	4622      	mov	r2, r4
 80046b2:	4601      	mov	r1, r0
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 f8a7 	bl	8004808 <st25r95_14443A_select>
    if (data[0] & 0x4)
 80046ba:	7d3b      	ldrb	r3, [r7, #20]
 80046bc:	f003 0304 	and.w	r3, r3, #4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d007      	beq.n	80046d4 <st25r95_14443A_detect+0xf8>
  for (uint8_t i = 0; i < UID_size + 1; i++) {
 80046c4:	7ffb      	ldrb	r3, [r7, #31]
 80046c6:	3301      	adds	r3, #1
 80046c8:	77fb      	strb	r3, [r7, #31]
 80046ca:	7fba      	ldrb	r2, [r7, #30]
 80046cc:	7ffb      	ldrb	r3, [r7, #31]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d2a7      	bcs.n	8004622 <st25r95_14443A_detect+0x46>
 80046d2:	e000      	b.n	80046d6 <st25r95_14443A_detect+0xfa>
      continue;
    else
      break;
 80046d4:	bf00      	nop
  }

  memset(handler->uid, 0, 10);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3307      	adds	r3, #7
 80046da:	220a      	movs	r2, #10
 80046dc:	2100      	movs	r1, #0
 80046de:	4618      	mov	r0, r3
 80046e0:	f009 fec6 	bl	800e470 <memset>
  memcpy(handler->uid, UID, 10);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3307      	adds	r3, #7
 80046e8:	461a      	mov	r2, r3
 80046ea:	f107 0308 	add.w	r3, r7, #8
 80046ee:	cb03      	ldmia	r3!, {r0, r1}
 80046f0:	6010      	str	r0, [r2, #0]
 80046f2:	6051      	str	r1, [r2, #4]
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	8113      	strh	r3, [r2, #8]
  return 1;
 80046f8:	2301      	movs	r3, #1
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3720      	adds	r7, #32
 80046fe:	46bd      	mov	sp, r7
 8004700:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004704 <st25r95_14443A_REQA>:

void st25r95_14443A_REQA(st25r95_handle *handler, uint8_t *data) {
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  tx_buffer[0] = ST25_SEND;
 800470e:	4b19      	ldr	r3, [pc, #100]	; (8004774 <st25r95_14443A_REQA+0x70>)
 8004710:	2200      	movs	r2, #0
 8004712:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8004714:	4b17      	ldr	r3, [pc, #92]	; (8004774 <st25r95_14443A_REQA+0x70>)
 8004716:	2204      	movs	r2, #4
 8004718:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x2;
 800471a:	4b16      	ldr	r3, [pc, #88]	; (8004774 <st25r95_14443A_REQA+0x70>)
 800471c:	2202      	movs	r2, #2
 800471e:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = REQA;
 8004720:	4b14      	ldr	r3, [pc, #80]	; (8004774 <st25r95_14443A_REQA+0x70>)
 8004722:	2226      	movs	r2, #38	; 0x26
 8004724:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 7; // REQA is a 7bits command.
 8004726:	4b13      	ldr	r3, [pc, #76]	; (8004774 <st25r95_14443A_REQA+0x70>)
 8004728:	2207      	movs	r2, #7
 800472a:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 800472c:	4b12      	ldr	r3, [pc, #72]	; (8004778 <st25r95_14443A_REQA+0x74>)
 800472e:	2205      	movs	r2, #5
 8004730:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	2001      	movs	r0, #1
 8004738:	4798      	blx	r3
  st25r95_spi_tx(handler);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7ff fd1a 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	2000      	movs	r0, #0
 8004746:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7ff fda7 	bl	800429c <st25r95_response>
 800474e:	60f8      	str	r0, [r7, #12]
  if (res[0] != ST25_EFrameRecvOK) return;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	2b80      	cmp	r3, #128	; 0x80
 8004756:	d109      	bne.n	800476c <st25r95_14443A_REQA+0x68>

  memcpy(data, res + 2, res[1]);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	1c99      	adds	r1, r3, #2
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	3301      	adds	r3, #1
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	461a      	mov	r2, r3
 8004764:	6838      	ldr	r0, [r7, #0]
 8004766:	f009 fe75 	bl	800e454 <memcpy>
 800476a:	e000      	b.n	800476e <st25r95_14443A_REQA+0x6a>
  if (res[0] != ST25_EFrameRecvOK) return;
 800476c:	bf00      	nop

}
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	20000910 	.word	0x20000910
 8004778:	20000a10 	.word	0x20000a10

0800477c <st25r95_14443A_ANTICOLLISION>:

const static uint8_t cascade_level[] = {CL_1, CL_2, CL_3};

void st25r95_14443A_ANTICOLLISION(st25r95_handle *handler, uint8_t level, uint8_t *data) {
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	460b      	mov	r3, r1
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	72fb      	strb	r3, [r7, #11]
  tx_buffer[0] = ST25_SEND;
 800478a:	4b1c      	ldr	r3, [pc, #112]	; (80047fc <st25r95_14443A_ANTICOLLISION+0x80>)
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8004790:	4b1a      	ldr	r3, [pc, #104]	; (80047fc <st25r95_14443A_ANTICOLLISION+0x80>)
 8004792:	2204      	movs	r2, #4
 8004794:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x03;
 8004796:	4b19      	ldr	r3, [pc, #100]	; (80047fc <st25r95_14443A_ANTICOLLISION+0x80>)
 8004798:	2203      	movs	r2, #3
 800479a:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = cascade_level[level];
 800479c:	7afb      	ldrb	r3, [r7, #11]
 800479e:	4a18      	ldr	r2, [pc, #96]	; (8004800 <st25r95_14443A_ANTICOLLISION+0x84>)
 80047a0:	5cd2      	ldrb	r2, [r2, r3]
 80047a2:	4b16      	ldr	r3, [pc, #88]	; (80047fc <st25r95_14443A_ANTICOLLISION+0x80>)
 80047a4:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x20; // NVB
 80047a6:	4b15      	ldr	r3, [pc, #84]	; (80047fc <st25r95_14443A_ANTICOLLISION+0x80>)
 80047a8:	2220      	movs	r2, #32
 80047aa:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = 0x08;
 80047ac:	4b13      	ldr	r3, [pc, #76]	; (80047fc <st25r95_14443A_ANTICOLLISION+0x80>)
 80047ae:	2208      	movs	r2, #8
 80047b0:	715a      	strb	r2, [r3, #5]
  tx_len = 6;
 80047b2:	4b14      	ldr	r3, [pc, #80]	; (8004804 <st25r95_14443A_ANTICOLLISION+0x88>)
 80047b4:	2206      	movs	r2, #6
 80047b6:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	2001      	movs	r0, #1
 80047be:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f7ff fcd7 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	2000      	movs	r0, #0
 80047cc:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f7ff fd64 	bl	800429c <st25r95_response>
 80047d4:	6178      	str	r0, [r7, #20]
  if (res[0] != ST25_EFrameRecvOK) return;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	2b80      	cmp	r3, #128	; 0x80
 80047dc:	d109      	bne.n	80047f2 <st25r95_14443A_ANTICOLLISION+0x76>

  memcpy(data, res + 2, res[1]);
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	1c99      	adds	r1, r3, #2
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	3301      	adds	r3, #1
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	461a      	mov	r2, r3
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f009 fe32 	bl	800e454 <memcpy>
 80047f0:	e000      	b.n	80047f4 <st25r95_14443A_ANTICOLLISION+0x78>
  if (res[0] != ST25_EFrameRecvOK) return;
 80047f2:	bf00      	nop
}
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	20000910 	.word	0x20000910
 8004800:	08012004 	.word	0x08012004
 8004804:	20000a10 	.word	0x20000a10

08004808 <st25r95_14443A_select>:

void
st25r95_14443A_select(st25r95_handle *handler, uint8_t level, uint8_t *data, uint8_t uid0, uint8_t uid1, uint8_t uid2,
                      uint8_t uid3) {
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	607a      	str	r2, [r7, #4]
 8004812:	461a      	mov	r2, r3
 8004814:	460b      	mov	r3, r1
 8004816:	72fb      	strb	r3, [r7, #11]
 8004818:	4613      	mov	r3, r2
 800481a:	72bb      	strb	r3, [r7, #10]
  tx_buffer[0] = ST25_SEND;
 800481c:	4b2a      	ldr	r3, [pc, #168]	; (80048c8 <st25r95_14443A_select+0xc0>)
 800481e:	2200      	movs	r2, #0
 8004820:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8004822:	4b29      	ldr	r3, [pc, #164]	; (80048c8 <st25r95_14443A_select+0xc0>)
 8004824:	2204      	movs	r2, #4
 8004826:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x08;
 8004828:	4b27      	ldr	r3, [pc, #156]	; (80048c8 <st25r95_14443A_select+0xc0>)
 800482a:	2208      	movs	r2, #8
 800482c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = cascade_level[level];
 800482e:	7afb      	ldrb	r3, [r7, #11]
 8004830:	4a26      	ldr	r2, [pc, #152]	; (80048cc <st25r95_14443A_select+0xc4>)
 8004832:	5cd2      	ldrb	r2, [r2, r3]
 8004834:	4b24      	ldr	r3, [pc, #144]	; (80048c8 <st25r95_14443A_select+0xc0>)
 8004836:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x70;
 8004838:	4b23      	ldr	r3, [pc, #140]	; (80048c8 <st25r95_14443A_select+0xc0>)
 800483a:	2270      	movs	r2, #112	; 0x70
 800483c:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = uid0;
 800483e:	4a22      	ldr	r2, [pc, #136]	; (80048c8 <st25r95_14443A_select+0xc0>)
 8004840:	7abb      	ldrb	r3, [r7, #10]
 8004842:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = uid1;
 8004844:	4a20      	ldr	r2, [pc, #128]	; (80048c8 <st25r95_14443A_select+0xc0>)
 8004846:	f897 3020 	ldrb.w	r3, [r7, #32]
 800484a:	7193      	strb	r3, [r2, #6]
  tx_buffer[7] = uid2;
 800484c:	4a1e      	ldr	r2, [pc, #120]	; (80048c8 <st25r95_14443A_select+0xc0>)
 800484e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004852:	71d3      	strb	r3, [r2, #7]
  tx_buffer[8] = uid3;
 8004854:	4a1c      	ldr	r2, [pc, #112]	; (80048c8 <st25r95_14443A_select+0xc0>)
 8004856:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800485a:	7213      	strb	r3, [r2, #8]
  tx_buffer[9] = uid0 ^ uid1 ^ uid2 ^ uid3;
 800485c:	7aba      	ldrb	r2, [r7, #10]
 800485e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004862:	4053      	eors	r3, r2
 8004864:	b2da      	uxtb	r2, r3
 8004866:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800486a:	4053      	eors	r3, r2
 800486c:	b2da      	uxtb	r2, r3
 800486e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004872:	4053      	eors	r3, r2
 8004874:	b2da      	uxtb	r2, r3
 8004876:	4b14      	ldr	r3, [pc, #80]	; (80048c8 <st25r95_14443A_select+0xc0>)
 8004878:	725a      	strb	r2, [r3, #9]
  tx_buffer[10] = tx_flag_AppendCRC | 8;
 800487a:	4b13      	ldr	r3, [pc, #76]	; (80048c8 <st25r95_14443A_select+0xc0>)
 800487c:	2228      	movs	r2, #40	; 0x28
 800487e:	729a      	strb	r2, [r3, #10]
  tx_len = 11;
 8004880:	4b13      	ldr	r3, [pc, #76]	; (80048d0 <st25r95_14443A_select+0xc8>)
 8004882:	220b      	movs	r2, #11
 8004884:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	2001      	movs	r0, #1
 800488c:	4798      	blx	r3
  st25r95_spi_tx(handler);
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f7ff fc70 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	2000      	movs	r0, #0
 800489a:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f7ff fcfd 	bl	800429c <st25r95_response>
 80048a2:	6178      	str	r0, [r7, #20]
  if (res[0] != ST25_EFrameRecvOK) return;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	2b80      	cmp	r3, #128	; 0x80
 80048aa:	d109      	bne.n	80048c0 <st25r95_14443A_select+0xb8>

  memcpy(data, res + 2, res[1]);
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	1c99      	adds	r1, r3, #2
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	3301      	adds	r3, #1
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	461a      	mov	r2, r3
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f009 fdcb 	bl	800e454 <memcpy>
 80048be:	e000      	b.n	80048c2 <st25r95_14443A_select+0xba>
  if (res[0] != ST25_EFrameRecvOK) return;
 80048c0:	bf00      	nop
}
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	20000910 	.word	0x20000910
 80048cc:	08012004 	.word	0x08012004
 80048d0:	20000a10 	.word	0x20000a10

080048d4 <st25r95_15693_inventory1>:

uint8_t st25r95_15693_inventory1(st25r95_handle *handler)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  handler->state = ST25_STATE_INIT;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	701a      	strb	r2, [r3, #0]
  tx_buffer[0] = ST25_SEND;
 80048e2:	4b1f      	ldr	r3, [pc, #124]	; (8004960 <st25r95_15693_inventory1+0x8c>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 80048e8:	4b1d      	ldr	r3, [pc, #116]	; (8004960 <st25r95_15693_inventory1+0x8c>)
 80048ea:	2204      	movs	r2, #4
 80048ec:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x3; // length of 15693 command frame
 80048ee:	4b1c      	ldr	r3, [pc, #112]	; (8004960 <st25r95_15693_inventory1+0x8c>)
 80048f0:	2203      	movs	r2, #3
 80048f2:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x26; // flags
 80048f4:	4b1a      	ldr	r3, [pc, #104]	; (8004960 <st25r95_15693_inventory1+0x8c>)
 80048f6:	2226      	movs	r2, #38	; 0x26
 80048f8:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x01; // command code
 80048fa:	4b19      	ldr	r3, [pc, #100]	; (8004960 <st25r95_15693_inventory1+0x8c>)
 80048fc:	2201      	movs	r2, #1
 80048fe:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = 0x00; // non-addressed & no mask
 8004900:	4b17      	ldr	r3, [pc, #92]	; (8004960 <st25r95_15693_inventory1+0x8c>)
 8004902:	2200      	movs	r2, #0
 8004904:	715a      	strb	r2, [r3, #5]
  // CRC automatically appended by 15693 protocol select
  tx_len = 6;
 8004906:	4b17      	ldr	r3, [pc, #92]	; (8004964 <st25r95_15693_inventory1+0x90>)
 8004908:	2206      	movs	r2, #6
 800490a:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	2001      	movs	r0, #1
 8004912:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f7ff fc2d 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	2000      	movs	r0, #0
 8004920:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fcba 	bl	800429c <st25r95_response>
 8004928:	60f8      	str	r0, [r7, #12]
  if (res[0] != ST25_EFrameRecvOK) return 0;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b80      	cmp	r3, #128	; 0x80
 8004930:	d001      	beq.n	8004936 <st25r95_15693_inventory1+0x62>
 8004932:	2300      	movs	r3, #0
 8004934:	e00f      	b.n	8004956 <st25r95_15693_inventory1+0x82>

  memset(handler->uid, 0, 8);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	3307      	adds	r3, #7
 800493a:	2208      	movs	r2, #8
 800493c:	2100      	movs	r1, #0
 800493e:	4618      	mov	r0, r3
 8004940:	f009 fd96 	bl	800e470 <memset>
  memcpy(handler->uid, res+4, 8);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	1dd8      	adds	r0, r3, #7
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	3304      	adds	r3, #4
 800494c:	2208      	movs	r2, #8
 800494e:	4619      	mov	r1, r3
 8004950:	f009 fd80 	bl	800e454 <memcpy>
  return 1;
 8004954:	2301      	movs	r3, #1
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	20000910 	.word	0x20000910
 8004964:	20000a10 	.word	0x20000a10

08004968 <st25r95_15693_select>:

void st25r95_15693_select(st25r95_handle *handler, uint8_t uid[8])
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
	tx_buffer[0] = ST25_SEND;
 8004972:	4b22      	ldr	r3, [pc, #136]	; (80049fc <st25r95_15693_select+0x94>)
 8004974:	2200      	movs	r2, #0
 8004976:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = ST25_SR;
 8004978:	4b20      	ldr	r3, [pc, #128]	; (80049fc <st25r95_15693_select+0x94>)
 800497a:	2204      	movs	r2, #4
 800497c:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = 0x0A; // length of 15693 command frame
 800497e:	4b1f      	ldr	r3, [pc, #124]	; (80049fc <st25r95_15693_select+0x94>)
 8004980:	220a      	movs	r2, #10
 8004982:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = 0b00100010; // flags
 8004984:	4b1d      	ldr	r3, [pc, #116]	; (80049fc <st25r95_15693_select+0x94>)
 8004986:	2222      	movs	r2, #34	; 0x22
 8004988:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = 0x25; // command code
 800498a:	4b1c      	ldr	r3, [pc, #112]	; (80049fc <st25r95_15693_select+0x94>)
 800498c:	2225      	movs	r2, #37	; 0x25
 800498e:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = uid[0]; // UID required
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	4b19      	ldr	r3, [pc, #100]	; (80049fc <st25r95_15693_select+0x94>)
 8004996:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = uid[1];
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	785a      	ldrb	r2, [r3, #1]
 800499c:	4b17      	ldr	r3, [pc, #92]	; (80049fc <st25r95_15693_select+0x94>)
 800499e:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = uid[2];
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	789a      	ldrb	r2, [r3, #2]
 80049a4:	4b15      	ldr	r3, [pc, #84]	; (80049fc <st25r95_15693_select+0x94>)
 80049a6:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = uid[3];
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	78da      	ldrb	r2, [r3, #3]
 80049ac:	4b13      	ldr	r3, [pc, #76]	; (80049fc <st25r95_15693_select+0x94>)
 80049ae:	721a      	strb	r2, [r3, #8]
	tx_buffer[9] = uid[4];
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	791a      	ldrb	r2, [r3, #4]
 80049b4:	4b11      	ldr	r3, [pc, #68]	; (80049fc <st25r95_15693_select+0x94>)
 80049b6:	725a      	strb	r2, [r3, #9]
	tx_buffer[10] = uid[5];
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	795a      	ldrb	r2, [r3, #5]
 80049bc:	4b0f      	ldr	r3, [pc, #60]	; (80049fc <st25r95_15693_select+0x94>)
 80049be:	729a      	strb	r2, [r3, #10]
	tx_buffer[11] = uid[6];
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	799a      	ldrb	r2, [r3, #6]
 80049c4:	4b0d      	ldr	r3, [pc, #52]	; (80049fc <st25r95_15693_select+0x94>)
 80049c6:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = uid[7];
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	79da      	ldrb	r2, [r3, #7]
 80049cc:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <st25r95_15693_select+0x94>)
 80049ce:	731a      	strb	r2, [r3, #12]
	tx_len = 13;
 80049d0:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <st25r95_15693_select+0x98>)
 80049d2:	220d      	movs	r2, #13
 80049d4:	601a      	str	r2, [r3, #0]

	handler->nss(1);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	2001      	movs	r0, #1
 80049dc:	4798      	blx	r3
	st25r95_spi_tx(handler);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f7ff fbc8 	bl	8004174 <st25r95_spi_tx>
	handler->nss(0);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	2000      	movs	r0, #0
 80049ea:	4798      	blx	r3

	uint8_t *res = st25r95_response(handler);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7ff fc55 	bl	800429c <st25r95_response>
 80049f2:	60f8      	str	r0, [r7, #12]
}
 80049f4:	bf00      	nop
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	20000910 	.word	0x20000910
 8004a00:	20000a10 	.word	0x20000a10

08004a04 <st25r95_15693_quiet>:

void st25r95_15693_quiet(st25r95_handle *handler, uint8_t uid[8])
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
	tx_buffer[0] = ST25_SEND;
 8004a0e:	4b22      	ldr	r3, [pc, #136]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = ST25_SR;
 8004a14:	4b20      	ldr	r3, [pc, #128]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a16:	2204      	movs	r2, #4
 8004a18:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = 0x0A; // length of command frame
 8004a1a:	4b1f      	ldr	r3, [pc, #124]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a1c:	220a      	movs	r2, #10
 8004a1e:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = 0b00100010; // flags
 8004a20:	4b1d      	ldr	r3, [pc, #116]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a22:	2222      	movs	r2, #34	; 0x22
 8004a24:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = 0x02; // command code
 8004a26:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a28:	2202      	movs	r2, #2
 8004a2a:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = uid[0]; // UID required
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	781a      	ldrb	r2, [r3, #0]
 8004a30:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a32:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = uid[1];
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	785a      	ldrb	r2, [r3, #1]
 8004a38:	4b17      	ldr	r3, [pc, #92]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a3a:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = uid[2];
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	789a      	ldrb	r2, [r3, #2]
 8004a40:	4b15      	ldr	r3, [pc, #84]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a42:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = uid[3];
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	78da      	ldrb	r2, [r3, #3]
 8004a48:	4b13      	ldr	r3, [pc, #76]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a4a:	721a      	strb	r2, [r3, #8]
	tx_buffer[9] = uid[4];
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	791a      	ldrb	r2, [r3, #4]
 8004a50:	4b11      	ldr	r3, [pc, #68]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a52:	725a      	strb	r2, [r3, #9]
	tx_buffer[10] = uid[5];
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	795a      	ldrb	r2, [r3, #5]
 8004a58:	4b0f      	ldr	r3, [pc, #60]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a5a:	729a      	strb	r2, [r3, #10]
	tx_buffer[11] = uid[6];
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	799a      	ldrb	r2, [r3, #6]
 8004a60:	4b0d      	ldr	r3, [pc, #52]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a62:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = uid[7];
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	79da      	ldrb	r2, [r3, #7]
 8004a68:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <st25r95_15693_quiet+0x94>)
 8004a6a:	731a      	strb	r2, [r3, #12]
	tx_len = 13;
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <st25r95_15693_quiet+0x98>)
 8004a6e:	220d      	movs	r2, #13
 8004a70:	601a      	str	r2, [r3, #0]

	handler->nss(1);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	2001      	movs	r0, #1
 8004a78:	4798      	blx	r3
	st25r95_spi_tx(handler);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff fb7a 	bl	8004174 <st25r95_spi_tx>
	handler->nss(0);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	2000      	movs	r0, #0
 8004a86:	4798      	blx	r3

	uint8_t *res = st25r95_response(handler);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7ff fc07 	bl	800429c <st25r95_response>
 8004a8e:	60f8      	str	r0, [r7, #12]
}
 8004a90:	bf00      	nop
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	20000910 	.word	0x20000910
 8004a9c:	20000a10 	.word	0x20000a10

08004aa0 <st25r95_15693_anticolSetup>:

	uint8_t *res = st25r95_response(handler);
}

void st25r95_15693_anticolSetup(st25r95_handle *handler)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
	// for each bag TODO
	for (int i = 0; i < 1; i++)
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	60fb      	str	r3, [r7, #12]
 8004aac:	e02d      	b.n	8004b0a <st25r95_15693_anticolSetup+0x6a>
	{
		// for each tag (on the bag)
		for (int j = 0; j < NUM_TAGS_PER_BAG; j++)
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60bb      	str	r3, [r7, #8]
 8004ab2:	e024      	b.n	8004afe <st25r95_15693_anticolSetup+0x5e>
		{
			// select and sleep the current tag
			vTaskDelay(1);
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	f007 fdbf 	bl	800c638 <vTaskDelay>
			st25r95_15693_select(handler, BagInfo[i].uid + j);
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	4613      	mov	r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4413      	add	r3, r2
 8004ac2:	00db      	lsls	r3, r3, #3
 8004ac4:	4a15      	ldr	r2, [pc, #84]	; (8004b1c <st25r95_15693_anticolSetup+0x7c>)
 8004ac6:	441a      	add	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4413      	add	r3, r2
 8004ace:	4619      	mov	r1, r3
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f7ff ff49 	bl	8004968 <st25r95_15693_select>

			vTaskDelay(1);
 8004ad6:	2001      	movs	r0, #1
 8004ad8:	f007 fdae 	bl	800c638 <vTaskDelay>
			st25r95_15693_quiet(handler, BagInfo[i].uid + j);
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4413      	add	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4a0d      	ldr	r2, [pc, #52]	; (8004b1c <st25r95_15693_anticolSetup+0x7c>)
 8004ae8:	441a      	add	r2, r3
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	4413      	add	r3, r2
 8004af0:	4619      	mov	r1, r3
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff ff86 	bl	8004a04 <st25r95_15693_quiet>
		for (int j = 0; j < NUM_TAGS_PER_BAG; j++)
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	3301      	adds	r3, #1
 8004afc:	60bb      	str	r3, [r7, #8]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b03      	cmp	r3, #3
 8004b02:	ddd7      	ble.n	8004ab4 <st25r95_15693_anticolSetup+0x14>
	for (int i = 0; i < 1; i++)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	3301      	adds	r3, #1
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	ddce      	ble.n	8004aae <st25r95_15693_anticolSetup+0xe>
		}
	}
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	20000020 	.word	0x20000020

08004b20 <st25r95_15693_anticolSim>:

void st25r95_15693_anticolSim(st25r95_handle *handler)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	// for each bag TODO
	for (int i = 0; i < 1; i++)
 8004b28:	2300      	movs	r3, #0
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	e03e      	b.n	8004bac <st25r95_15693_anticolSim+0x8c>
	{
		// for each tag (on the bag)
		for (int j = 0; j < NUM_TAGS_PER_BAG; j++)
 8004b2e:	2300      	movs	r3, #0
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	e035      	b.n	8004ba0 <st25r95_15693_anticolSim+0x80>
		{
			// select current tag
			// try to inventory (detect) it
			//		if detected, record UID
			// quiet tag
			vTaskDelay(1);
 8004b34:	2001      	movs	r0, #1
 8004b36:	f007 fd7f 	bl	800c638 <vTaskDelay>
			st25r95_15693_select(handler, BagInfo[i].uid + j);
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	4413      	add	r3, r2
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	4a1d      	ldr	r2, [pc, #116]	; (8004bbc <st25r95_15693_anticolSim+0x9c>)
 8004b46:	441a      	add	r2, r3
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	4413      	add	r3, r2
 8004b4e:	4619      	mov	r1, r3
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ff09 	bl	8004968 <st25r95_15693_select>
			vTaskDelay(1);
 8004b56:	2001      	movs	r0, #1
 8004b58:	f007 fd6e 	bl	800c638 <vTaskDelay>
			if (st25r95_15693_inventory1(handler))
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f7ff feb9 	bl	80048d4 <st25r95_15693_inventory1>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d007      	beq.n	8004b78 <st25r95_15693_anticolSim+0x58>
			{
				// record UID in handler
		        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 8004b68:	2201      	movs	r2, #1
 8004b6a:	2110      	movs	r1, #16
 8004b6c:	4814      	ldr	r0, [pc, #80]	; (8004bc0 <st25r95_15693_anticolSim+0xa0>)
 8004b6e:	f002 fc47 	bl	8007400 <HAL_GPIO_WritePin>
		        BeanBag_findIDinArray(handler);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7ff fa6c 	bl	8004050 <BeanBag_findIDinArray>
			}

			vTaskDelay(1);
 8004b78:	2001      	movs	r0, #1
 8004b7a:	f007 fd5d 	bl	800c638 <vTaskDelay>
			st25r95_15693_quiet(handler, BagInfo[i].uid + j);
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	4613      	mov	r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	4a0c      	ldr	r2, [pc, #48]	; (8004bbc <st25r95_15693_anticolSim+0x9c>)
 8004b8a:	441a      	add	r2, r3
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	4413      	add	r3, r2
 8004b92:	4619      	mov	r1, r3
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7ff ff35 	bl	8004a04 <st25r95_15693_quiet>
		for (int j = 0; j < NUM_TAGS_PER_BAG; j++)
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b03      	cmp	r3, #3
 8004ba4:	ddc6      	ble.n	8004b34 <st25r95_15693_anticolSim+0x14>
	for (int i = 0; i < 1; i++)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	60fb      	str	r3, [r7, #12]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	ddbd      	ble.n	8004b2e <st25r95_15693_anticolSim+0xe>
		}
	}
}
 8004bb2:	bf00      	nop
 8004bb4:	bf00      	nop
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	20000020 	.word	0x20000020
 8004bc0:	48000400 	.word	0x48000400

08004bc4 <st25r95_idle>:



void st25r95_idle(st25r95_handle *handler) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8004bcc:	4b26      	ldr	r3, [pc, #152]	; (8004c68 <st25r95_idle+0xa4>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_IDLE;
 8004bd2:	4b25      	ldr	r3, [pc, #148]	; (8004c68 <st25r95_idle+0xa4>)
 8004bd4:	2207      	movs	r2, #7
 8004bd6:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x0E;
 8004bd8:	4b23      	ldr	r3, [pc, #140]	; (8004c68 <st25r95_idle+0xa4>)
 8004bda:	220e      	movs	r2, #14
 8004bdc:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0b00001011;
 8004bde:	4b22      	ldr	r3, [pc, #136]	; (8004c68 <st25r95_idle+0xa4>)
 8004be0:	220b      	movs	r2, #11
 8004be2:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = ST25_EC_TagDetection >> 8;
 8004be4:	4b20      	ldr	r3, [pc, #128]	; (8004c68 <st25r95_idle+0xa4>)
 8004be6:	2221      	movs	r2, #33	; 0x21
 8004be8:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = ST25_EC_TagDetection & 0xFF;
 8004bea:	4b1f      	ldr	r3, [pc, #124]	; (8004c68 <st25r95_idle+0xa4>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	715a      	strb	r2, [r3, #5]
  tx_buffer[6] = ST25_WU_CTRL_TagDetection >> 8;
 8004bf0:	4b1d      	ldr	r3, [pc, #116]	; (8004c68 <st25r95_idle+0xa4>)
 8004bf2:	2279      	movs	r2, #121	; 0x79
 8004bf4:	719a      	strb	r2, [r3, #6]
  tx_buffer[7] = ST25_WU_CTRL_TagDetection & 0xFF;
 8004bf6:	4b1c      	ldr	r3, [pc, #112]	; (8004c68 <st25r95_idle+0xa4>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	71da      	strb	r2, [r3, #7]
  tx_buffer[8] = ST25_LEAVE_CTRL_TagDetection >> 8;
 8004bfc:	4b1a      	ldr	r3, [pc, #104]	; (8004c68 <st25r95_idle+0xa4>)
 8004bfe:	2218      	movs	r2, #24
 8004c00:	721a      	strb	r2, [r3, #8]
  tx_buffer[9] = ST25_LEAVE_CTRL_TagDetection & 0xFF;
 8004c02:	4b19      	ldr	r3, [pc, #100]	; (8004c68 <st25r95_idle+0xa4>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	725a      	strb	r2, [r3, #9]
  tx_buffer[10] = 0x20;
 8004c08:	4b17      	ldr	r3, [pc, #92]	; (8004c68 <st25r95_idle+0xa4>)
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	729a      	strb	r2, [r3, #10]
  tx_buffer[11] = 0x60;
 8004c0e:	4b16      	ldr	r3, [pc, #88]	; (8004c68 <st25r95_idle+0xa4>)
 8004c10:	2260      	movs	r2, #96	; 0x60
 8004c12:	72da      	strb	r2, [r3, #11]
  tx_buffer[12] = 0x60;
 8004c14:	4b14      	ldr	r3, [pc, #80]	; (8004c68 <st25r95_idle+0xa4>)
 8004c16:	2260      	movs	r2, #96	; 0x60
 8004c18:	731a      	strb	r2, [r3, #12]
  tx_buffer[13] = handler->DACRef - 8;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	789b      	ldrb	r3, [r3, #2]
 8004c1e:	3b08      	subs	r3, #8
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	4b11      	ldr	r3, [pc, #68]	; (8004c68 <st25r95_idle+0xa4>)
 8004c24:	735a      	strb	r2, [r3, #13]
  tx_buffer[14] = handler->DACRef + 8;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	789b      	ldrb	r3, [r3, #2]
 8004c2a:	3308      	adds	r3, #8
 8004c2c:	b2da      	uxtb	r2, r3
 8004c2e:	4b0e      	ldr	r3, [pc, #56]	; (8004c68 <st25r95_idle+0xa4>)
 8004c30:	739a      	strb	r2, [r3, #14]
  tx_buffer[15] = 0x3F;
 8004c32:	4b0d      	ldr	r3, [pc, #52]	; (8004c68 <st25r95_idle+0xa4>)
 8004c34:	223f      	movs	r2, #63	; 0x3f
 8004c36:	73da      	strb	r2, [r3, #15]
  tx_buffer[16] = 0x01;
 8004c38:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <st25r95_idle+0xa4>)
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	741a      	strb	r2, [r3, #16]
  tx_len = 17;
 8004c3e:	4b0b      	ldr	r3, [pc, #44]	; (8004c6c <st25r95_idle+0xa8>)
 8004c40:	2211      	movs	r2, #17
 8004c42:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	2001      	movs	r0, #1
 8004c4a:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff fa91 	bl	8004174 <st25r95_spi_tx>
  handler->nss(0);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	2000      	movs	r0, #0
 8004c58:	4798      	blx	r3

  handler->state = ST25_STATE_IDLE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	701a      	strb	r2, [r3, #0]
}
 8004c60:	bf00      	nop
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	20000910 	.word	0x20000910
 8004c6c:	20000a10 	.word	0x20000a10

08004c70 <st25r95_calibrate>:

void st25r95_calibrate(st25r95_handle *handler) {
 8004c70:	b5b0      	push	{r4, r5, r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
    0x01,
  };

  static uint8_t *res;

  for (uint8_t i = 0; i < 9; i++) {
 8004c78:	2300      	movs	r3, #0
 8004c7a:	73fb      	strb	r3, [r7, #15]
 8004c7c:	e0bf      	b.n	8004dfe <st25r95_calibrate+0x18e>
    tx_len = 17;
 8004c7e:	4b66      	ldr	r3, [pc, #408]	; (8004e18 <st25r95_calibrate+0x1a8>)
 8004c80:	2211      	movs	r2, #17
 8004c82:	601a      	str	r2, [r3, #0]

    memcpy(tx_buffer, calibrate_data, sizeof(calibrate_data));
 8004c84:	4a65      	ldr	r2, [pc, #404]	; (8004e1c <st25r95_calibrate+0x1ac>)
 8004c86:	4b66      	ldr	r3, [pc, #408]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004c88:	4614      	mov	r4, r2
 8004c8a:	461d      	mov	r5, r3
 8004c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c90:	682b      	ldr	r3, [r5, #0]
 8004c92:	7023      	strb	r3, [r4, #0]
    handler->nss(1);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	2001      	movs	r0, #1
 8004c9a:	4798      	blx	r3
    st25r95_spi_tx(handler);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff fa69 	bl	8004174 <st25r95_spi_tx>
    handler->nss(0);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	4798      	blx	r3

    res = st25r95_response(handler);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7ff faf6 	bl	800429c <st25r95_response>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	4a5c      	ldr	r2, [pc, #368]	; (8004e24 <st25r95_calibrate+0x1b4>)
 8004cb4:	6013      	str	r3, [r2, #0]
    if (res[0] == 0x00 && res[1] == 0x01) {
 8004cb6:	4b5b      	ldr	r3, [pc, #364]	; (8004e24 <st25r95_calibrate+0x1b4>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f040 809a 	bne.w	8004df6 <st25r95_calibrate+0x186>
 8004cc2:	4b58      	ldr	r3, [pc, #352]	; (8004e24 <st25r95_calibrate+0x1b4>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	f040 8093 	bne.w	8004df6 <st25r95_calibrate+0x186>
      if (res[2] == 0x02) {
 8004cd0:	4b54      	ldr	r3, [pc, #336]	; (8004e24 <st25r95_calibrate+0x1b4>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	3302      	adds	r3, #2
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d13e      	bne.n	8004d5a <st25r95_calibrate+0xea>
        switch (i - 1) {
 8004cdc:	7bfb      	ldrb	r3, [r7, #15]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	2b07      	cmp	r3, #7
 8004ce2:	f200 8089 	bhi.w	8004df8 <st25r95_calibrate+0x188>
 8004ce6:	a201      	add	r2, pc, #4	; (adr r2, 8004cec <st25r95_calibrate+0x7c>)
 8004ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cec:	08004d0d 	.word	0x08004d0d
 8004cf0:	08004df9 	.word	0x08004df9
 8004cf4:	08004d15 	.word	0x08004d15
 8004cf8:	08004d23 	.word	0x08004d23
 8004cfc:	08004d31 	.word	0x08004d31
 8004d00:	08004d3f 	.word	0x08004d3f
 8004d04:	08004d4d 	.word	0x08004d4d
 8004d08:	08004df9 	.word	0x08004df9
          case 0:
            calibrate_data[14] = 0xFC;
 8004d0c:	4b44      	ldr	r3, [pc, #272]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d0e:	22fc      	movs	r2, #252	; 0xfc
 8004d10:	739a      	strb	r2, [r3, #14]
            break;
 8004d12:	e071      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 1:
            break;
          case 2:
            calibrate_data[14] += 0x40;
 8004d14:	4b42      	ldr	r3, [pc, #264]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d16:	7b9b      	ldrb	r3, [r3, #14]
 8004d18:	3340      	adds	r3, #64	; 0x40
 8004d1a:	b2da      	uxtb	r2, r3
 8004d1c:	4b40      	ldr	r3, [pc, #256]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d1e:	739a      	strb	r2, [r3, #14]
            break;
 8004d20:	e06a      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 3:
            calibrate_data[14] += 0x20;
 8004d22:	4b3f      	ldr	r3, [pc, #252]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d24:	7b9b      	ldrb	r3, [r3, #14]
 8004d26:	3320      	adds	r3, #32
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	4b3d      	ldr	r3, [pc, #244]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d2c:	739a      	strb	r2, [r3, #14]
            break;
 8004d2e:	e063      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 4:
            calibrate_data[14] += 0x10;
 8004d30:	4b3b      	ldr	r3, [pc, #236]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d32:	7b9b      	ldrb	r3, [r3, #14]
 8004d34:	3310      	adds	r3, #16
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	4b39      	ldr	r3, [pc, #228]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d3a:	739a      	strb	r2, [r3, #14]
            break;
 8004d3c:	e05c      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 5:
            calibrate_data[14] += 0x08;
 8004d3e:	4b38      	ldr	r3, [pc, #224]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d40:	7b9b      	ldrb	r3, [r3, #14]
 8004d42:	3308      	adds	r3, #8
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	4b36      	ldr	r3, [pc, #216]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d48:	739a      	strb	r2, [r3, #14]
            break;
 8004d4a:	e055      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 6:
            calibrate_data[14] += 0x04;
 8004d4c:	4b34      	ldr	r3, [pc, #208]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d4e:	7b9b      	ldrb	r3, [r3, #14]
 8004d50:	3304      	adds	r3, #4
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	4b32      	ldr	r3, [pc, #200]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d56:	739a      	strb	r2, [r3, #14]
            break;
 8004d58:	e04e      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 7:
            break;
        }
      } else if (res[2] == 0x01) {
 8004d5a:	4b32      	ldr	r3, [pc, #200]	; (8004e24 <st25r95_calibrate+0x1b4>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	3302      	adds	r3, #2
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d147      	bne.n	8004df6 <st25r95_calibrate+0x186>
        switch (i - 1) {
 8004d66:	7bfb      	ldrb	r3, [r7, #15]
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	2b07      	cmp	r3, #7
 8004d6c:	d844      	bhi.n	8004df8 <st25r95_calibrate+0x188>
 8004d6e:	a201      	add	r2, pc, #4	; (adr r2, 8004d74 <st25r95_calibrate+0x104>)
 8004d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d74:	08004df9 	.word	0x08004df9
 8004d78:	08004d95 	.word	0x08004d95
 8004d7c:	08004da3 	.word	0x08004da3
 8004d80:	08004db1 	.word	0x08004db1
 8004d84:	08004dbf 	.word	0x08004dbf
 8004d88:	08004dcd 	.word	0x08004dcd
 8004d8c:	08004ddb 	.word	0x08004ddb
 8004d90:	08004de9 	.word	0x08004de9
          case 0:
            break;
          case 1:
            calibrate_data[14] -= 0x80;
 8004d94:	4b22      	ldr	r3, [pc, #136]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d96:	7b9b      	ldrb	r3, [r3, #14]
 8004d98:	3b80      	subs	r3, #128	; 0x80
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	4b20      	ldr	r3, [pc, #128]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004d9e:	739a      	strb	r2, [r3, #14]
            break;
 8004da0:	e02a      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 2:
            calibrate_data[14] -= 0x40;
 8004da2:	4b1f      	ldr	r3, [pc, #124]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004da4:	7b9b      	ldrb	r3, [r3, #14]
 8004da6:	3b40      	subs	r3, #64	; 0x40
 8004da8:	b2da      	uxtb	r2, r3
 8004daa:	4b1d      	ldr	r3, [pc, #116]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dac:	739a      	strb	r2, [r3, #14]
            break;
 8004dae:	e023      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 3:
            calibrate_data[14] -= 0x20;
 8004db0:	4b1b      	ldr	r3, [pc, #108]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004db2:	7b9b      	ldrb	r3, [r3, #14]
 8004db4:	3b20      	subs	r3, #32
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	4b19      	ldr	r3, [pc, #100]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dba:	739a      	strb	r2, [r3, #14]
            break;
 8004dbc:	e01c      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 4:
            calibrate_data[14] -= 0x10;
 8004dbe:	4b18      	ldr	r3, [pc, #96]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dc0:	7b9b      	ldrb	r3, [r3, #14]
 8004dc2:	3b10      	subs	r3, #16
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	4b16      	ldr	r3, [pc, #88]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dc8:	739a      	strb	r2, [r3, #14]
            break;
 8004dca:	e015      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 5:
            calibrate_data[14] -= 0x08;
 8004dcc:	4b14      	ldr	r3, [pc, #80]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dce:	7b9b      	ldrb	r3, [r3, #14]
 8004dd0:	3b08      	subs	r3, #8
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	4b12      	ldr	r3, [pc, #72]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dd6:	739a      	strb	r2, [r3, #14]
            break;
 8004dd8:	e00e      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 6:
            calibrate_data[14] -= 0x04;
 8004dda:	4b11      	ldr	r3, [pc, #68]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004ddc:	7b9b      	ldrb	r3, [r3, #14]
 8004dde:	3b04      	subs	r3, #4
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	4b0f      	ldr	r3, [pc, #60]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004de4:	739a      	strb	r2, [r3, #14]
            break;
 8004de6:	e007      	b.n	8004df8 <st25r95_calibrate+0x188>
          case 7:
            calibrate_data[14] -= 0x04;
 8004de8:	4b0d      	ldr	r3, [pc, #52]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004dea:	7b9b      	ldrb	r3, [r3, #14]
 8004dec:	3b04      	subs	r3, #4
 8004dee:	b2da      	uxtb	r2, r3
 8004df0:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004df2:	739a      	strb	r2, [r3, #14]
            break;
 8004df4:	e000      	b.n	8004df8 <st25r95_calibrate+0x188>
        }
      }
 8004df6:	bf00      	nop
  for (uint8_t i = 0; i < 9; i++) {
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
 8004dfe:	7bfb      	ldrb	r3, [r7, #15]
 8004e00:	2b08      	cmp	r3, #8
 8004e02:	f67f af3c 	bls.w	8004c7e <st25r95_calibrate+0xe>
    }
  }

  handler->DACRef = calibrate_data[14];
 8004e06:	4b06      	ldr	r3, [pc, #24]	; (8004e20 <st25r95_calibrate+0x1b0>)
 8004e08:	7b9a      	ldrb	r2, [r3, #14]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	709a      	strb	r2, [r3, #2]
}
 8004e0e:	bf00      	nop
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bdb0      	pop	{r4, r5, r7, pc}
 8004e16:	bf00      	nop
 8004e18:	20000a10 	.word	0x20000a10
 8004e1c:	20000910 	.word	0x20000910
 8004e20:	20000160 	.word	0x20000160
 8004e24:	20000b14 	.word	0x20000b14

08004e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e2e:	4b11      	ldr	r3, [pc, #68]	; (8004e74 <HAL_MspInit+0x4c>)
 8004e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e32:	4a10      	ldr	r2, [pc, #64]	; (8004e74 <HAL_MspInit+0x4c>)
 8004e34:	f043 0301 	orr.w	r3, r3, #1
 8004e38:	6613      	str	r3, [r2, #96]	; 0x60
 8004e3a:	4b0e      	ldr	r3, [pc, #56]	; (8004e74 <HAL_MspInit+0x4c>)
 8004e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	607b      	str	r3, [r7, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e46:	4b0b      	ldr	r3, [pc, #44]	; (8004e74 <HAL_MspInit+0x4c>)
 8004e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4a:	4a0a      	ldr	r2, [pc, #40]	; (8004e74 <HAL_MspInit+0x4c>)
 8004e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e50:	6593      	str	r3, [r2, #88]	; 0x58
 8004e52:	4b08      	ldr	r3, [pc, #32]	; (8004e74 <HAL_MspInit+0x4c>)
 8004e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004e5e:	2200      	movs	r2, #0
 8004e60:	210f      	movs	r1, #15
 8004e62:	f06f 0001 	mvn.w	r0, #1
 8004e66:	f001 fe8c 	bl	8006b82 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40021000 	.word	0x40021000

08004e78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b09e      	sub	sp, #120	; 0x78
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e80:	f107 0310 	add.w	r3, r7, #16
 8004e84:	2268      	movs	r2, #104	; 0x68
 8004e86:	2100      	movs	r1, #0
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f009 faf1 	bl	800e470 <memset>
  if(hadc->Instance==ADC1)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a2e      	ldr	r2, [pc, #184]	; (8004f4c <HAL_ADC_MspInit+0xd4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d155      	bne.n	8004f44 <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004e98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e9c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8004e9e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004ea2:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004eac:	2308      	movs	r3, #8
 8004eae:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004eb0:	2307      	movs	r3, #7
 8004eb2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004eb8:	2302      	movs	r3, #2
 8004eba:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8004ebc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ec2:	f107 0310 	add.w	r3, r7, #16
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f003 f980 	bl	80081cc <HAL_RCCEx_PeriphCLKConfig>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 8004ed2:	f7fe ffdb 	bl	8003e8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004ed6:	4b1e      	ldr	r3, [pc, #120]	; (8004f50 <HAL_ADC_MspInit+0xd8>)
 8004ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eda:	4a1d      	ldr	r2, [pc, #116]	; (8004f50 <HAL_ADC_MspInit+0xd8>)
 8004edc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ee2:	4b1b      	ldr	r3, [pc, #108]	; (8004f50 <HAL_ADC_MspInit+0xd8>)
 8004ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004eea:	60fb      	str	r3, [r7, #12]
 8004eec:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004eee:	4b19      	ldr	r3, [pc, #100]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004ef0:	4a19      	ldr	r2, [pc, #100]	; (8004f58 <HAL_ADC_MspInit+0xe0>)
 8004ef2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004ef4:	4b17      	ldr	r3, [pc, #92]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004efa:	4b16      	ldr	r3, [pc, #88]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f00:	4b14      	ldr	r3, [pc, #80]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004f06:	4b13      	ldr	r3, [pc, #76]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f08:	2280      	movs	r2, #128	; 0x80
 8004f0a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004f0c:	4b11      	ldr	r3, [pc, #68]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f12:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004f14:	4b0f      	ldr	r3, [pc, #60]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f1a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004f1c:	4b0d      	ldr	r3, [pc, #52]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f1e:	2220      	movs	r2, #32
 8004f20:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004f22:	4b0c      	ldr	r3, [pc, #48]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004f28:	480a      	ldr	r0, [pc, #40]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f2a:	f001 fe61 	bl	8006bf0 <HAL_DMA_Init>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8004f34:	f7fe ffaa 	bl	8003e8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a06      	ldr	r2, [pc, #24]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f3c:	651a      	str	r2, [r3, #80]	; 0x50
 8004f3e:	4a05      	ldr	r2, [pc, #20]	; (8004f54 <HAL_ADC_MspInit+0xdc>)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004f44:	bf00      	nop
 8004f46:	3778      	adds	r7, #120	; 0x78
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	50040000 	.word	0x50040000
 8004f50:	40021000 	.word	0x40021000
 8004f54:	200003e4 	.word	0x200003e4
 8004f58:	40020008 	.word	0x40020008

08004f5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b08a      	sub	sp, #40	; 0x28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f64:	f107 0314 	add.w	r3, r7, #20
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	605a      	str	r2, [r3, #4]
 8004f6e:	609a      	str	r2, [r3, #8]
 8004f70:	60da      	str	r2, [r3, #12]
 8004f72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a17      	ldr	r2, [pc, #92]	; (8004fd8 <HAL_SPI_MspInit+0x7c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d128      	bne.n	8004fd0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004f7e:	4b17      	ldr	r3, [pc, #92]	; (8004fdc <HAL_SPI_MspInit+0x80>)
 8004f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f82:	4a16      	ldr	r2, [pc, #88]	; (8004fdc <HAL_SPI_MspInit+0x80>)
 8004f84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f88:	6613      	str	r3, [r2, #96]	; 0x60
 8004f8a:	4b14      	ldr	r3, [pc, #80]	; (8004fdc <HAL_SPI_MspInit+0x80>)
 8004f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f92:	613b      	str	r3, [r7, #16]
 8004f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f96:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <HAL_SPI_MspInit+0x80>)
 8004f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f9a:	4a10      	ldr	r2, [pc, #64]	; (8004fdc <HAL_SPI_MspInit+0x80>)
 8004f9c:	f043 0301 	orr.w	r3, r3, #1
 8004fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004fa2:	4b0e      	ldr	r3, [pc, #56]	; (8004fdc <HAL_SPI_MspInit+0x80>)
 8004fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	60fb      	str	r3, [r7, #12]
 8004fac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8004fae:	23c2      	movs	r3, #194	; 0xc2
 8004fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004fbe:	2305      	movs	r3, #5
 8004fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fc2:	f107 0314 	add.w	r3, r7, #20
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fcc:	f002 f886 	bl	80070dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004fd0:	bf00      	nop
 8004fd2:	3728      	adds	r7, #40	; 0x28
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40013000 	.word	0x40013000
 8004fdc:	40021000 	.word	0x40021000

08004fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b0a6      	sub	sp, #152	; 0x98
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	605a      	str	r2, [r3, #4]
 8004ff2:	609a      	str	r2, [r3, #8]
 8004ff4:	60da      	str	r2, [r3, #12]
 8004ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ff8:	f107 031c 	add.w	r3, r7, #28
 8004ffc:	2268      	movs	r2, #104	; 0x68
 8004ffe:	2100      	movs	r1, #0
 8005000:	4618      	mov	r0, r3
 8005002:	f009 fa35 	bl	800e470 <memset>
  if(huart->Instance==USART1)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a71      	ldr	r2, [pc, #452]	; (80051d0 <HAL_UART_MspInit+0x1f0>)
 800500c:	4293      	cmp	r3, r2
 800500e:	f040 809a 	bne.w	8005146 <HAL_UART_MspInit+0x166>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005012:	2301      	movs	r3, #1
 8005014:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005016:	2300      	movs	r3, #0
 8005018:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800501a:	f107 031c 	add.w	r3, r7, #28
 800501e:	4618      	mov	r0, r3
 8005020:	f003 f8d4 	bl	80081cc <HAL_RCCEx_PeriphCLKConfig>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800502a:	f7fe ff2f 	bl	8003e8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800502e:	4b69      	ldr	r3, [pc, #420]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005032:	4a68      	ldr	r2, [pc, #416]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005034:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005038:	6613      	str	r3, [r2, #96]	; 0x60
 800503a:	4b66      	ldr	r3, [pc, #408]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 800503c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800503e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005042:	61bb      	str	r3, [r7, #24]
 8005044:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005046:	4b63      	ldr	r3, [pc, #396]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800504a:	4a62      	ldr	r2, [pc, #392]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 800504c:	f043 0301 	orr.w	r3, r3, #1
 8005050:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005052:	4b60      	ldr	r3, [pc, #384]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	617b      	str	r3, [r7, #20]
 800505c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 800505e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005062:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005066:	2302      	movs	r3, #2
 8005068:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800506c:	2300      	movs	r3, #0
 800506e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005072:	2303      	movs	r3, #3
 8005074:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005078:	2307      	movs	r3, #7
 800507a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800507e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005082:	4619      	mov	r1, r3
 8005084:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005088:	f002 f828 	bl	80070dc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800508c:	4b52      	ldr	r3, [pc, #328]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 800508e:	4a53      	ldr	r2, [pc, #332]	; (80051dc <HAL_UART_MspInit+0x1fc>)
 8005090:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8005092:	4b51      	ldr	r3, [pc, #324]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 8005094:	2202      	movs	r2, #2
 8005096:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005098:	4b4f      	ldr	r3, [pc, #316]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 800509a:	2200      	movs	r2, #0
 800509c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800509e:	4b4e      	ldr	r3, [pc, #312]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80050a4:	4b4c      	ldr	r3, [pc, #304]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050a6:	2280      	movs	r2, #128	; 0x80
 80050a8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050aa:	4b4b      	ldr	r3, [pc, #300]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050b0:	4b49      	ldr	r3, [pc, #292]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80050b6:	4b48      	ldr	r3, [pc, #288]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80050bc:	4b46      	ldr	r3, [pc, #280]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80050c4:	4844      	ldr	r0, [pc, #272]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050c6:	f001 fd93 	bl	8006bf0 <HAL_DMA_Init>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 80050d0:	f7fe fedc 	bl	8003e8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a40      	ldr	r2, [pc, #256]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050d8:	671a      	str	r2, [r3, #112]	; 0x70
 80050da:	4a3f      	ldr	r2, [pc, #252]	; (80051d8 <HAL_UART_MspInit+0x1f8>)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 80050e0:	4b3f      	ldr	r3, [pc, #252]	; (80051e0 <HAL_UART_MspInit+0x200>)
 80050e2:	4a40      	ldr	r2, [pc, #256]	; (80051e4 <HAL_UART_MspInit+0x204>)
 80050e4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80050e6:	4b3e      	ldr	r3, [pc, #248]	; (80051e0 <HAL_UART_MspInit+0x200>)
 80050e8:	2202      	movs	r2, #2
 80050ea:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050ec:	4b3c      	ldr	r3, [pc, #240]	; (80051e0 <HAL_UART_MspInit+0x200>)
 80050ee:	2210      	movs	r2, #16
 80050f0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050f2:	4b3b      	ldr	r3, [pc, #236]	; (80051e0 <HAL_UART_MspInit+0x200>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80050f8:	4b39      	ldr	r3, [pc, #228]	; (80051e0 <HAL_UART_MspInit+0x200>)
 80050fa:	2280      	movs	r2, #128	; 0x80
 80050fc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050fe:	4b38      	ldr	r3, [pc, #224]	; (80051e0 <HAL_UART_MspInit+0x200>)
 8005100:	2200      	movs	r2, #0
 8005102:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005104:	4b36      	ldr	r3, [pc, #216]	; (80051e0 <HAL_UART_MspInit+0x200>)
 8005106:	2200      	movs	r2, #0
 8005108:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800510a:	4b35      	ldr	r3, [pc, #212]	; (80051e0 <HAL_UART_MspInit+0x200>)
 800510c:	2200      	movs	r2, #0
 800510e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005110:	4b33      	ldr	r3, [pc, #204]	; (80051e0 <HAL_UART_MspInit+0x200>)
 8005112:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005116:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005118:	4831      	ldr	r0, [pc, #196]	; (80051e0 <HAL_UART_MspInit+0x200>)
 800511a:	f001 fd69 	bl	8006bf0 <HAL_DMA_Init>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <HAL_UART_MspInit+0x148>
    {
      Error_Handler();
 8005124:	f7fe feb2 	bl	8003e8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a2d      	ldr	r2, [pc, #180]	; (80051e0 <HAL_UART_MspInit+0x200>)
 800512c:	66da      	str	r2, [r3, #108]	; 0x6c
 800512e:	4a2c      	ldr	r2, [pc, #176]	; (80051e0 <HAL_UART_MspInit+0x200>)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8005134:	2200      	movs	r2, #0
 8005136:	2106      	movs	r1, #6
 8005138:	2025      	movs	r0, #37	; 0x25
 800513a:	f001 fd22 	bl	8006b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800513e:	2025      	movs	r0, #37	; 0x25
 8005140:	f001 fd3b 	bl	8006bba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005144:	e040      	b.n	80051c8 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a27      	ldr	r2, [pc, #156]	; (80051e8 <HAL_UART_MspInit+0x208>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d13b      	bne.n	80051c8 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005150:	2302      	movs	r3, #2
 8005152:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005154:	2300      	movs	r3, #0
 8005156:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005158:	f107 031c 	add.w	r3, r7, #28
 800515c:	4618      	mov	r0, r3
 800515e:	f003 f835 	bl	80081cc <HAL_RCCEx_PeriphCLKConfig>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8005168:	f7fe fe90 	bl	8003e8c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800516c:	4b19      	ldr	r3, [pc, #100]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 800516e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005170:	4a18      	ldr	r2, [pc, #96]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005172:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005176:	6593      	str	r3, [r2, #88]	; 0x58
 8005178:	4b16      	ldr	r3, [pc, #88]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 800517a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005180:	613b      	str	r3, [r7, #16]
 8005182:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005184:	4b13      	ldr	r3, [pc, #76]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005188:	4a12      	ldr	r2, [pc, #72]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 800518a:	f043 0301 	orr.w	r3, r3, #1
 800518e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005190:	4b10      	ldr	r3, [pc, #64]	; (80051d4 <HAL_UART_MspInit+0x1f4>)
 8005192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	60fb      	str	r3, [r7, #12]
 800519a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800519c:	230c      	movs	r3, #12
 800519e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a2:	2302      	movs	r3, #2
 80051a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051a8:	2300      	movs	r3, #0
 80051aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ae:	2303      	movs	r3, #3
 80051b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80051b4:	2307      	movs	r3, #7
 80051b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ba:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80051be:	4619      	mov	r1, r3
 80051c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051c4:	f001 ff8a 	bl	80070dc <HAL_GPIO_Init>
}
 80051c8:	bf00      	nop
 80051ca:	3798      	adds	r7, #152	; 0x98
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	40013800 	.word	0x40013800
 80051d4:	40021000 	.word	0x40021000
 80051d8:	200005f8 	.word	0x200005f8
 80051dc:	40020058 	.word	0x40020058
 80051e0:	20000640 	.word	0x20000640
 80051e4:	4002046c 	.word	0x4002046c
 80051e8:	40004400 	.word	0x40004400

080051ec <pop_registers_from_fault_stack>:
extern DMA_HandleTypeDef hdma_usart1_tx;
extern UART_HandleTypeDef huart1;
/* USER CODE BEGIN EV */

void pop_registers_from_fault_stack(unsigned int * hardfault_args)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b08b      	sub	sp, #44	; 0x2c
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
unsigned int stacked_r3;
unsigned int stacked_r12;
unsigned int stacked_lr;
unsigned int stacked_pc;
unsigned int stacked_psr;
    stacked_r0 = ((unsigned long) hardfault_args[0]);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	627b      	str	r3, [r7, #36]	; 0x24
    stacked_r1 = ((unsigned long) hardfault_args[1]);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	623b      	str	r3, [r7, #32]
    stacked_r2 = ((unsigned long) hardfault_args[2]);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	61fb      	str	r3, [r7, #28]
    stacked_r3 = ((unsigned long) hardfault_args[3]);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	61bb      	str	r3, [r7, #24]
    stacked_r12 = ((unsigned long) hardfault_args[4]);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	617b      	str	r3, [r7, #20]
    stacked_lr = ((unsigned long) hardfault_args[5]);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	613b      	str	r3, [r7, #16]
    stacked_pc = ((unsigned long) hardfault_args[6]);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	60fb      	str	r3, [r7, #12]
    stacked_psr = ((unsigned long) hardfault_args[7]);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	60bb      	str	r3, [r7, #8]
    /* Inspect stacked_pc to locate the offending instruction. */
    for( ;; );
 8005224:	e7fe      	b.n	8005224 <pop_registers_from_fault_stack+0x38>

08005226 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005226:	b480      	push	{r7}
 8005228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800522a:	e7fe      	b.n	800522a <NMI_Handler+0x4>

0800522c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	__asm volatile (
 8005230:	f01e 0f04 	tst.w	lr, #4
 8005234:	bf0c      	ite	eq
 8005236:	f3ef 8008 	mrseq	r0, MSP
 800523a:	f3ef 8009 	mrsne	r0, PSP
 800523e:	6981      	ldr	r1, [r0, #24]
 8005240:	4a01      	ldr	r2, [pc, #4]	; (8005248 <HardFault_Handler+0x1c>)
 8005242:	4710      	bx	r2
	    "ldr r2, =pop_registers_from_fault_stack\n\t"
	    "bx r2\n\t"
	    //handler2_address_const: .word
	        );
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005244:	e7fe      	b.n	8005244 <HardFault_Handler+0x18>
 8005246:	0000      	.short	0x0000
 8005248:	080051ed 	.word	0x080051ed

0800524c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005250:	e7fe      	b.n	8005250 <MemManage_Handler+0x4>

08005252 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005252:	b480      	push	{r7}
 8005254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005256:	e7fe      	b.n	8005256 <BusFault_Handler+0x4>

08005258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800525c:	e7fe      	b.n	800525c <UsageFault_Handler+0x4>

0800525e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800525e:	b480      	push	{r7}
 8005260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005262:	bf00      	nop
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005270:	f000 f99c 	bl	80055ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8005274:	f007 fe70 	bl	800cf58 <xTaskGetSchedulerState>
 8005278:	4603      	mov	r3, r0
 800527a:	2b01      	cmp	r3, #1
 800527c:	d001      	beq.n	8005282 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800527e:	f008 fd3b 	bl	800dcf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005282:	bf00      	nop
 8005284:	bd80      	pop	{r7, pc}
	...

08005288 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800528c:	4802      	ldr	r0, [pc, #8]	; (8005298 <DMA1_Channel1_IRQHandler+0x10>)
 800528e:	f001 fe46 	bl	8006f1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005292:	bf00      	nop
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	200003e4 	.word	0x200003e4

0800529c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80052a0:	4802      	ldr	r0, [pc, #8]	; (80052ac <DMA1_Channel5_IRQHandler+0x10>)
 80052a2:	f001 fe3c 	bl	8006f1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80052a6:	bf00      	nop
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	200005f8 	.word	0x200005f8

080052b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80052b4:	4802      	ldr	r0, [pc, #8]	; (80052c0 <USART1_IRQHandler+0x10>)
 80052b6:	f004 fb3b 	bl	8009930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80052ba:	bf00      	nop
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20000490 	.word	0x20000490

080052c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NIRQ_OUT_Pin);
 80052c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80052cc:	f002 f8ca 	bl	8007464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80052d0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80052d4:	f002 f8c6 	bl	8007464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80052d8:	bf00      	nop
 80052da:	bd80      	pop	{r7, pc}

080052dc <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80052e0:	4802      	ldr	r0, [pc, #8]	; (80052ec <DMA2_Channel6_IRQHandler+0x10>)
 80052e2:	f001 fe1c 	bl	8006f1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 80052e6:	bf00      	nop
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	20000640 	.word	0x20000640

080052f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0
  return 1;
 80052f4:	2301      	movs	r3, #1
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <_kill>:

int _kill(int pid, int sig)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800530a:	f008 ff6f 	bl	800e1ec <__errno>
 800530e:	4603      	mov	r3, r0
 8005310:	2216      	movs	r2, #22
 8005312:	601a      	str	r2, [r3, #0]
  return -1;
 8005314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005318:	4618      	mov	r0, r3
 800531a:	3708      	adds	r7, #8
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <_exit>:

void _exit (int status)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005328:	f04f 31ff 	mov.w	r1, #4294967295
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff ffe7 	bl	8005300 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005332:	e7fe      	b.n	8005332 <_exit+0x12>

08005334 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005340:	2300      	movs	r3, #0
 8005342:	617b      	str	r3, [r7, #20]
 8005344:	e00a      	b.n	800535c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005346:	f3af 8000 	nop.w
 800534a:	4601      	mov	r1, r0
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	60ba      	str	r2, [r7, #8]
 8005352:	b2ca      	uxtb	r2, r1
 8005354:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	3301      	adds	r3, #1
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	429a      	cmp	r2, r3
 8005362:	dbf0      	blt.n	8005346 <_read+0x12>
  }

  return len;
 8005364:	687b      	ldr	r3, [r7, #4]
}
 8005366:	4618      	mov	r0, r3
 8005368:	3718      	adds	r7, #24
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b086      	sub	sp, #24
 8005372:	af00      	add	r7, sp, #0
 8005374:	60f8      	str	r0, [r7, #12]
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800537a:	2300      	movs	r3, #0
 800537c:	617b      	str	r3, [r7, #20]
 800537e:	e009      	b.n	8005394 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	60ba      	str	r2, [r7, #8]
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	4618      	mov	r0, r3
 800538a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	3301      	adds	r3, #1
 8005392:	617b      	str	r3, [r7, #20]
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	429a      	cmp	r2, r3
 800539a:	dbf1      	blt.n	8005380 <_write+0x12>
  }
  return len;
 800539c:	687b      	ldr	r3, [r7, #4]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <_close>:

int _close(int file)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b083      	sub	sp, #12
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80053ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
 80053c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80053ce:	605a      	str	r2, [r3, #4]
  return 0;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <_isatty>:

int _isatty(int file)
{
 80053de:	b480      	push	{r7}
 80053e0:	b083      	sub	sp, #12
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80053e6:	2301      	movs	r3, #1
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
	...

08005410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005418:	4a14      	ldr	r2, [pc, #80]	; (800546c <_sbrk+0x5c>)
 800541a:	4b15      	ldr	r3, [pc, #84]	; (8005470 <_sbrk+0x60>)
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005424:	4b13      	ldr	r3, [pc, #76]	; (8005474 <_sbrk+0x64>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d102      	bne.n	8005432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800542c:	4b11      	ldr	r3, [pc, #68]	; (8005474 <_sbrk+0x64>)
 800542e:	4a12      	ldr	r2, [pc, #72]	; (8005478 <_sbrk+0x68>)
 8005430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005432:	4b10      	ldr	r3, [pc, #64]	; (8005474 <_sbrk+0x64>)
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4413      	add	r3, r2
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	429a      	cmp	r2, r3
 800543e:	d207      	bcs.n	8005450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005440:	f008 fed4 	bl	800e1ec <__errno>
 8005444:	4603      	mov	r3, r0
 8005446:	220c      	movs	r2, #12
 8005448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800544a:	f04f 33ff 	mov.w	r3, #4294967295
 800544e:	e009      	b.n	8005464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005450:	4b08      	ldr	r3, [pc, #32]	; (8005474 <_sbrk+0x64>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005456:	4b07      	ldr	r3, [pc, #28]	; (8005474 <_sbrk+0x64>)
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4413      	add	r3, r2
 800545e:	4a05      	ldr	r2, [pc, #20]	; (8005474 <_sbrk+0x64>)
 8005460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005462:	68fb      	ldr	r3, [r7, #12]
}
 8005464:	4618      	mov	r0, r3
 8005466:	3718      	adds	r7, #24
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	20028000 	.word	0x20028000
 8005470:	00000400 	.word	0x00000400
 8005474:	20000b18 	.word	0x20000b18
 8005478:	20002cc8 	.word	0x20002cc8

0800547c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005480:	4b06      	ldr	r3, [pc, #24]	; (800549c <SystemInit+0x20>)
 8005482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005486:	4a05      	ldr	r2, [pc, #20]	; (800549c <SystemInit+0x20>)
 8005488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800548c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8005490:	bf00      	nop
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	e000ed00 	.word	0xe000ed00

080054a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80054a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80054d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80054a4:	f7ff ffea 	bl	800547c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054a8:	480c      	ldr	r0, [pc, #48]	; (80054dc <LoopForever+0x6>)
  ldr r1, =_edata
 80054aa:	490d      	ldr	r1, [pc, #52]	; (80054e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80054ac:	4a0d      	ldr	r2, [pc, #52]	; (80054e4 <LoopForever+0xe>)
  movs r3, #0
 80054ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054b0:	e002      	b.n	80054b8 <LoopCopyDataInit>

080054b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054b6:	3304      	adds	r3, #4

080054b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054bc:	d3f9      	bcc.n	80054b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054be:	4a0a      	ldr	r2, [pc, #40]	; (80054e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80054c0:	4c0a      	ldr	r4, [pc, #40]	; (80054ec <LoopForever+0x16>)
  movs r3, #0
 80054c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054c4:	e001      	b.n	80054ca <LoopFillZerobss>

080054c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054c8:	3204      	adds	r2, #4

080054ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054cc:	d3fb      	bcc.n	80054c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80054ce:	f008 ff89 	bl	800e3e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80054d2:	f7fe f897 	bl	8003604 <main>

080054d6 <LoopForever>:

LoopForever:
    b LoopForever
 80054d6:	e7fe      	b.n	80054d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80054d8:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 80054dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80054e0:	20000358 	.word	0x20000358
  ldr r2, =_sidata
 80054e4:	080124b0 	.word	0x080124b0
  ldr r2, =_sbss
 80054e8:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 80054ec:	20002cc8 	.word	0x20002cc8

080054f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80054f0:	e7fe      	b.n	80054f0 <ADC1_IRQHandler>
	...

080054f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054fe:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <HAL_Init+0x3c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a0b      	ldr	r2, [pc, #44]	; (8005530 <HAL_Init+0x3c>)
 8005504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005508:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800550a:	2003      	movs	r0, #3
 800550c:	f001 fb2e 	bl	8006b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005510:	200f      	movs	r0, #15
 8005512:	f000 f80f 	bl	8005534 <HAL_InitTick>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	71fb      	strb	r3, [r7, #7]
 8005520:	e001      	b.n	8005526 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005522:	f7ff fc81 	bl	8004e28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005526:	79fb      	ldrb	r3, [r7, #7]
}
 8005528:	4618      	mov	r0, r3
 800552a:	3708      	adds	r7, #8
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	40022000 	.word	0x40022000

08005534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800553c:	2300      	movs	r3, #0
 800553e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005540:	4b17      	ldr	r3, [pc, #92]	; (80055a0 <HAL_InitTick+0x6c>)
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d023      	beq.n	8005590 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005548:	4b16      	ldr	r3, [pc, #88]	; (80055a4 <HAL_InitTick+0x70>)
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	4b14      	ldr	r3, [pc, #80]	; (80055a0 <HAL_InitTick+0x6c>)
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	4619      	mov	r1, r3
 8005552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005556:	fbb3 f3f1 	udiv	r3, r3, r1
 800555a:	fbb2 f3f3 	udiv	r3, r2, r3
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fb39 	bl	8006bd6 <HAL_SYSTICK_Config>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10f      	bne.n	800558a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b0f      	cmp	r3, #15
 800556e:	d809      	bhi.n	8005584 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005570:	2200      	movs	r2, #0
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	f04f 30ff 	mov.w	r0, #4294967295
 8005578:	f001 fb03 	bl	8006b82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800557c:	4a0a      	ldr	r2, [pc, #40]	; (80055a8 <HAL_InitTick+0x74>)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6013      	str	r3, [r2, #0]
 8005582:	e007      	b.n	8005594 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	73fb      	strb	r3, [r7, #15]
 8005588:	e004      	b.n	8005594 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	73fb      	strb	r3, [r7, #15]
 800558e:	e001      	b.n	8005594 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005594:	7bfb      	ldrb	r3, [r7, #15]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	2000017c 	.word	0x2000017c
 80055a4:	20000174 	.word	0x20000174
 80055a8:	20000178 	.word	0x20000178

080055ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80055b0:	4b06      	ldr	r3, [pc, #24]	; (80055cc <HAL_IncTick+0x20>)
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	4b06      	ldr	r3, [pc, #24]	; (80055d0 <HAL_IncTick+0x24>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4413      	add	r3, r2
 80055bc:	4a04      	ldr	r2, [pc, #16]	; (80055d0 <HAL_IncTick+0x24>)
 80055be:	6013      	str	r3, [r2, #0]
}
 80055c0:	bf00      	nop
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	2000017c 	.word	0x2000017c
 80055d0:	20000b1c 	.word	0x20000b1c

080055d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  return uwTick;
 80055d8:	4b03      	ldr	r3, [pc, #12]	; (80055e8 <HAL_GetTick+0x14>)
 80055da:	681b      	ldr	r3, [r3, #0]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	20000b1c 	.word	0x20000b1c

080055ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	431a      	orrs	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	609a      	str	r2, [r3, #8]
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
 800561a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	431a      	orrs	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	609a      	str	r2, [r3, #8]
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	3360      	adds	r3, #96	; 0x60
 8005666:	461a      	mov	r2, r3
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	4b08      	ldr	r3, [pc, #32]	; (8005698 <LL_ADC_SetOffset+0x44>)
 8005676:	4013      	ands	r3, r2
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	430a      	orrs	r2, r1
 8005682:	4313      	orrs	r3, r2
 8005684:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800568c:	bf00      	nop
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	03fff000 	.word	0x03fff000

0800569c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	3360      	adds	r3, #96	; 0x60
 80056aa:	461a      	mov	r2, r3
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	3360      	adds	r3, #96	; 0x60
 80056d8:	461a      	mov	r2, r3
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	4413      	add	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	431a      	orrs	r2, r3
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80056f2:	bf00      	nop
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80056fe:	b480      	push	{r7}
 8005700:	b083      	sub	sp, #12
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	615a      	str	r2, [r3, #20]
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005738:	2301      	movs	r3, #1
 800573a:	e000      	b.n	800573e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800574a:	b480      	push	{r7}
 800574c:	b087      	sub	sp, #28
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	60b9      	str	r1, [r7, #8]
 8005754:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	3330      	adds	r3, #48	; 0x30
 800575a:	461a      	mov	r2, r3
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	0a1b      	lsrs	r3, r3, #8
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	f003 030c 	and.w	r3, r3, #12
 8005766:	4413      	add	r3, r2
 8005768:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	f003 031f 	and.w	r3, r3, #31
 8005774:	211f      	movs	r1, #31
 8005776:	fa01 f303 	lsl.w	r3, r1, r3
 800577a:	43db      	mvns	r3, r3
 800577c:	401a      	ands	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	0e9b      	lsrs	r3, r3, #26
 8005782:	f003 011f 	and.w	r1, r3, #31
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	f003 031f 	and.w	r3, r3, #31
 800578c:	fa01 f303 	lsl.w	r3, r1, r3
 8005790:	431a      	orrs	r2, r3
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005796:	bf00      	nop
 8005798:	371c      	adds	r7, #28
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80057a2:	b480      	push	{r7}
 80057a4:	b087      	sub	sp, #28
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	60f8      	str	r0, [r7, #12]
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3314      	adds	r3, #20
 80057b2:	461a      	mov	r2, r3
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	0e5b      	lsrs	r3, r3, #25
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	f003 0304 	and.w	r3, r3, #4
 80057be:	4413      	add	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	0d1b      	lsrs	r3, r3, #20
 80057ca:	f003 031f 	and.w	r3, r3, #31
 80057ce:	2107      	movs	r1, #7
 80057d0:	fa01 f303 	lsl.w	r3, r1, r3
 80057d4:	43db      	mvns	r3, r3
 80057d6:	401a      	ands	r2, r3
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	0d1b      	lsrs	r3, r3, #20
 80057dc:	f003 031f 	and.w	r3, r3, #31
 80057e0:	6879      	ldr	r1, [r7, #4]
 80057e2:	fa01 f303 	lsl.w	r3, r1, r3
 80057e6:	431a      	orrs	r2, r3
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80057ec:	bf00      	nop
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005810:	43db      	mvns	r3, r3
 8005812:	401a      	ands	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f003 0318 	and.w	r3, r3, #24
 800581a:	4908      	ldr	r1, [pc, #32]	; (800583c <LL_ADC_SetChannelSingleDiff+0x44>)
 800581c:	40d9      	lsrs	r1, r3
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	400b      	ands	r3, r1
 8005822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005826:	431a      	orrs	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800582e:	bf00      	nop
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	0007ffff 	.word	0x0007ffff

08005840 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005850:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6093      	str	r3, [r2, #8]
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005874:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005878:	d101      	bne.n	800587e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800587a:	2301      	movs	r3, #1
 800587c:	e000      	b.n	8005880 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800589c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80058a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80058a8:	bf00      	nop
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058c8:	d101      	bne.n	80058ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80058ca:	2301      	movs	r3, #1
 80058cc:	e000      	b.n	80058d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80058ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80058f0:	f043 0201 	orr.w	r2, r3, #1
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005914:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005918:	f043 0202 	orr.w	r2, r3, #2
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b01      	cmp	r3, #1
 800593e:	d101      	bne.n	8005944 <LL_ADC_IsEnabled+0x18>
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <LL_ADC_IsEnabled+0x1a>
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	370c      	adds	r7, #12
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005952:	b480      	push	{r7}
 8005954:	b083      	sub	sp, #12
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b02      	cmp	r3, #2
 8005964:	d101      	bne.n	800596a <LL_ADC_IsDisableOngoing+0x18>
 8005966:	2301      	movs	r3, #1
 8005968:	e000      	b.n	800596c <LL_ADC_IsDisableOngoing+0x1a>
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005988:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800598c:	f043 0204 	orr.w	r2, r3, #4
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d101      	bne.n	80059b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80059b4:	2301      	movs	r3, #1
 80059b6:	e000      	b.n	80059ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d101      	bne.n	80059de <LL_ADC_INJ_IsConversionOngoing+0x18>
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b088      	sub	sp, #32
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80059f8:	2300      	movs	r3, #0
 80059fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e12f      	b.n	8005c66 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d109      	bne.n	8005a28 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff fa2f 	bl	8004e78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff ff19 	bl	8005864 <LL_ADC_IsDeepPowerDownEnabled>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d004      	beq.n	8005a42 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7ff feff 	bl	8005840 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff ff34 	bl	80058b4 <LL_ADC_IsInternalRegulatorEnabled>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d115      	bne.n	8005a7e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7ff ff18 	bl	800588c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a5c:	4b84      	ldr	r3, [pc, #528]	; (8005c70 <HAL_ADC_Init+0x284>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	099b      	lsrs	r3, r3, #6
 8005a62:	4a84      	ldr	r2, [pc, #528]	; (8005c74 <HAL_ADC_Init+0x288>)
 8005a64:	fba2 2303 	umull	r2, r3, r2, r3
 8005a68:	099b      	lsrs	r3, r3, #6
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a70:	e002      	b.n	8005a78 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	3b01      	subs	r3, #1
 8005a76:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1f9      	bne.n	8005a72 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff ff16 	bl	80058b4 <LL_ADC_IsInternalRegulatorEnabled>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10d      	bne.n	8005aaa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a92:	f043 0210 	orr.w	r2, r3, #16
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a9e:	f043 0201 	orr.w	r2, r3, #1
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7ff ff76 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005ab4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aba:	f003 0310 	and.w	r3, r3, #16
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f040 80c8 	bne.w	8005c54 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f040 80c4 	bne.w	8005c54 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ad0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005ad4:	f043 0202 	orr.w	r2, r3, #2
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f7ff ff23 	bl	800592c <LL_ADC_IsEnabled>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10b      	bne.n	8005b04 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005aec:	4862      	ldr	r0, [pc, #392]	; (8005c78 <HAL_ADC_Init+0x28c>)
 8005aee:	f7ff ff1d 	bl	800592c <LL_ADC_IsEnabled>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d105      	bne.n	8005b04 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	4619      	mov	r1, r3
 8005afe:	485f      	ldr	r0, [pc, #380]	; (8005c7c <HAL_ADC_Init+0x290>)
 8005b00:	f7ff fd74 	bl	80055ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	7e5b      	ldrb	r3, [r3, #25]
 8005b08:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b0e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005b14:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005b1a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b22:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b24:	4313      	orrs	r3, r2
 8005b26:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d106      	bne.n	8005b40 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	3b01      	subs	r3, #1
 8005b38:	045b      	lsls	r3, r3, #17
 8005b3a:	69ba      	ldr	r2, [r7, #24]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d009      	beq.n	8005b5c <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b54:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68da      	ldr	r2, [r3, #12]
 8005b62:	4b47      	ldr	r3, [pc, #284]	; (8005c80 <HAL_ADC_Init+0x294>)
 8005b64:	4013      	ands	r3, r2
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	6812      	ldr	r2, [r2, #0]
 8005b6a:	69b9      	ldr	r1, [r7, #24]
 8005b6c:	430b      	orrs	r3, r1
 8005b6e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7ff ff13 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005b7a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7ff ff20 	bl	80059c6 <LL_ADC_INJ_IsConversionOngoing>
 8005b86:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d140      	bne.n	8005c10 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d13d      	bne.n	8005c10 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	7e1b      	ldrb	r3, [r3, #24]
 8005b9c:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b9e:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ba6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bb6:	f023 0306 	bic.w	r3, r3, #6
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	6812      	ldr	r2, [r2, #0]
 8005bbe:	69b9      	ldr	r1, [r7, #24]
 8005bc0:	430b      	orrs	r3, r1
 8005bc2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d118      	bne.n	8005c00 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005bd8:	f023 0304 	bic.w	r3, r3, #4
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005be4:	4311      	orrs	r1, r2
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005bea:	4311      	orrs	r1, r2
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f042 0201 	orr.w	r2, r2, #1
 8005bfc:	611a      	str	r2, [r3, #16]
 8005bfe:	e007      	b.n	8005c10 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	691a      	ldr	r2, [r3, #16]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 0201 	bic.w	r2, r2, #1
 8005c0e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d10c      	bne.n	8005c32 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1e:	f023 010f 	bic.w	r1, r3, #15
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	1e5a      	subs	r2, r3, #1
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	631a      	str	r2, [r3, #48]	; 0x30
 8005c30:	e007      	b.n	8005c42 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 020f 	bic.w	r2, r2, #15
 8005c40:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c46:	f023 0303 	bic.w	r3, r3, #3
 8005c4a:	f043 0201 	orr.w	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	659a      	str	r2, [r3, #88]	; 0x58
 8005c52:	e007      	b.n	8005c64 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c58:	f043 0210 	orr.w	r2, r3, #16
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c64:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3720      	adds	r7, #32
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	20000174 	.word	0x20000174
 8005c74:	053e2d63 	.word	0x053e2d63
 8005c78:	50040000 	.word	0x50040000
 8005c7c:	50040300 	.word	0x50040300
 8005c80:	fff0c007 	.word	0xfff0c007

08005c84 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fe83 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d167      	bne.n	8005d70 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d101      	bne.n	8005cae <HAL_ADC_Start_DMA+0x2a>
 8005caa:	2302      	movs	r3, #2
 8005cac:	e063      	b.n	8005d76 <HAL_ADC_Start_DMA+0xf2>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f000 fc82 	bl	80065c0 <ADC_Enable>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d14f      	bne.n	8005d66 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cca:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005cce:	f023 0301 	bic.w	r3, r3, #1
 8005cd2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d006      	beq.n	8005cf4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cea:	f023 0206 	bic.w	r2, r3, #6
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	65da      	str	r2, [r3, #92]	; 0x5c
 8005cf2:	e002      	b.n	8005cfa <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cfe:	4a20      	ldr	r2, [pc, #128]	; (8005d80 <HAL_ADC_Start_DMA+0xfc>)
 8005d00:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d06:	4a1f      	ldr	r2, [pc, #124]	; (8005d84 <HAL_ADC_Start_DMA+0x100>)
 8005d08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0e:	4a1e      	ldr	r2, [pc, #120]	; (8005d88 <HAL_ADC_Start_DMA+0x104>)
 8005d10:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	221c      	movs	r2, #28
 8005d18:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685a      	ldr	r2, [r3, #4]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f042 0210 	orr.w	r2, r2, #16
 8005d30:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68da      	ldr	r2, [r3, #12]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f042 0201 	orr.w	r2, r2, #1
 8005d40:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3340      	adds	r3, #64	; 0x40
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f001 f805 	bl	8006d60 <HAL_DMA_Start_IT>
 8005d56:	4603      	mov	r3, r0
 8005d58:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7ff fe0a 	bl	8005978 <LL_ADC_REG_StartConversion>
 8005d64:	e006      	b.n	8005d74 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8005d6e:	e001      	b.n	8005d74 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005d70:	2302      	movs	r3, #2
 8005d72:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3718      	adds	r7, #24
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	0800678b 	.word	0x0800678b
 8005d84:	08006863 	.word	0x08006863
 8005d88:	0800687f 	.word	0x0800687f

08005d8c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b0b6      	sub	sp, #216	; 0xd8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d101      	bne.n	8005dea <HAL_ADC_ConfigChannel+0x22>
 8005de6:	2302      	movs	r3, #2
 8005de8:	e3d5      	b.n	8006596 <HAL_ADC_ConfigChannel+0x7ce>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7ff fdd2 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f040 83ba 	bne.w	8006578 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	2b05      	cmp	r3, #5
 8005e0a:	d824      	bhi.n	8005e56 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	3b02      	subs	r3, #2
 8005e12:	2b03      	cmp	r3, #3
 8005e14:	d81b      	bhi.n	8005e4e <HAL_ADC_ConfigChannel+0x86>
 8005e16:	a201      	add	r2, pc, #4	; (adr r2, 8005e1c <HAL_ADC_ConfigChannel+0x54>)
 8005e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e1c:	08005e2d 	.word	0x08005e2d
 8005e20:	08005e35 	.word	0x08005e35
 8005e24:	08005e3d 	.word	0x08005e3d
 8005e28:	08005e45 	.word	0x08005e45
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	220c      	movs	r2, #12
 8005e30:	605a      	str	r2, [r3, #4]
          break;
 8005e32:	e011      	b.n	8005e58 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2212      	movs	r2, #18
 8005e38:	605a      	str	r2, [r3, #4]
          break;
 8005e3a:	e00d      	b.n	8005e58 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2218      	movs	r2, #24
 8005e40:	605a      	str	r2, [r3, #4]
          break;
 8005e42:	e009      	b.n	8005e58 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e4a:	605a      	str	r2, [r3, #4]
          break;
 8005e4c:	e004      	b.n	8005e58 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2206      	movs	r2, #6
 8005e52:	605a      	str	r2, [r3, #4]
          break;
 8005e54:	e000      	b.n	8005e58 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8005e56:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6818      	ldr	r0, [r3, #0]
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	6859      	ldr	r1, [r3, #4]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	461a      	mov	r2, r3
 8005e66:	f7ff fc70 	bl	800574a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7ff fd96 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005e74:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7ff fda2 	bl	80059c6 <LL_ADC_INJ_IsConversionOngoing>
 8005e82:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e86:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f040 81c1 	bne.w	8006212 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f040 81bc 	bne.w	8006212 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ea2:	d10f      	bne.n	8005ec4 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6818      	ldr	r0, [r3, #0]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2200      	movs	r2, #0
 8005eae:	4619      	mov	r1, r3
 8005eb0:	f7ff fc77 	bl	80057a2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7ff fc1e 	bl	80056fe <LL_ADC_SetSamplingTimeCommonConfig>
 8005ec2:	e00e      	b.n	8005ee2 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6818      	ldr	r0, [r3, #0]
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	6819      	ldr	r1, [r3, #0]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	f7ff fc66 	bl	80057a2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2100      	movs	r1, #0
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7ff fc0e 	bl	80056fe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	08db      	lsrs	r3, r3, #3
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	2b04      	cmp	r3, #4
 8005f02:	d00a      	beq.n	8005f1a <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6818      	ldr	r0, [r3, #0]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	6919      	ldr	r1, [r3, #16]
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f14:	f7ff fb9e 	bl	8005654 <LL_ADC_SetOffset>
 8005f18:	e17b      	b.n	8006212 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2100      	movs	r1, #0
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7ff fbbb 	bl	800569c <LL_ADC_GetOffsetChannel>
 8005f26:	4603      	mov	r3, r0
 8005f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10a      	bne.n	8005f46 <HAL_ADC_ConfigChannel+0x17e>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2100      	movs	r1, #0
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff fbb0 	bl	800569c <LL_ADC_GetOffsetChannel>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	0e9b      	lsrs	r3, r3, #26
 8005f40:	f003 021f 	and.w	r2, r3, #31
 8005f44:	e01e      	b.n	8005f84 <HAL_ADC_ConfigChannel+0x1bc>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff fba5 	bl	800569c <LL_ADC_GetOffsetChannel>
 8005f52:	4603      	mov	r3, r0
 8005f54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f5c:	fa93 f3a3 	rbit	r3, r3
 8005f60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005f64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005f68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005f6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8005f74:	2320      	movs	r3, #32
 8005f76:	e004      	b.n	8005f82 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8005f78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005f7c:	fab3 f383 	clz	r3, r3
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d105      	bne.n	8005f9c <HAL_ADC_ConfigChannel+0x1d4>
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	0e9b      	lsrs	r3, r3, #26
 8005f96:	f003 031f 	and.w	r3, r3, #31
 8005f9a:	e018      	b.n	8005fce <HAL_ADC_ConfigChannel+0x206>
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005fa8:	fa93 f3a3 	rbit	r3, r3
 8005fac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005fb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8005fc0:	2320      	movs	r3, #32
 8005fc2:	e004      	b.n	8005fce <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8005fc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005fc8:	fab3 f383 	clz	r3, r3
 8005fcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d106      	bne.n	8005fe0 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	2100      	movs	r1, #0
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7ff fb74 	bl	80056c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7ff fb58 	bl	800569c <LL_ADC_GetOffsetChannel>
 8005fec:	4603      	mov	r3, r0
 8005fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10a      	bne.n	800600c <HAL_ADC_ConfigChannel+0x244>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2101      	movs	r1, #1
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7ff fb4d 	bl	800569c <LL_ADC_GetOffsetChannel>
 8006002:	4603      	mov	r3, r0
 8006004:	0e9b      	lsrs	r3, r3, #26
 8006006:	f003 021f 	and.w	r2, r3, #31
 800600a:	e01e      	b.n	800604a <HAL_ADC_ConfigChannel+0x282>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2101      	movs	r1, #1
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff fb42 	bl	800569c <LL_ADC_GetOffsetChannel>
 8006018:	4603      	mov	r3, r0
 800601a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800601e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006022:	fa93 f3a3 	rbit	r3, r3
 8006026:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800602a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800602e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006032:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800603a:	2320      	movs	r3, #32
 800603c:	e004      	b.n	8006048 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800603e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006042:	fab3 f383 	clz	r3, r3
 8006046:	b2db      	uxtb	r3, r3
 8006048:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006052:	2b00      	cmp	r3, #0
 8006054:	d105      	bne.n	8006062 <HAL_ADC_ConfigChannel+0x29a>
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	0e9b      	lsrs	r3, r3, #26
 800605c:	f003 031f 	and.w	r3, r3, #31
 8006060:	e018      	b.n	8006094 <HAL_ADC_ConfigChannel+0x2cc>
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800606a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800606e:	fa93 f3a3 	rbit	r3, r3
 8006072:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006076:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800607a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800607e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8006086:	2320      	movs	r3, #32
 8006088:	e004      	b.n	8006094 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800608a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800608e:	fab3 f383 	clz	r3, r3
 8006092:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006094:	429a      	cmp	r2, r3
 8006096:	d106      	bne.n	80060a6 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2200      	movs	r2, #0
 800609e:	2101      	movs	r1, #1
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7ff fb11 	bl	80056c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2102      	movs	r1, #2
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff faf5 	bl	800569c <LL_ADC_GetOffsetChannel>
 80060b2:	4603      	mov	r3, r0
 80060b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10a      	bne.n	80060d2 <HAL_ADC_ConfigChannel+0x30a>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2102      	movs	r1, #2
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff faea 	bl	800569c <LL_ADC_GetOffsetChannel>
 80060c8:	4603      	mov	r3, r0
 80060ca:	0e9b      	lsrs	r3, r3, #26
 80060cc:	f003 021f 	and.w	r2, r3, #31
 80060d0:	e01e      	b.n	8006110 <HAL_ADC_ConfigChannel+0x348>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2102      	movs	r1, #2
 80060d8:	4618      	mov	r0, r3
 80060da:	f7ff fadf 	bl	800569c <LL_ADC_GetOffsetChannel>
 80060de:	4603      	mov	r3, r0
 80060e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80060e8:	fa93 f3a3 	rbit	r3, r3
 80060ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80060f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80060f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80060f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8006100:	2320      	movs	r3, #32
 8006102:	e004      	b.n	800610e <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8006104:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006108:	fab3 f383 	clz	r3, r3
 800610c:	b2db      	uxtb	r3, r3
 800610e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006118:	2b00      	cmp	r3, #0
 800611a:	d105      	bne.n	8006128 <HAL_ADC_ConfigChannel+0x360>
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	0e9b      	lsrs	r3, r3, #26
 8006122:	f003 031f 	and.w	r3, r3, #31
 8006126:	e016      	b.n	8006156 <HAL_ADC_ConfigChannel+0x38e>
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006130:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006134:	fa93 f3a3 	rbit	r3, r3
 8006138:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800613a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800613c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006140:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8006148:	2320      	movs	r3, #32
 800614a:	e004      	b.n	8006156 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800614c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006150:	fab3 f383 	clz	r3, r3
 8006154:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006156:	429a      	cmp	r2, r3
 8006158:	d106      	bne.n	8006168 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2200      	movs	r2, #0
 8006160:	2102      	movs	r1, #2
 8006162:	4618      	mov	r0, r3
 8006164:	f7ff fab0 	bl	80056c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2103      	movs	r1, #3
 800616e:	4618      	mov	r0, r3
 8006170:	f7ff fa94 	bl	800569c <LL_ADC_GetOffsetChannel>
 8006174:	4603      	mov	r3, r0
 8006176:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10a      	bne.n	8006194 <HAL_ADC_ConfigChannel+0x3cc>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2103      	movs	r1, #3
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff fa89 	bl	800569c <LL_ADC_GetOffsetChannel>
 800618a:	4603      	mov	r3, r0
 800618c:	0e9b      	lsrs	r3, r3, #26
 800618e:	f003 021f 	and.w	r2, r3, #31
 8006192:	e017      	b.n	80061c4 <HAL_ADC_ConfigChannel+0x3fc>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2103      	movs	r1, #3
 800619a:	4618      	mov	r0, r3
 800619c:	f7ff fa7e 	bl	800569c <LL_ADC_GetOffsetChannel>
 80061a0:	4603      	mov	r3, r0
 80061a2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061a6:	fa93 f3a3 	rbit	r3, r3
 80061aa:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80061ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061ae:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80061b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80061b6:	2320      	movs	r3, #32
 80061b8:	e003      	b.n	80061c2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80061ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061bc:	fab3 f383 	clz	r3, r3
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d105      	bne.n	80061dc <HAL_ADC_ConfigChannel+0x414>
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	0e9b      	lsrs	r3, r3, #26
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	e011      	b.n	8006200 <HAL_ADC_ConfigChannel+0x438>
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061e4:	fa93 f3a3 	rbit	r3, r3
 80061e8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80061ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061ec:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80061ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d101      	bne.n	80061f8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80061f4:	2320      	movs	r3, #32
 80061f6:	e003      	b.n	8006200 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80061f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061fa:	fab3 f383 	clz	r3, r3
 80061fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006200:	429a      	cmp	r2, r3
 8006202:	d106      	bne.n	8006212 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2200      	movs	r2, #0
 800620a:	2103      	movs	r1, #3
 800620c:	4618      	mov	r0, r3
 800620e:	f7ff fa5b 	bl	80056c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f7ff fb88 	bl	800592c <LL_ADC_IsEnabled>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	f040 8140 	bne.w	80064a4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6818      	ldr	r0, [r3, #0]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	6819      	ldr	r1, [r3, #0]
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	461a      	mov	r2, r3
 8006232:	f7ff fae1 	bl	80057f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	4a8f      	ldr	r2, [pc, #572]	; (8006478 <HAL_ADC_ConfigChannel+0x6b0>)
 800623c:	4293      	cmp	r3, r2
 800623e:	f040 8131 	bne.w	80064a4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10b      	bne.n	800626a <HAL_ADC_ConfigChannel+0x4a2>
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	0e9b      	lsrs	r3, r3, #26
 8006258:	3301      	adds	r3, #1
 800625a:	f003 031f 	and.w	r3, r3, #31
 800625e:	2b09      	cmp	r3, #9
 8006260:	bf94      	ite	ls
 8006262:	2301      	movls	r3, #1
 8006264:	2300      	movhi	r3, #0
 8006266:	b2db      	uxtb	r3, r3
 8006268:	e019      	b.n	800629e <HAL_ADC_ConfigChannel+0x4d6>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006270:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006272:	fa93 f3a3 	rbit	r3, r3
 8006276:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006278:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800627a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800627c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8006282:	2320      	movs	r3, #32
 8006284:	e003      	b.n	800628e <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8006286:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006288:	fab3 f383 	clz	r3, r3
 800628c:	b2db      	uxtb	r3, r3
 800628e:	3301      	adds	r3, #1
 8006290:	f003 031f 	and.w	r3, r3, #31
 8006294:	2b09      	cmp	r3, #9
 8006296:	bf94      	ite	ls
 8006298:	2301      	movls	r3, #1
 800629a:	2300      	movhi	r3, #0
 800629c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d079      	beq.n	8006396 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d107      	bne.n	80062be <HAL_ADC_ConfigChannel+0x4f6>
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	0e9b      	lsrs	r3, r3, #26
 80062b4:	3301      	adds	r3, #1
 80062b6:	069b      	lsls	r3, r3, #26
 80062b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062bc:	e015      	b.n	80062ea <HAL_ADC_ConfigChannel+0x522>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062c6:	fa93 f3a3 	rbit	r3, r3
 80062ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80062cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80062d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80062d6:	2320      	movs	r3, #32
 80062d8:	e003      	b.n	80062e2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80062da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062dc:	fab3 f383 	clz	r3, r3
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	3301      	adds	r3, #1
 80062e4:	069b      	lsls	r3, r3, #26
 80062e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d109      	bne.n	800630a <HAL_ADC_ConfigChannel+0x542>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	0e9b      	lsrs	r3, r3, #26
 80062fc:	3301      	adds	r3, #1
 80062fe:	f003 031f 	and.w	r3, r3, #31
 8006302:	2101      	movs	r1, #1
 8006304:	fa01 f303 	lsl.w	r3, r1, r3
 8006308:	e017      	b.n	800633a <HAL_ADC_ConfigChannel+0x572>
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006312:	fa93 f3a3 	rbit	r3, r3
 8006316:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800631a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800631c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8006322:	2320      	movs	r3, #32
 8006324:	e003      	b.n	800632e <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8006326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006328:	fab3 f383 	clz	r3, r3
 800632c:	b2db      	uxtb	r3, r3
 800632e:	3301      	adds	r3, #1
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	2101      	movs	r1, #1
 8006336:	fa01 f303 	lsl.w	r3, r1, r3
 800633a:	ea42 0103 	orr.w	r1, r2, r3
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10a      	bne.n	8006360 <HAL_ADC_ConfigChannel+0x598>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	0e9b      	lsrs	r3, r3, #26
 8006350:	3301      	adds	r3, #1
 8006352:	f003 021f 	and.w	r2, r3, #31
 8006356:	4613      	mov	r3, r2
 8006358:	005b      	lsls	r3, r3, #1
 800635a:	4413      	add	r3, r2
 800635c:	051b      	lsls	r3, r3, #20
 800635e:	e018      	b.n	8006392 <HAL_ADC_ConfigChannel+0x5ca>
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006368:	fa93 f3a3 	rbit	r3, r3
 800636c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800636e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006370:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8006378:	2320      	movs	r3, #32
 800637a:	e003      	b.n	8006384 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 800637c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800637e:	fab3 f383 	clz	r3, r3
 8006382:	b2db      	uxtb	r3, r3
 8006384:	3301      	adds	r3, #1
 8006386:	f003 021f 	and.w	r2, r3, #31
 800638a:	4613      	mov	r3, r2
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	4413      	add	r3, r2
 8006390:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006392:	430b      	orrs	r3, r1
 8006394:	e081      	b.n	800649a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d107      	bne.n	80063b2 <HAL_ADC_ConfigChannel+0x5ea>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	0e9b      	lsrs	r3, r3, #26
 80063a8:	3301      	adds	r3, #1
 80063aa:	069b      	lsls	r3, r3, #26
 80063ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063b0:	e015      	b.n	80063de <HAL_ADC_ConfigChannel+0x616>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ba:	fa93 f3a3 	rbit	r3, r3
 80063be:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80063c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c2:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80063c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80063ca:	2320      	movs	r3, #32
 80063cc:	e003      	b.n	80063d6 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80063ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d0:	fab3 f383 	clz	r3, r3
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	3301      	adds	r3, #1
 80063d8:	069b      	lsls	r3, r3, #26
 80063da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d109      	bne.n	80063fe <HAL_ADC_ConfigChannel+0x636>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	0e9b      	lsrs	r3, r3, #26
 80063f0:	3301      	adds	r3, #1
 80063f2:	f003 031f 	and.w	r3, r3, #31
 80063f6:	2101      	movs	r1, #1
 80063f8:	fa01 f303 	lsl.w	r3, r1, r3
 80063fc:	e017      	b.n	800642e <HAL_ADC_ConfigChannel+0x666>
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	fa93 f3a3 	rbit	r3, r3
 800640a:	61fb      	str	r3, [r7, #28]
  return result;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	2b00      	cmp	r3, #0
 8006414:	d101      	bne.n	800641a <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8006416:	2320      	movs	r3, #32
 8006418:	e003      	b.n	8006422 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800641a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641c:	fab3 f383 	clz	r3, r3
 8006420:	b2db      	uxtb	r3, r3
 8006422:	3301      	adds	r3, #1
 8006424:	f003 031f 	and.w	r3, r3, #31
 8006428:	2101      	movs	r1, #1
 800642a:	fa01 f303 	lsl.w	r3, r1, r3
 800642e:	ea42 0103 	orr.w	r1, r2, r3
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10d      	bne.n	800645a <HAL_ADC_ConfigChannel+0x692>
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	0e9b      	lsrs	r3, r3, #26
 8006444:	3301      	adds	r3, #1
 8006446:	f003 021f 	and.w	r2, r3, #31
 800644a:	4613      	mov	r3, r2
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	4413      	add	r3, r2
 8006450:	3b1e      	subs	r3, #30
 8006452:	051b      	lsls	r3, r3, #20
 8006454:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006458:	e01e      	b.n	8006498 <HAL_ADC_ConfigChannel+0x6d0>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	fa93 f3a3 	rbit	r3, r3
 8006466:	613b      	str	r3, [r7, #16]
  return result;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d104      	bne.n	800647c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8006472:	2320      	movs	r3, #32
 8006474:	e006      	b.n	8006484 <HAL_ADC_ConfigChannel+0x6bc>
 8006476:	bf00      	nop
 8006478:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	fab3 f383 	clz	r3, r3
 8006482:	b2db      	uxtb	r3, r3
 8006484:	3301      	adds	r3, #1
 8006486:	f003 021f 	and.w	r2, r3, #31
 800648a:	4613      	mov	r3, r2
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	4413      	add	r3, r2
 8006490:	3b1e      	subs	r3, #30
 8006492:	051b      	lsls	r3, r3, #20
 8006494:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006498:	430b      	orrs	r3, r1
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	6892      	ldr	r2, [r2, #8]
 800649e:	4619      	mov	r1, r3
 80064a0:	f7ff f97f 	bl	80057a2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	4b3d      	ldr	r3, [pc, #244]	; (80065a0 <HAL_ADC_ConfigChannel+0x7d8>)
 80064aa:	4013      	ands	r3, r2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d06c      	beq.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064b0:	483c      	ldr	r0, [pc, #240]	; (80065a4 <HAL_ADC_ConfigChannel+0x7dc>)
 80064b2:	f7ff f8c1 	bl	8005638 <LL_ADC_GetCommonPathInternalCh>
 80064b6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a3a      	ldr	r2, [pc, #232]	; (80065a8 <HAL_ADC_ConfigChannel+0x7e0>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d127      	bne.n	8006514 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80064c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d121      	bne.n	8006514 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a35      	ldr	r2, [pc, #212]	; (80065ac <HAL_ADC_ConfigChannel+0x7e4>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d157      	bne.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80064e2:	4619      	mov	r1, r3
 80064e4:	482f      	ldr	r0, [pc, #188]	; (80065a4 <HAL_ADC_ConfigChannel+0x7dc>)
 80064e6:	f7ff f894 	bl	8005612 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80064ea:	4b31      	ldr	r3, [pc, #196]	; (80065b0 <HAL_ADC_ConfigChannel+0x7e8>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	099b      	lsrs	r3, r3, #6
 80064f0:	4a30      	ldr	r2, [pc, #192]	; (80065b4 <HAL_ADC_ConfigChannel+0x7ec>)
 80064f2:	fba2 2303 	umull	r2, r3, r2, r3
 80064f6:	099b      	lsrs	r3, r3, #6
 80064f8:	1c5a      	adds	r2, r3, #1
 80064fa:	4613      	mov	r3, r2
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	4413      	add	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006504:	e002      	b.n	800650c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3b01      	subs	r3, #1
 800650a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1f9      	bne.n	8006506 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006512:	e03a      	b.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a27      	ldr	r2, [pc, #156]	; (80065b8 <HAL_ADC_ConfigChannel+0x7f0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d113      	bne.n	8006546 <HAL_ADC_ConfigChannel+0x77e>
 800651e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006522:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10d      	bne.n	8006546 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a1f      	ldr	r2, [pc, #124]	; (80065ac <HAL_ADC_ConfigChannel+0x7e4>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d12a      	bne.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006534:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006538:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800653c:	4619      	mov	r1, r3
 800653e:	4819      	ldr	r0, [pc, #100]	; (80065a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8006540:	f7ff f867 	bl	8005612 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006544:	e021      	b.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a1c      	ldr	r2, [pc, #112]	; (80065bc <HAL_ADC_ConfigChannel+0x7f4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d11c      	bne.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006550:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006554:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006558:	2b00      	cmp	r3, #0
 800655a:	d116      	bne.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a12      	ldr	r2, [pc, #72]	; (80065ac <HAL_ADC_ConfigChannel+0x7e4>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d111      	bne.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006566:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800656a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800656e:	4619      	mov	r1, r3
 8006570:	480c      	ldr	r0, [pc, #48]	; (80065a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8006572:	f7ff f84e 	bl	8005612 <LL_ADC_SetCommonPathInternalCh>
 8006576:	e008      	b.n	800658a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800657c:	f043 0220 	orr.w	r2, r3, #32
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006592:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006596:	4618      	mov	r0, r3
 8006598:	37d8      	adds	r7, #216	; 0xd8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	80080000 	.word	0x80080000
 80065a4:	50040300 	.word	0x50040300
 80065a8:	c7520000 	.word	0xc7520000
 80065ac:	50040000 	.word	0x50040000
 80065b0:	20000174 	.word	0x20000174
 80065b4:	053e2d63 	.word	0x053e2d63
 80065b8:	cb840000 	.word	0xcb840000
 80065bc:	80000001 	.word	0x80000001

080065c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7ff f9ab 	bl	800592c <LL_ADC_IsEnabled>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d169      	bne.n	80066b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	4b36      	ldr	r3, [pc, #216]	; (80066bc <ADC_Enable+0xfc>)
 80065e4:	4013      	ands	r3, r2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00d      	beq.n	8006606 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ee:	f043 0210 	orr.w	r2, r3, #16
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065fa:	f043 0201 	orr.w	r2, r3, #1
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e055      	b.n	80066b2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4618      	mov	r0, r3
 800660c:	f7ff f966 	bl	80058dc <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006610:	482b      	ldr	r0, [pc, #172]	; (80066c0 <ADC_Enable+0x100>)
 8006612:	f7ff f811 	bl	8005638 <LL_ADC_GetCommonPathInternalCh>
 8006616:	4603      	mov	r3, r0
 8006618:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d013      	beq.n	8006648 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006620:	4b28      	ldr	r3, [pc, #160]	; (80066c4 <ADC_Enable+0x104>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	099b      	lsrs	r3, r3, #6
 8006626:	4a28      	ldr	r2, [pc, #160]	; (80066c8 <ADC_Enable+0x108>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	099b      	lsrs	r3, r3, #6
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	4613      	mov	r3, r2
 8006632:	005b      	lsls	r3, r3, #1
 8006634:	4413      	add	r3, r2
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800663a:	e002      	b.n	8006642 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	3b01      	subs	r3, #1
 8006640:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1f9      	bne.n	800663c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006648:	f7fe ffc4 	bl	80055d4 <HAL_GetTick>
 800664c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800664e:	e028      	b.n	80066a2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4618      	mov	r0, r3
 8006656:	f7ff f969 	bl	800592c <LL_ADC_IsEnabled>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d104      	bne.n	800666a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4618      	mov	r0, r3
 8006666:	f7ff f939 	bl	80058dc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800666a:	f7fe ffb3 	bl	80055d4 <HAL_GetTick>
 800666e:	4602      	mov	r2, r0
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	2b02      	cmp	r3, #2
 8006676:	d914      	bls.n	80066a2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b01      	cmp	r3, #1
 8006684:	d00d      	beq.n	80066a2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800668a:	f043 0210 	orr.w	r2, r3, #16
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006696:	f043 0201 	orr.w	r2, r3, #1
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e007      	b.n	80066b2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d1cf      	bne.n	8006650 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	8000003f 	.word	0x8000003f
 80066c0:	50040300 	.word	0x50040300
 80066c4:	20000174 	.word	0x20000174
 80066c8:	053e2d63 	.word	0x053e2d63

080066cc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff f93a 	bl	8005952 <LL_ADC_IsDisableOngoing>
 80066de:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7ff f921 	bl	800592c <LL_ADC_IsEnabled>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d047      	beq.n	8006780 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d144      	bne.n	8006780 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f003 030d 	and.w	r3, r3, #13
 8006700:	2b01      	cmp	r3, #1
 8006702:	d10c      	bne.n	800671e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4618      	mov	r0, r3
 800670a:	f7ff f8fb 	bl	8005904 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2203      	movs	r2, #3
 8006714:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006716:	f7fe ff5d 	bl	80055d4 <HAL_GetTick>
 800671a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800671c:	e029      	b.n	8006772 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006722:	f043 0210 	orr.w	r2, r3, #16
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800672e:	f043 0201 	orr.w	r2, r3, #1
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e023      	b.n	8006782 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800673a:	f7fe ff4b 	bl	80055d4 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	2b02      	cmp	r3, #2
 8006746:	d914      	bls.n	8006772 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f003 0301 	and.w	r3, r3, #1
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00d      	beq.n	8006772 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675a:	f043 0210 	orr.w	r2, r3, #16
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006766:	f043 0201 	orr.w	r2, r3, #1
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e007      	b.n	8006782 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d1dc      	bne.n	800673a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800678a:	b580      	push	{r7, lr}
 800678c:	b084      	sub	sp, #16
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006796:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800679c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d14b      	bne.n	800683c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0308 	and.w	r3, r3, #8
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d021      	beq.n	8006802 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7fe ffae 	bl	8005724 <LL_ADC_REG_IsTriggerSourceSWStart>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d032      	beq.n	8006834 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d12b      	bne.n	8006834 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d11f      	bne.n	8006834 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f8:	f043 0201 	orr.w	r2, r3, #1
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	659a      	str	r2, [r3, #88]	; 0x58
 8006800:	e018      	b.n	8006834 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d111      	bne.n	8006834 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006814:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006820:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d105      	bne.n	8006834 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800682c:	f043 0201 	orr.w	r2, r3, #1
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f7ff faa9 	bl	8005d8c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800683a:	e00e      	b.n	800685a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006840:	f003 0310 	and.w	r3, r3, #16
 8006844:	2b00      	cmp	r3, #0
 8006846:	d003      	beq.n	8006850 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f7ff fab3 	bl	8005db4 <HAL_ADC_ErrorCallback>
}
 800684e:	e004      	b.n	800685a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	4798      	blx	r3
}
 800685a:	bf00      	nop
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006862:	b580      	push	{r7, lr}
 8006864:	b084      	sub	sp, #16
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800686e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7ff fa95 	bl	8005da0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006876:	bf00      	nop
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b084      	sub	sp, #16
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800688a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006890:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800689c:	f043 0204 	orr.w	r2, r3, #4
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f7ff fa85 	bl	8005db4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068aa:	bf00      	nop
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <LL_ADC_StartCalibration>:
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
 80068ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80068c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80068c8:	683a      	ldr	r2, [r7, #0]
 80068ca:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80068ce:	4313      	orrs	r3, r2
 80068d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	609a      	str	r2, [r3, #8]
}
 80068d8:	bf00      	nop
 80068da:	370c      	adds	r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <LL_ADC_IsCalibrationOnGoing>:
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068f8:	d101      	bne.n	80068fe <LL_ADC_IsCalibrationOnGoing+0x1a>
 80068fa:	2301      	movs	r3, #1
 80068fc:	e000      	b.n	8006900 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006916:	2300      	movs	r3, #0
 8006918:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006920:	2b01      	cmp	r3, #1
 8006922:	d101      	bne.n	8006928 <HAL_ADCEx_Calibration_Start+0x1c>
 8006924:	2302      	movs	r3, #2
 8006926:	e04d      	b.n	80069c4 <HAL_ADCEx_Calibration_Start+0xb8>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff fecb 	bl	80066cc <ADC_Disable>
 8006936:	4603      	mov	r3, r0
 8006938:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800693a:	7bfb      	ldrb	r3, [r7, #15]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d136      	bne.n	80069ae <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006944:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006948:	f023 0302 	bic.w	r3, r3, #2
 800694c:	f043 0202 	orr.w	r2, r3, #2
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	6839      	ldr	r1, [r7, #0]
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff ffa9 	bl	80068b2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006960:	e014      	b.n	800698c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	3301      	adds	r3, #1
 8006966:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800696e:	d30d      	bcc.n	800698c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006974:	f023 0312 	bic.w	r3, r3, #18
 8006978:	f043 0210 	orr.w	r2, r3, #16
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e01b      	b.n	80069c4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4618      	mov	r0, r3
 8006992:	f7ff ffa7 	bl	80068e4 <LL_ADC_IsCalibrationOnGoing>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1e2      	bne.n	8006962 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069a0:	f023 0303 	bic.w	r3, r3, #3
 80069a4:	f043 0201 	orr.w	r2, r3, #1
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	659a      	str	r2, [r3, #88]	; 0x58
 80069ac:	e005      	b.n	80069ba <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069b2:	f043 0210 	orr.w	r2, r3, #16
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069dc:	4b0c      	ldr	r3, [pc, #48]	; (8006a10 <__NVIC_SetPriorityGrouping+0x44>)
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069e2:	68ba      	ldr	r2, [r7, #8]
 80069e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80069e8:	4013      	ands	r3, r2
 80069ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80069f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069fe:	4a04      	ldr	r2, [pc, #16]	; (8006a10 <__NVIC_SetPriorityGrouping+0x44>)
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	60d3      	str	r3, [r2, #12]
}
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	e000ed00 	.word	0xe000ed00

08006a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a14:	b480      	push	{r7}
 8006a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a18:	4b04      	ldr	r3, [pc, #16]	; (8006a2c <__NVIC_GetPriorityGrouping+0x18>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	0a1b      	lsrs	r3, r3, #8
 8006a1e:	f003 0307 	and.w	r3, r3, #7
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr
 8006a2c:	e000ed00 	.word	0xe000ed00

08006a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	4603      	mov	r3, r0
 8006a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	db0b      	blt.n	8006a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a42:	79fb      	ldrb	r3, [r7, #7]
 8006a44:	f003 021f 	and.w	r2, r3, #31
 8006a48:	4907      	ldr	r1, [pc, #28]	; (8006a68 <__NVIC_EnableIRQ+0x38>)
 8006a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a4e:	095b      	lsrs	r3, r3, #5
 8006a50:	2001      	movs	r0, #1
 8006a52:	fa00 f202 	lsl.w	r2, r0, r2
 8006a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	e000e100 	.word	0xe000e100

08006a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	4603      	mov	r3, r0
 8006a74:	6039      	str	r1, [r7, #0]
 8006a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	db0a      	blt.n	8006a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	490c      	ldr	r1, [pc, #48]	; (8006ab8 <__NVIC_SetPriority+0x4c>)
 8006a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a8a:	0112      	lsls	r2, r2, #4
 8006a8c:	b2d2      	uxtb	r2, r2
 8006a8e:	440b      	add	r3, r1
 8006a90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a94:	e00a      	b.n	8006aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	4908      	ldr	r1, [pc, #32]	; (8006abc <__NVIC_SetPriority+0x50>)
 8006a9c:	79fb      	ldrb	r3, [r7, #7]
 8006a9e:	f003 030f 	and.w	r3, r3, #15
 8006aa2:	3b04      	subs	r3, #4
 8006aa4:	0112      	lsls	r2, r2, #4
 8006aa6:	b2d2      	uxtb	r2, r2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	761a      	strb	r2, [r3, #24]
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr
 8006ab8:	e000e100 	.word	0xe000e100
 8006abc:	e000ed00 	.word	0xe000ed00

08006ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b089      	sub	sp, #36	; 0x24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f003 0307 	and.w	r3, r3, #7
 8006ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	f1c3 0307 	rsb	r3, r3, #7
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	bf28      	it	cs
 8006ade:	2304      	movcs	r3, #4
 8006ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	3304      	adds	r3, #4
 8006ae6:	2b06      	cmp	r3, #6
 8006ae8:	d902      	bls.n	8006af0 <NVIC_EncodePriority+0x30>
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	3b03      	subs	r3, #3
 8006aee:	e000      	b.n	8006af2 <NVIC_EncodePriority+0x32>
 8006af0:	2300      	movs	r3, #0
 8006af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006af4:	f04f 32ff 	mov.w	r2, #4294967295
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	fa02 f303 	lsl.w	r3, r2, r3
 8006afe:	43da      	mvns	r2, r3
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	401a      	ands	r2, r3
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b08:	f04f 31ff 	mov.w	r1, #4294967295
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b12:	43d9      	mvns	r1, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b18:	4313      	orrs	r3, r2
         );
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3724      	adds	r7, #36	; 0x24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
	...

08006b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	3b01      	subs	r3, #1
 8006b34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b38:	d301      	bcc.n	8006b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e00f      	b.n	8006b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b3e:	4a0a      	ldr	r2, [pc, #40]	; (8006b68 <SysTick_Config+0x40>)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	3b01      	subs	r3, #1
 8006b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b46:	210f      	movs	r1, #15
 8006b48:	f04f 30ff 	mov.w	r0, #4294967295
 8006b4c:	f7ff ff8e 	bl	8006a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b50:	4b05      	ldr	r3, [pc, #20]	; (8006b68 <SysTick_Config+0x40>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b56:	4b04      	ldr	r3, [pc, #16]	; (8006b68 <SysTick_Config+0x40>)
 8006b58:	2207      	movs	r2, #7
 8006b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	e000e010 	.word	0xe000e010

08006b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f7ff ff29 	bl	80069cc <__NVIC_SetPriorityGrouping>
}
 8006b7a:	bf00      	nop
 8006b7c:	3708      	adds	r7, #8
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b086      	sub	sp, #24
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	4603      	mov	r3, r0
 8006b8a:	60b9      	str	r1, [r7, #8]
 8006b8c:	607a      	str	r2, [r7, #4]
 8006b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006b90:	2300      	movs	r3, #0
 8006b92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006b94:	f7ff ff3e 	bl	8006a14 <__NVIC_GetPriorityGrouping>
 8006b98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	68b9      	ldr	r1, [r7, #8]
 8006b9e:	6978      	ldr	r0, [r7, #20]
 8006ba0:	f7ff ff8e 	bl	8006ac0 <NVIC_EncodePriority>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006baa:	4611      	mov	r1, r2
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7ff ff5d 	bl	8006a6c <__NVIC_SetPriority>
}
 8006bb2:	bf00      	nop
 8006bb4:	3718      	adds	r7, #24
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}

08006bba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b082      	sub	sp, #8
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7ff ff31 	bl	8006a30 <__NVIC_EnableIRQ>
}
 8006bce:	bf00      	nop
 8006bd0:	3708      	adds	r7, #8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b082      	sub	sp, #8
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f7ff ffa2 	bl	8006b28 <SysTick_Config>
 8006be4:	4603      	mov	r3, r0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3708      	adds	r7, #8
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
	...

08006bf0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e098      	b.n	8006d34 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	461a      	mov	r2, r3
 8006c08:	4b4d      	ldr	r3, [pc, #308]	; (8006d40 <HAL_DMA_Init+0x150>)
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d80f      	bhi.n	8006c2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	461a      	mov	r2, r3
 8006c14:	4b4b      	ldr	r3, [pc, #300]	; (8006d44 <HAL_DMA_Init+0x154>)
 8006c16:	4413      	add	r3, r2
 8006c18:	4a4b      	ldr	r2, [pc, #300]	; (8006d48 <HAL_DMA_Init+0x158>)
 8006c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1e:	091b      	lsrs	r3, r3, #4
 8006c20:	009a      	lsls	r2, r3, #2
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a48      	ldr	r2, [pc, #288]	; (8006d4c <HAL_DMA_Init+0x15c>)
 8006c2a:	641a      	str	r2, [r3, #64]	; 0x40
 8006c2c:	e00e      	b.n	8006c4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	461a      	mov	r2, r3
 8006c34:	4b46      	ldr	r3, [pc, #280]	; (8006d50 <HAL_DMA_Init+0x160>)
 8006c36:	4413      	add	r3, r2
 8006c38:	4a43      	ldr	r2, [pc, #268]	; (8006d48 <HAL_DMA_Init+0x158>)
 8006c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c3e:	091b      	lsrs	r3, r3, #4
 8006c40:	009a      	lsls	r2, r3, #2
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a42      	ldr	r2, [pc, #264]	; (8006d54 <HAL_DMA_Init+0x164>)
 8006c4a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2202      	movs	r2, #2
 8006c50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006c70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ca6:	d039      	beq.n	8006d1c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cac:	4a27      	ldr	r2, [pc, #156]	; (8006d4c <HAL_DMA_Init+0x15c>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d11a      	bne.n	8006ce8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006cb2:	4b29      	ldr	r3, [pc, #164]	; (8006d58 <HAL_DMA_Init+0x168>)
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cba:	f003 031c 	and.w	r3, r3, #28
 8006cbe:	210f      	movs	r1, #15
 8006cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	4924      	ldr	r1, [pc, #144]	; (8006d58 <HAL_DMA_Init+0x168>)
 8006cc8:	4013      	ands	r3, r2
 8006cca:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006ccc:	4b22      	ldr	r3, [pc, #136]	; (8006d58 <HAL_DMA_Init+0x168>)
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6859      	ldr	r1, [r3, #4]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cd8:	f003 031c 	and.w	r3, r3, #28
 8006cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ce0:	491d      	ldr	r1, [pc, #116]	; (8006d58 <HAL_DMA_Init+0x168>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	600b      	str	r3, [r1, #0]
 8006ce6:	e019      	b.n	8006d1c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006ce8:	4b1c      	ldr	r3, [pc, #112]	; (8006d5c <HAL_DMA_Init+0x16c>)
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cf0:	f003 031c 	and.w	r3, r3, #28
 8006cf4:	210f      	movs	r1, #15
 8006cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cfa:	43db      	mvns	r3, r3
 8006cfc:	4917      	ldr	r1, [pc, #92]	; (8006d5c <HAL_DMA_Init+0x16c>)
 8006cfe:	4013      	ands	r3, r2
 8006d00:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006d02:	4b16      	ldr	r3, [pc, #88]	; (8006d5c <HAL_DMA_Init+0x16c>)
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6859      	ldr	r1, [r3, #4]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d0e:	f003 031c 	and.w	r3, r3, #28
 8006d12:	fa01 f303 	lsl.w	r3, r1, r3
 8006d16:	4911      	ldr	r1, [pc, #68]	; (8006d5c <HAL_DMA_Init+0x16c>)
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3714      	adds	r7, #20
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr
 8006d40:	40020407 	.word	0x40020407
 8006d44:	bffdfff8 	.word	0xbffdfff8
 8006d48:	cccccccd 	.word	0xcccccccd
 8006d4c:	40020000 	.word	0x40020000
 8006d50:	bffdfbf8 	.word	0xbffdfbf8
 8006d54:	40020400 	.word	0x40020400
 8006d58:	400200a8 	.word	0x400200a8
 8006d5c:	400204a8 	.word	0x400204a8

08006d60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
 8006d6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d101      	bne.n	8006d80 <HAL_DMA_Start_IT+0x20>
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	e04b      	b.n	8006e18 <HAL_DMA_Start_IT+0xb8>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d13a      	bne.n	8006e0a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2202      	movs	r2, #2
 8006d98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	68b9      	ldr	r1, [r7, #8]
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f95f 	bl	800707c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d008      	beq.n	8006dd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f042 020e 	orr.w	r2, r2, #14
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	e00f      	b.n	8006df8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0204 	bic.w	r2, r2, #4
 8006de6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 020a 	orr.w	r2, r2, #10
 8006df6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f042 0201 	orr.w	r2, r2, #1
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	e005      	b.n	8006e16 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006e12:	2302      	movs	r3, #2
 8006e14:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b02      	cmp	r3, #2
 8006e36:	d008      	beq.n	8006e4a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2204      	movs	r2, #4
 8006e3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e022      	b.n	8006e90 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f022 020e 	bic.w	r2, r2, #14
 8006e58:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 0201 	bic.w	r2, r2, #1
 8006e68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e6e:	f003 021c 	and.w	r2, r3, #28
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e76:	2101      	movs	r1, #1
 8006e78:	fa01 f202 	lsl.w	r2, r1, r2
 8006e7c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8006e8e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3714      	adds	r7, #20
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d005      	beq.n	8006ec0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2204      	movs	r2, #4
 8006eb8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	73fb      	strb	r3, [r7, #15]
 8006ebe:	e029      	b.n	8006f14 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f022 020e 	bic.w	r2, r2, #14
 8006ece:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 0201 	bic.w	r2, r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee4:	f003 021c 	and.w	r2, r3, #28
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eec:	2101      	movs	r1, #1
 8006eee:	fa01 f202 	lsl.w	r2, r1, r2
 8006ef2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d003      	beq.n	8006f14 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	4798      	blx	r3
    }
  }
  return status;
 8006f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f3a:	f003 031c 	and.w	r3, r3, #28
 8006f3e:	2204      	movs	r2, #4
 8006f40:	409a      	lsls	r2, r3
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	4013      	ands	r3, r2
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d026      	beq.n	8006f98 <HAL_DMA_IRQHandler+0x7a>
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	f003 0304 	and.w	r3, r3, #4
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d021      	beq.n	8006f98 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d107      	bne.n	8006f72 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 0204 	bic.w	r2, r2, #4
 8006f70:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f76:	f003 021c 	and.w	r2, r3, #28
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7e:	2104      	movs	r1, #4
 8006f80:	fa01 f202 	lsl.w	r2, r1, r2
 8006f84:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d071      	beq.n	8007072 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006f96:	e06c      	b.n	8007072 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f9c:	f003 031c 	and.w	r3, r3, #28
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	409a      	lsls	r2, r3
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d02e      	beq.n	800700a <HAL_DMA_IRQHandler+0xec>
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f003 0302 	and.w	r3, r3, #2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d029      	beq.n	800700a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0320 	and.w	r3, r3, #32
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d10b      	bne.n	8006fdc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f022 020a 	bic.w	r2, r2, #10
 8006fd2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe0:	f003 021c 	and.w	r2, r3, #28
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe8:	2102      	movs	r1, #2
 8006fea:	fa01 f202 	lsl.w	r2, r1, r2
 8006fee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d038      	beq.n	8007072 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007008:	e033      	b.n	8007072 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800700e:	f003 031c 	and.w	r3, r3, #28
 8007012:	2208      	movs	r2, #8
 8007014:	409a      	lsls	r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	4013      	ands	r3, r2
 800701a:	2b00      	cmp	r3, #0
 800701c:	d02a      	beq.n	8007074 <HAL_DMA_IRQHandler+0x156>
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	f003 0308 	and.w	r3, r3, #8
 8007024:	2b00      	cmp	r3, #0
 8007026:	d025      	beq.n	8007074 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 020e 	bic.w	r2, r2, #14
 8007036:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800703c:	f003 021c 	and.w	r2, r3, #28
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007044:	2101      	movs	r1, #1
 8007046:	fa01 f202 	lsl.w	r2, r1, r2
 800704a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007066:	2b00      	cmp	r3, #0
 8007068:	d004      	beq.n	8007074 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007072:	bf00      	nop
 8007074:	bf00      	nop
}
 8007076:	3710      	adds	r7, #16
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
 8007088:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800708e:	f003 021c 	and.w	r2, r3, #28
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007096:	2101      	movs	r1, #1
 8007098:	fa01 f202 	lsl.w	r2, r1, r2
 800709c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	2b10      	cmp	r3, #16
 80070ac:	d108      	bne.n	80070c0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80070be:	e007      	b.n	80070d0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	60da      	str	r2, [r3, #12]
}
 80070d0:	bf00      	nop
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070dc:	b480      	push	{r7}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80070e6:	2300      	movs	r3, #0
 80070e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80070ea:	e154      	b.n	8007396 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	2101      	movs	r1, #1
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	fa01 f303 	lsl.w	r3, r1, r3
 80070f8:	4013      	ands	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	f000 8146 	beq.w	8007390 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f003 0303 	and.w	r3, r3, #3
 800710c:	2b01      	cmp	r3, #1
 800710e:	d005      	beq.n	800711c <HAL_GPIO_Init+0x40>
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f003 0303 	and.w	r3, r3, #3
 8007118:	2b02      	cmp	r3, #2
 800711a:	d130      	bne.n	800717e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	005b      	lsls	r3, r3, #1
 8007126:	2203      	movs	r2, #3
 8007128:	fa02 f303 	lsl.w	r3, r2, r3
 800712c:	43db      	mvns	r3, r3
 800712e:	693a      	ldr	r2, [r7, #16]
 8007130:	4013      	ands	r3, r2
 8007132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	68da      	ldr	r2, [r3, #12]
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	005b      	lsls	r3, r3, #1
 800713c:	fa02 f303 	lsl.w	r3, r2, r3
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	4313      	orrs	r3, r2
 8007144:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007152:	2201      	movs	r2, #1
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	fa02 f303 	lsl.w	r3, r2, r3
 800715a:	43db      	mvns	r3, r3
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	4013      	ands	r3, r2
 8007160:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	091b      	lsrs	r3, r3, #4
 8007168:	f003 0201 	and.w	r2, r3, #1
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	fa02 f303 	lsl.w	r3, r2, r3
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	4313      	orrs	r3, r2
 8007176:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f003 0303 	and.w	r3, r3, #3
 8007186:	2b03      	cmp	r3, #3
 8007188:	d017      	beq.n	80071ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	2203      	movs	r2, #3
 8007196:	fa02 f303 	lsl.w	r3, r2, r3
 800719a:	43db      	mvns	r3, r3
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4013      	ands	r3, r2
 80071a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	689a      	ldr	r2, [r3, #8]
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	005b      	lsls	r3, r3, #1
 80071aa:	fa02 f303 	lsl.w	r3, r2, r3
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f003 0303 	and.w	r3, r3, #3
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d123      	bne.n	800720e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	08da      	lsrs	r2, r3, #3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	3208      	adds	r2, #8
 80071ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	f003 0307 	and.w	r3, r3, #7
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	220f      	movs	r2, #15
 80071de:	fa02 f303 	lsl.w	r3, r2, r3
 80071e2:	43db      	mvns	r3, r3
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	4013      	ands	r3, r2
 80071e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	691a      	ldr	r2, [r3, #16]
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f003 0307 	and.w	r3, r3, #7
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	fa02 f303 	lsl.w	r3, r2, r3
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	08da      	lsrs	r2, r3, #3
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	3208      	adds	r2, #8
 8007208:	6939      	ldr	r1, [r7, #16]
 800720a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	005b      	lsls	r3, r3, #1
 8007218:	2203      	movs	r2, #3
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	43db      	mvns	r3, r3
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	4013      	ands	r3, r2
 8007224:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f003 0203 	and.w	r2, r3, #3
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	005b      	lsls	r3, r3, #1
 8007232:	fa02 f303 	lsl.w	r3, r2, r3
 8007236:	693a      	ldr	r2, [r7, #16]
 8007238:	4313      	orrs	r3, r2
 800723a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800724a:	2b00      	cmp	r3, #0
 800724c:	f000 80a0 	beq.w	8007390 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007250:	4b58      	ldr	r3, [pc, #352]	; (80073b4 <HAL_GPIO_Init+0x2d8>)
 8007252:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007254:	4a57      	ldr	r2, [pc, #348]	; (80073b4 <HAL_GPIO_Init+0x2d8>)
 8007256:	f043 0301 	orr.w	r3, r3, #1
 800725a:	6613      	str	r3, [r2, #96]	; 0x60
 800725c:	4b55      	ldr	r3, [pc, #340]	; (80073b4 <HAL_GPIO_Init+0x2d8>)
 800725e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	60bb      	str	r3, [r7, #8]
 8007266:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007268:	4a53      	ldr	r2, [pc, #332]	; (80073b8 <HAL_GPIO_Init+0x2dc>)
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	089b      	lsrs	r3, r3, #2
 800726e:	3302      	adds	r3, #2
 8007270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007274:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f003 0303 	and.w	r3, r3, #3
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	220f      	movs	r2, #15
 8007280:	fa02 f303 	lsl.w	r3, r2, r3
 8007284:	43db      	mvns	r3, r3
 8007286:	693a      	ldr	r2, [r7, #16]
 8007288:	4013      	ands	r3, r2
 800728a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007292:	d019      	beq.n	80072c8 <HAL_GPIO_Init+0x1ec>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4a49      	ldr	r2, [pc, #292]	; (80073bc <HAL_GPIO_Init+0x2e0>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d013      	beq.n	80072c4 <HAL_GPIO_Init+0x1e8>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a48      	ldr	r2, [pc, #288]	; (80073c0 <HAL_GPIO_Init+0x2e4>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d00d      	beq.n	80072c0 <HAL_GPIO_Init+0x1e4>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a47      	ldr	r2, [pc, #284]	; (80073c4 <HAL_GPIO_Init+0x2e8>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d007      	beq.n	80072bc <HAL_GPIO_Init+0x1e0>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a46      	ldr	r2, [pc, #280]	; (80073c8 <HAL_GPIO_Init+0x2ec>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d101      	bne.n	80072b8 <HAL_GPIO_Init+0x1dc>
 80072b4:	2304      	movs	r3, #4
 80072b6:	e008      	b.n	80072ca <HAL_GPIO_Init+0x1ee>
 80072b8:	2307      	movs	r3, #7
 80072ba:	e006      	b.n	80072ca <HAL_GPIO_Init+0x1ee>
 80072bc:	2303      	movs	r3, #3
 80072be:	e004      	b.n	80072ca <HAL_GPIO_Init+0x1ee>
 80072c0:	2302      	movs	r3, #2
 80072c2:	e002      	b.n	80072ca <HAL_GPIO_Init+0x1ee>
 80072c4:	2301      	movs	r3, #1
 80072c6:	e000      	b.n	80072ca <HAL_GPIO_Init+0x1ee>
 80072c8:	2300      	movs	r3, #0
 80072ca:	697a      	ldr	r2, [r7, #20]
 80072cc:	f002 0203 	and.w	r2, r2, #3
 80072d0:	0092      	lsls	r2, r2, #2
 80072d2:	4093      	lsls	r3, r2
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80072da:	4937      	ldr	r1, [pc, #220]	; (80073b8 <HAL_GPIO_Init+0x2dc>)
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	089b      	lsrs	r3, r3, #2
 80072e0:	3302      	adds	r3, #2
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80072e8:	4b38      	ldr	r3, [pc, #224]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	43db      	mvns	r3, r3
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	4013      	ands	r3, r2
 80072f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007300:	2b00      	cmp	r3, #0
 8007302:	d003      	beq.n	800730c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	4313      	orrs	r3, r2
 800730a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800730c:	4a2f      	ldr	r2, [pc, #188]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007312:	4b2e      	ldr	r3, [pc, #184]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	43db      	mvns	r3, r3
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	4013      	ands	r3, r2
 8007320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4313      	orrs	r3, r2
 8007334:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007336:	4a25      	ldr	r2, [pc, #148]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800733c:	4b23      	ldr	r3, [pc, #140]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	43db      	mvns	r3, r3
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	4013      	ands	r3, r2
 800734a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007354:	2b00      	cmp	r3, #0
 8007356:	d003      	beq.n	8007360 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	4313      	orrs	r3, r2
 800735e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007360:	4a1a      	ldr	r2, [pc, #104]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007366:	4b19      	ldr	r3, [pc, #100]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	43db      	mvns	r3, r3
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	4013      	ands	r3, r2
 8007374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4313      	orrs	r3, r2
 8007388:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800738a:	4a10      	ldr	r2, [pc, #64]	; (80073cc <HAL_GPIO_Init+0x2f0>)
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	3301      	adds	r3, #1
 8007394:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	fa22 f303 	lsr.w	r3, r2, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	f47f aea3 	bne.w	80070ec <HAL_GPIO_Init+0x10>
  }
}
 80073a6:	bf00      	nop
 80073a8:	bf00      	nop
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	40021000 	.word	0x40021000
 80073b8:	40010000 	.word	0x40010000
 80073bc:	48000400 	.word	0x48000400
 80073c0:	48000800 	.word	0x48000800
 80073c4:	48000c00 	.word	0x48000c00
 80073c8:	48001000 	.word	0x48001000
 80073cc:	40010400 	.word	0x40010400

080073d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	460b      	mov	r3, r1
 80073da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	691a      	ldr	r2, [r3, #16]
 80073e0:	887b      	ldrh	r3, [r7, #2]
 80073e2:	4013      	ands	r3, r2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d002      	beq.n	80073ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073e8:	2301      	movs	r3, #1
 80073ea:	73fb      	strb	r3, [r7, #15]
 80073ec:	e001      	b.n	80073f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073ee:	2300      	movs	r3, #0
 80073f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	807b      	strh	r3, [r7, #2]
 800740c:	4613      	mov	r3, r2
 800740e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007410:	787b      	ldrb	r3, [r7, #1]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007416:	887a      	ldrh	r2, [r7, #2]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800741c:	e002      	b.n	8007424 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800741e:	887a      	ldrh	r2, [r7, #2]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	460b      	mov	r3, r1
 800743a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	695b      	ldr	r3, [r3, #20]
 8007440:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007442:	887a      	ldrh	r2, [r7, #2]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	4013      	ands	r3, r2
 8007448:	041a      	lsls	r2, r3, #16
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	43d9      	mvns	r1, r3
 800744e:	887b      	ldrh	r3, [r7, #2]
 8007450:	400b      	ands	r3, r1
 8007452:	431a      	orrs	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	619a      	str	r2, [r3, #24]
}
 8007458:	bf00      	nop
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	4603      	mov	r3, r0
 800746c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800746e:	4b08      	ldr	r3, [pc, #32]	; (8007490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007470:	695a      	ldr	r2, [r3, #20]
 8007472:	88fb      	ldrh	r3, [r7, #6]
 8007474:	4013      	ands	r3, r2
 8007476:	2b00      	cmp	r3, #0
 8007478:	d006      	beq.n	8007488 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800747a:	4a05      	ldr	r2, [pc, #20]	; (8007490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800747c:	88fb      	ldrh	r3, [r7, #6]
 800747e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007480:	88fb      	ldrh	r3, [r7, #6]
 8007482:	4618      	mov	r0, r3
 8007484:	f7fc f876 	bl	8003574 <HAL_GPIO_EXTI_Callback>
  }
}
 8007488:	bf00      	nop
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	40010400 	.word	0x40010400

08007494 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007494:	b480      	push	{r7}
 8007496:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007498:	4b04      	ldr	r3, [pc, #16]	; (80074ac <HAL_PWREx_GetVoltageRange+0x18>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	40007000 	.word	0x40007000

080074b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074be:	d130      	bne.n	8007522 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80074c0:	4b23      	ldr	r3, [pc, #140]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80074c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074cc:	d038      	beq.n	8007540 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80074ce:	4b20      	ldr	r3, [pc, #128]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80074d6:	4a1e      	ldr	r2, [pc, #120]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80074dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80074de:	4b1d      	ldr	r3, [pc, #116]	; (8007554 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2232      	movs	r2, #50	; 0x32
 80074e4:	fb02 f303 	mul.w	r3, r2, r3
 80074e8:	4a1b      	ldr	r2, [pc, #108]	; (8007558 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80074ea:	fba2 2303 	umull	r2, r3, r2, r3
 80074ee:	0c9b      	lsrs	r3, r3, #18
 80074f0:	3301      	adds	r3, #1
 80074f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80074f4:	e002      	b.n	80074fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	3b01      	subs	r3, #1
 80074fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80074fc:	4b14      	ldr	r3, [pc, #80]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074fe:	695b      	ldr	r3, [r3, #20]
 8007500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007508:	d102      	bne.n	8007510 <HAL_PWREx_ControlVoltageScaling+0x60>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d1f2      	bne.n	80074f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007510:	4b0f      	ldr	r3, [pc, #60]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007512:	695b      	ldr	r3, [r3, #20]
 8007514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800751c:	d110      	bne.n	8007540 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e00f      	b.n	8007542 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007522:	4b0b      	ldr	r3, [pc, #44]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800752a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800752e:	d007      	beq.n	8007540 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007530:	4b07      	ldr	r3, [pc, #28]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007538:	4a05      	ldr	r2, [pc, #20]	; (8007550 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800753a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800753e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3714      	adds	r7, #20
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	40007000 	.word	0x40007000
 8007554:	20000174 	.word	0x20000174
 8007558:	431bde83 	.word	0x431bde83

0800755c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b088      	sub	sp, #32
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d102      	bne.n	8007570 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	f000 bc02 	b.w	8007d74 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007570:	4b96      	ldr	r3, [pc, #600]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f003 030c 	and.w	r3, r3, #12
 8007578:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800757a:	4b94      	ldr	r3, [pc, #592]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0310 	and.w	r3, r3, #16
 800758c:	2b00      	cmp	r3, #0
 800758e:	f000 80e4 	beq.w	800775a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007592:	69bb      	ldr	r3, [r7, #24]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d007      	beq.n	80075a8 <HAL_RCC_OscConfig+0x4c>
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	2b0c      	cmp	r3, #12
 800759c:	f040 808b 	bne.w	80076b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	f040 8087 	bne.w	80076b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80075a8:	4b88      	ldr	r3, [pc, #544]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0302 	and.w	r3, r3, #2
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d005      	beq.n	80075c0 <HAL_RCC_OscConfig+0x64>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d101      	bne.n	80075c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e3d9      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6a1a      	ldr	r2, [r3, #32]
 80075c4:	4b81      	ldr	r3, [pc, #516]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0308 	and.w	r3, r3, #8
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d004      	beq.n	80075da <HAL_RCC_OscConfig+0x7e>
 80075d0:	4b7e      	ldr	r3, [pc, #504]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075d8:	e005      	b.n	80075e6 <HAL_RCC_OscConfig+0x8a>
 80075da:	4b7c      	ldr	r3, [pc, #496]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80075dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80075e0:	091b      	lsrs	r3, r3, #4
 80075e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d223      	bcs.n	8007632 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 fd8c 	bl	800810c <RCC_SetFlashLatencyFromMSIRange>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e3ba      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80075fe:	4b73      	ldr	r3, [pc, #460]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a72      	ldr	r2, [pc, #456]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007604:	f043 0308 	orr.w	r3, r3, #8
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	4b70      	ldr	r3, [pc, #448]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	496d      	ldr	r1, [pc, #436]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007618:	4313      	orrs	r3, r2
 800761a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800761c:	4b6b      	ldr	r3, [pc, #428]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	69db      	ldr	r3, [r3, #28]
 8007628:	021b      	lsls	r3, r3, #8
 800762a:	4968      	ldr	r1, [pc, #416]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800762c:	4313      	orrs	r3, r2
 800762e:	604b      	str	r3, [r1, #4]
 8007630:	e025      	b.n	800767e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007632:	4b66      	ldr	r3, [pc, #408]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a65      	ldr	r2, [pc, #404]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007638:	f043 0308 	orr.w	r3, r3, #8
 800763c:	6013      	str	r3, [r2, #0]
 800763e:	4b63      	ldr	r3, [pc, #396]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	4960      	ldr	r1, [pc, #384]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800764c:	4313      	orrs	r3, r2
 800764e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007650:	4b5e      	ldr	r3, [pc, #376]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	69db      	ldr	r3, [r3, #28]
 800765c:	021b      	lsls	r3, r3, #8
 800765e:	495b      	ldr	r1, [pc, #364]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007660:	4313      	orrs	r3, r2
 8007662:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d109      	bne.n	800767e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	4618      	mov	r0, r3
 8007670:	f000 fd4c 	bl	800810c <RCC_SetFlashLatencyFromMSIRange>
 8007674:	4603      	mov	r3, r0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d001      	beq.n	800767e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e37a      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800767e:	f000 fc81 	bl	8007f84 <HAL_RCC_GetSysClockFreq>
 8007682:	4602      	mov	r2, r0
 8007684:	4b51      	ldr	r3, [pc, #324]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	091b      	lsrs	r3, r3, #4
 800768a:	f003 030f 	and.w	r3, r3, #15
 800768e:	4950      	ldr	r1, [pc, #320]	; (80077d0 <HAL_RCC_OscConfig+0x274>)
 8007690:	5ccb      	ldrb	r3, [r1, r3]
 8007692:	f003 031f 	and.w	r3, r3, #31
 8007696:	fa22 f303 	lsr.w	r3, r2, r3
 800769a:	4a4e      	ldr	r2, [pc, #312]	; (80077d4 <HAL_RCC_OscConfig+0x278>)
 800769c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800769e:	4b4e      	ldr	r3, [pc, #312]	; (80077d8 <HAL_RCC_OscConfig+0x27c>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fd ff46 	bl	8005534 <HAL_InitTick>
 80076a8:	4603      	mov	r3, r0
 80076aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80076ac:	7bfb      	ldrb	r3, [r7, #15]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d052      	beq.n	8007758 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
 80076b4:	e35e      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d032      	beq.n	8007724 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80076be:	4b43      	ldr	r3, [pc, #268]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a42      	ldr	r2, [pc, #264]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80076c4:	f043 0301 	orr.w	r3, r3, #1
 80076c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80076ca:	f7fd ff83 	bl	80055d4 <HAL_GetTick>
 80076ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80076d0:	e008      	b.n	80076e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80076d2:	f7fd ff7f 	bl	80055d4 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d901      	bls.n	80076e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e347      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80076e4:	4b39      	ldr	r3, [pc, #228]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0f0      	beq.n	80076d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80076f0:	4b36      	ldr	r3, [pc, #216]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a35      	ldr	r2, [pc, #212]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80076f6:	f043 0308 	orr.w	r3, r3, #8
 80076fa:	6013      	str	r3, [r2, #0]
 80076fc:	4b33      	ldr	r3, [pc, #204]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6a1b      	ldr	r3, [r3, #32]
 8007708:	4930      	ldr	r1, [pc, #192]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800770a:	4313      	orrs	r3, r2
 800770c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800770e:	4b2f      	ldr	r3, [pc, #188]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	69db      	ldr	r3, [r3, #28]
 800771a:	021b      	lsls	r3, r3, #8
 800771c:	492b      	ldr	r1, [pc, #172]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800771e:	4313      	orrs	r3, r2
 8007720:	604b      	str	r3, [r1, #4]
 8007722:	e01a      	b.n	800775a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007724:	4b29      	ldr	r3, [pc, #164]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a28      	ldr	r2, [pc, #160]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800772a:	f023 0301 	bic.w	r3, r3, #1
 800772e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007730:	f7fd ff50 	bl	80055d4 <HAL_GetTick>
 8007734:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007736:	e008      	b.n	800774a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007738:	f7fd ff4c 	bl	80055d4 <HAL_GetTick>
 800773c:	4602      	mov	r2, r0
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	1ad3      	subs	r3, r2, r3
 8007742:	2b02      	cmp	r3, #2
 8007744:	d901      	bls.n	800774a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007746:	2303      	movs	r3, #3
 8007748:	e314      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800774a:	4b20      	ldr	r3, [pc, #128]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0302 	and.w	r3, r3, #2
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1f0      	bne.n	8007738 <HAL_RCC_OscConfig+0x1dc>
 8007756:	e000      	b.n	800775a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007758:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d073      	beq.n	800784e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	2b08      	cmp	r3, #8
 800776a:	d005      	beq.n	8007778 <HAL_RCC_OscConfig+0x21c>
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	2b0c      	cmp	r3, #12
 8007770:	d10e      	bne.n	8007790 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	2b03      	cmp	r3, #3
 8007776:	d10b      	bne.n	8007790 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007778:	4b14      	ldr	r3, [pc, #80]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d063      	beq.n	800784c <HAL_RCC_OscConfig+0x2f0>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d15f      	bne.n	800784c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e2f1      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007798:	d106      	bne.n	80077a8 <HAL_RCC_OscConfig+0x24c>
 800779a:	4b0c      	ldr	r3, [pc, #48]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a0b      	ldr	r2, [pc, #44]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80077a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a4:	6013      	str	r3, [r2, #0]
 80077a6:	e025      	b.n	80077f4 <HAL_RCC_OscConfig+0x298>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80077b0:	d114      	bne.n	80077dc <HAL_RCC_OscConfig+0x280>
 80077b2:	4b06      	ldr	r3, [pc, #24]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a05      	ldr	r2, [pc, #20]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80077b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80077bc:	6013      	str	r3, [r2, #0]
 80077be:	4b03      	ldr	r3, [pc, #12]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a02      	ldr	r2, [pc, #8]	; (80077cc <HAL_RCC_OscConfig+0x270>)
 80077c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	e013      	b.n	80077f4 <HAL_RCC_OscConfig+0x298>
 80077cc:	40021000 	.word	0x40021000
 80077d0:	08012008 	.word	0x08012008
 80077d4:	20000174 	.word	0x20000174
 80077d8:	20000178 	.word	0x20000178
 80077dc:	4ba0      	ldr	r3, [pc, #640]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a9f      	ldr	r2, [pc, #636]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80077e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077e6:	6013      	str	r3, [r2, #0]
 80077e8:	4b9d      	ldr	r3, [pc, #628]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a9c      	ldr	r2, [pc, #624]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80077ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d013      	beq.n	8007824 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077fc:	f7fd feea 	bl	80055d4 <HAL_GetTick>
 8007800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007802:	e008      	b.n	8007816 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007804:	f7fd fee6 	bl	80055d4 <HAL_GetTick>
 8007808:	4602      	mov	r2, r0
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	2b64      	cmp	r3, #100	; 0x64
 8007810:	d901      	bls.n	8007816 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007812:	2303      	movs	r3, #3
 8007814:	e2ae      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007816:	4b92      	ldr	r3, [pc, #584]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d0f0      	beq.n	8007804 <HAL_RCC_OscConfig+0x2a8>
 8007822:	e014      	b.n	800784e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007824:	f7fd fed6 	bl	80055d4 <HAL_GetTick>
 8007828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800782a:	e008      	b.n	800783e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800782c:	f7fd fed2 	bl	80055d4 <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	2b64      	cmp	r3, #100	; 0x64
 8007838:	d901      	bls.n	800783e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e29a      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800783e:	4b88      	ldr	r3, [pc, #544]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1f0      	bne.n	800782c <HAL_RCC_OscConfig+0x2d0>
 800784a:	e000      	b.n	800784e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800784c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0302 	and.w	r3, r3, #2
 8007856:	2b00      	cmp	r3, #0
 8007858:	d060      	beq.n	800791c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800785a:	69bb      	ldr	r3, [r7, #24]
 800785c:	2b04      	cmp	r3, #4
 800785e:	d005      	beq.n	800786c <HAL_RCC_OscConfig+0x310>
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	2b0c      	cmp	r3, #12
 8007864:	d119      	bne.n	800789a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2b02      	cmp	r3, #2
 800786a:	d116      	bne.n	800789a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800786c:	4b7c      	ldr	r3, [pc, #496]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007874:	2b00      	cmp	r3, #0
 8007876:	d005      	beq.n	8007884 <HAL_RCC_OscConfig+0x328>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d101      	bne.n	8007884 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e277      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007884:	4b76      	ldr	r3, [pc, #472]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	061b      	lsls	r3, r3, #24
 8007892:	4973      	ldr	r1, [pc, #460]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007894:	4313      	orrs	r3, r2
 8007896:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007898:	e040      	b.n	800791c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d023      	beq.n	80078ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078a2:	4b6f      	ldr	r3, [pc, #444]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a6e      	ldr	r2, [pc, #440]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078ae:	f7fd fe91 	bl	80055d4 <HAL_GetTick>
 80078b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078b4:	e008      	b.n	80078c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078b6:	f7fd fe8d 	bl	80055d4 <HAL_GetTick>
 80078ba:	4602      	mov	r2, r0
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	1ad3      	subs	r3, r2, r3
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	d901      	bls.n	80078c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e255      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078c8:	4b65      	ldr	r3, [pc, #404]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d0f0      	beq.n	80078b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078d4:	4b62      	ldr	r3, [pc, #392]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	691b      	ldr	r3, [r3, #16]
 80078e0:	061b      	lsls	r3, r3, #24
 80078e2:	495f      	ldr	r1, [pc, #380]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078e4:	4313      	orrs	r3, r2
 80078e6:	604b      	str	r3, [r1, #4]
 80078e8:	e018      	b.n	800791c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078ea:	4b5d      	ldr	r3, [pc, #372]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a5c      	ldr	r2, [pc, #368]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80078f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078f6:	f7fd fe6d 	bl	80055d4 <HAL_GetTick>
 80078fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80078fc:	e008      	b.n	8007910 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078fe:	f7fd fe69 	bl	80055d4 <HAL_GetTick>
 8007902:	4602      	mov	r2, r0
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	2b02      	cmp	r3, #2
 800790a:	d901      	bls.n	8007910 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800790c:	2303      	movs	r3, #3
 800790e:	e231      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007910:	4b53      	ldr	r3, [pc, #332]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1f0      	bne.n	80078fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0308 	and.w	r3, r3, #8
 8007924:	2b00      	cmp	r3, #0
 8007926:	d03c      	beq.n	80079a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d01c      	beq.n	800796a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007930:	4b4b      	ldr	r3, [pc, #300]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007932:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007936:	4a4a      	ldr	r2, [pc, #296]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007938:	f043 0301 	orr.w	r3, r3, #1
 800793c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007940:	f7fd fe48 	bl	80055d4 <HAL_GetTick>
 8007944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007946:	e008      	b.n	800795a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007948:	f7fd fe44 	bl	80055d4 <HAL_GetTick>
 800794c:	4602      	mov	r2, r0
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	1ad3      	subs	r3, r2, r3
 8007952:	2b02      	cmp	r3, #2
 8007954:	d901      	bls.n	800795a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e20c      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800795a:	4b41      	ldr	r3, [pc, #260]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 800795c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007960:	f003 0302 	and.w	r3, r3, #2
 8007964:	2b00      	cmp	r3, #0
 8007966:	d0ef      	beq.n	8007948 <HAL_RCC_OscConfig+0x3ec>
 8007968:	e01b      	b.n	80079a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800796a:	4b3d      	ldr	r3, [pc, #244]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 800796c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007970:	4a3b      	ldr	r2, [pc, #236]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007972:	f023 0301 	bic.w	r3, r3, #1
 8007976:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800797a:	f7fd fe2b 	bl	80055d4 <HAL_GetTick>
 800797e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007980:	e008      	b.n	8007994 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007982:	f7fd fe27 	bl	80055d4 <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	1ad3      	subs	r3, r2, r3
 800798c:	2b02      	cmp	r3, #2
 800798e:	d901      	bls.n	8007994 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007990:	2303      	movs	r3, #3
 8007992:	e1ef      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007994:	4b32      	ldr	r3, [pc, #200]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d1ef      	bne.n	8007982 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0304 	and.w	r3, r3, #4
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f000 80a6 	beq.w	8007afc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079b0:	2300      	movs	r3, #0
 80079b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80079b4:	4b2a      	ldr	r3, [pc, #168]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80079b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10d      	bne.n	80079dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079c0:	4b27      	ldr	r3, [pc, #156]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80079c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079c4:	4a26      	ldr	r2, [pc, #152]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80079c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079ca:	6593      	str	r3, [r2, #88]	; 0x58
 80079cc:	4b24      	ldr	r3, [pc, #144]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 80079ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079d4:	60bb      	str	r3, [r7, #8]
 80079d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079d8:	2301      	movs	r3, #1
 80079da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079dc:	4b21      	ldr	r3, [pc, #132]	; (8007a64 <HAL_RCC_OscConfig+0x508>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d118      	bne.n	8007a1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079e8:	4b1e      	ldr	r3, [pc, #120]	; (8007a64 <HAL_RCC_OscConfig+0x508>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a1d      	ldr	r2, [pc, #116]	; (8007a64 <HAL_RCC_OscConfig+0x508>)
 80079ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079f4:	f7fd fdee 	bl	80055d4 <HAL_GetTick>
 80079f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079fa:	e008      	b.n	8007a0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079fc:	f7fd fdea 	bl	80055d4 <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d901      	bls.n	8007a0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e1b2      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a0e:	4b15      	ldr	r3, [pc, #84]	; (8007a64 <HAL_RCC_OscConfig+0x508>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d0f0      	beq.n	80079fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d108      	bne.n	8007a34 <HAL_RCC_OscConfig+0x4d8>
 8007a22:	4b0f      	ldr	r3, [pc, #60]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a28:	4a0d      	ldr	r2, [pc, #52]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007a2a:	f043 0301 	orr.w	r3, r3, #1
 8007a2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a32:	e029      	b.n	8007a88 <HAL_RCC_OscConfig+0x52c>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	2b05      	cmp	r3, #5
 8007a3a:	d115      	bne.n	8007a68 <HAL_RCC_OscConfig+0x50c>
 8007a3c:	4b08      	ldr	r3, [pc, #32]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a42:	4a07      	ldr	r2, [pc, #28]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007a44:	f043 0304 	orr.w	r3, r3, #4
 8007a48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a4c:	4b04      	ldr	r3, [pc, #16]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a52:	4a03      	ldr	r2, [pc, #12]	; (8007a60 <HAL_RCC_OscConfig+0x504>)
 8007a54:	f043 0301 	orr.w	r3, r3, #1
 8007a58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a5c:	e014      	b.n	8007a88 <HAL_RCC_OscConfig+0x52c>
 8007a5e:	bf00      	nop
 8007a60:	40021000 	.word	0x40021000
 8007a64:	40007000 	.word	0x40007000
 8007a68:	4b9a      	ldr	r3, [pc, #616]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a6e:	4a99      	ldr	r2, [pc, #612]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007a70:	f023 0301 	bic.w	r3, r3, #1
 8007a74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007a78:	4b96      	ldr	r3, [pc, #600]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a7e:	4a95      	ldr	r2, [pc, #596]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007a80:	f023 0304 	bic.w	r3, r3, #4
 8007a84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d016      	beq.n	8007abe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a90:	f7fd fda0 	bl	80055d4 <HAL_GetTick>
 8007a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a96:	e00a      	b.n	8007aae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a98:	f7fd fd9c 	bl	80055d4 <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d901      	bls.n	8007aae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007aaa:	2303      	movs	r3, #3
 8007aac:	e162      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007aae:	4b89      	ldr	r3, [pc, #548]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ab4:	f003 0302 	and.w	r3, r3, #2
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d0ed      	beq.n	8007a98 <HAL_RCC_OscConfig+0x53c>
 8007abc:	e015      	b.n	8007aea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007abe:	f7fd fd89 	bl	80055d4 <HAL_GetTick>
 8007ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007ac4:	e00a      	b.n	8007adc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ac6:	f7fd fd85 	bl	80055d4 <HAL_GetTick>
 8007aca:	4602      	mov	r2, r0
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d901      	bls.n	8007adc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007ad8:	2303      	movs	r3, #3
 8007ada:	e14b      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007adc:	4b7d      	ldr	r3, [pc, #500]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ae2:	f003 0302 	and.w	r3, r3, #2
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1ed      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007aea:	7ffb      	ldrb	r3, [r7, #31]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d105      	bne.n	8007afc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007af0:	4b78      	ldr	r3, [pc, #480]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007af2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007af4:	4a77      	ldr	r2, [pc, #476]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007af6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007afa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0320 	and.w	r3, r3, #32
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d03c      	beq.n	8007b82 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d01c      	beq.n	8007b4a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007b10:	4b70      	ldr	r3, [pc, #448]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b16:	4a6f      	ldr	r2, [pc, #444]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b18:	f043 0301 	orr.w	r3, r3, #1
 8007b1c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b20:	f7fd fd58 	bl	80055d4 <HAL_GetTick>
 8007b24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b26:	e008      	b.n	8007b3a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b28:	f7fd fd54 	bl	80055d4 <HAL_GetTick>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d901      	bls.n	8007b3a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e11c      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b3a:	4b66      	ldr	r3, [pc, #408]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b40:	f003 0302 	and.w	r3, r3, #2
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d0ef      	beq.n	8007b28 <HAL_RCC_OscConfig+0x5cc>
 8007b48:	e01b      	b.n	8007b82 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007b4a:	4b62      	ldr	r3, [pc, #392]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b50:	4a60      	ldr	r2, [pc, #384]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b52:	f023 0301 	bic.w	r3, r3, #1
 8007b56:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b5a:	f7fd fd3b 	bl	80055d4 <HAL_GetTick>
 8007b5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b60:	e008      	b.n	8007b74 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b62:	f7fd fd37 	bl	80055d4 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d901      	bls.n	8007b74 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	e0ff      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b74:	4b57      	ldr	r3, [pc, #348]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007b7a:	f003 0302 	and.w	r3, r3, #2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1ef      	bne.n	8007b62 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	f000 80f3 	beq.w	8007d72 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b90:	2b02      	cmp	r3, #2
 8007b92:	f040 80c9 	bne.w	8007d28 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007b96:	4b4f      	ldr	r3, [pc, #316]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	f003 0203 	and.w	r2, r3, #3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d12c      	bne.n	8007c04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb4:	3b01      	subs	r3, #1
 8007bb6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d123      	bne.n	8007c04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bc6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d11b      	bne.n	8007c04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d113      	bne.n	8007c04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be6:	085b      	lsrs	r3, r3, #1
 8007be8:	3b01      	subs	r3, #1
 8007bea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d109      	bne.n	8007c04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bfa:	085b      	lsrs	r3, r3, #1
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d06b      	beq.n	8007cdc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	2b0c      	cmp	r3, #12
 8007c08:	d062      	beq.n	8007cd0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007c0a:	4b32      	ldr	r3, [pc, #200]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d001      	beq.n	8007c1a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e0ac      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007c1a:	4b2e      	ldr	r3, [pc, #184]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a2d      	ldr	r2, [pc, #180]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007c26:	f7fd fcd5 	bl	80055d4 <HAL_GetTick>
 8007c2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c2c:	e008      	b.n	8007c40 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c2e:	f7fd fcd1 	bl	80055d4 <HAL_GetTick>
 8007c32:	4602      	mov	r2, r0
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	1ad3      	subs	r3, r2, r3
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d901      	bls.n	8007c40 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	e099      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c40:	4b24      	ldr	r3, [pc, #144]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1f0      	bne.n	8007c2e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c4c:	4b21      	ldr	r3, [pc, #132]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c4e:	68da      	ldr	r2, [r3, #12]
 8007c50:	4b21      	ldr	r3, [pc, #132]	; (8007cd8 <HAL_RCC_OscConfig+0x77c>)
 8007c52:	4013      	ands	r3, r2
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007c5c:	3a01      	subs	r2, #1
 8007c5e:	0112      	lsls	r2, r2, #4
 8007c60:	4311      	orrs	r1, r2
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007c66:	0212      	lsls	r2, r2, #8
 8007c68:	4311      	orrs	r1, r2
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007c6e:	0852      	lsrs	r2, r2, #1
 8007c70:	3a01      	subs	r2, #1
 8007c72:	0552      	lsls	r2, r2, #21
 8007c74:	4311      	orrs	r1, r2
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007c7a:	0852      	lsrs	r2, r2, #1
 8007c7c:	3a01      	subs	r2, #1
 8007c7e:	0652      	lsls	r2, r2, #25
 8007c80:	4311      	orrs	r1, r2
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007c86:	06d2      	lsls	r2, r2, #27
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	4912      	ldr	r1, [pc, #72]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007c90:	4b10      	ldr	r3, [pc, #64]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a0f      	ldr	r2, [pc, #60]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007c9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007c9c:	4b0d      	ldr	r3, [pc, #52]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	4a0c      	ldr	r2, [pc, #48]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007ca2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007ca6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007ca8:	f7fd fc94 	bl	80055d4 <HAL_GetTick>
 8007cac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cae:	e008      	b.n	8007cc2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cb0:	f7fd fc90 	bl	80055d4 <HAL_GetTick>
 8007cb4:	4602      	mov	r2, r0
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	1ad3      	subs	r3, r2, r3
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d901      	bls.n	8007cc2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e058      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cc2:	4b04      	ldr	r3, [pc, #16]	; (8007cd4 <HAL_RCC_OscConfig+0x778>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d0f0      	beq.n	8007cb0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007cce:	e050      	b.n	8007d72 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	e04f      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
 8007cd4:	40021000 	.word	0x40021000
 8007cd8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cdc:	4b27      	ldr	r3, [pc, #156]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d144      	bne.n	8007d72 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007ce8:	4b24      	ldr	r3, [pc, #144]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a23      	ldr	r2, [pc, #140]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007cf2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007cf4:	4b21      	ldr	r3, [pc, #132]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	4a20      	ldr	r2, [pc, #128]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007cfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007cfe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007d00:	f7fd fc68 	bl	80055d4 <HAL_GetTick>
 8007d04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d06:	e008      	b.n	8007d1a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d08:	f7fd fc64 	bl	80055d4 <HAL_GetTick>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	2b02      	cmp	r3, #2
 8007d14:	d901      	bls.n	8007d1a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8007d16:	2303      	movs	r3, #3
 8007d18:	e02c      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d1a:	4b18      	ldr	r3, [pc, #96]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d0f0      	beq.n	8007d08 <HAL_RCC_OscConfig+0x7ac>
 8007d26:	e024      	b.n	8007d72 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007d28:	69bb      	ldr	r3, [r7, #24]
 8007d2a:	2b0c      	cmp	r3, #12
 8007d2c:	d01f      	beq.n	8007d6e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d2e:	4b13      	ldr	r3, [pc, #76]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a12      	ldr	r2, [pc, #72]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007d34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d3a:	f7fd fc4b 	bl	80055d4 <HAL_GetTick>
 8007d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d40:	e008      	b.n	8007d54 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d42:	f7fd fc47 	bl	80055d4 <HAL_GetTick>
 8007d46:	4602      	mov	r2, r0
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	2b02      	cmp	r3, #2
 8007d4e:	d901      	bls.n	8007d54 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8007d50:	2303      	movs	r3, #3
 8007d52:	e00f      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d54:	4b09      	ldr	r3, [pc, #36]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1f0      	bne.n	8007d42 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8007d60:	4b06      	ldr	r3, [pc, #24]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007d62:	68da      	ldr	r2, [r3, #12]
 8007d64:	4905      	ldr	r1, [pc, #20]	; (8007d7c <HAL_RCC_OscConfig+0x820>)
 8007d66:	4b06      	ldr	r3, [pc, #24]	; (8007d80 <HAL_RCC_OscConfig+0x824>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	60cb      	str	r3, [r1, #12]
 8007d6c:	e001      	b.n	8007d72 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e000      	b.n	8007d74 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3720      	adds	r7, #32
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	40021000 	.word	0x40021000
 8007d80:	feeefffc 	.word	0xfeeefffc

08007d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d101      	bne.n	8007d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e0e7      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007d98:	4b75      	ldr	r3, [pc, #468]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f003 0307 	and.w	r3, r3, #7
 8007da0:	683a      	ldr	r2, [r7, #0]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d910      	bls.n	8007dc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007da6:	4b72      	ldr	r3, [pc, #456]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f023 0207 	bic.w	r2, r3, #7
 8007dae:	4970      	ldr	r1, [pc, #448]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007db6:	4b6e      	ldr	r3, [pc, #440]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f003 0307 	and.w	r3, r3, #7
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d001      	beq.n	8007dc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e0cf      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0302 	and.w	r3, r3, #2
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d010      	beq.n	8007df6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	689a      	ldr	r2, [r3, #8]
 8007dd8:	4b66      	ldr	r3, [pc, #408]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d908      	bls.n	8007df6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007de4:	4b63      	ldr	r3, [pc, #396]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	4960      	ldr	r1, [pc, #384]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007df2:	4313      	orrs	r3, r2
 8007df4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 0301 	and.w	r3, r3, #1
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d04c      	beq.n	8007e9c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	2b03      	cmp	r3, #3
 8007e08:	d107      	bne.n	8007e1a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e0a:	4b5a      	ldr	r3, [pc, #360]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d121      	bne.n	8007e5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e0a6      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d107      	bne.n	8007e32 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e22:	4b54      	ldr	r3, [pc, #336]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d115      	bne.n	8007e5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e09a      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d107      	bne.n	8007e4a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007e3a:	4b4e      	ldr	r3, [pc, #312]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d109      	bne.n	8007e5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e08e      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e4a:	4b4a      	ldr	r3, [pc, #296]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d101      	bne.n	8007e5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e086      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007e5a:	4b46      	ldr	r3, [pc, #280]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	f023 0203 	bic.w	r2, r3, #3
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	4943      	ldr	r1, [pc, #268]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e6c:	f7fd fbb2 	bl	80055d4 <HAL_GetTick>
 8007e70:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e72:	e00a      	b.n	8007e8a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e74:	f7fd fbae 	bl	80055d4 <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d901      	bls.n	8007e8a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007e86:	2303      	movs	r3, #3
 8007e88:	e06e      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e8a:	4b3a      	ldr	r3, [pc, #232]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	f003 020c 	and.w	r2, r3, #12
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	d1eb      	bne.n	8007e74 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0302 	and.w	r3, r3, #2
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d010      	beq.n	8007eca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	4b31      	ldr	r3, [pc, #196]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d208      	bcs.n	8007eca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007eb8:	4b2e      	ldr	r3, [pc, #184]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	492b      	ldr	r1, [pc, #172]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007eca:	4b29      	ldr	r3, [pc, #164]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 0307 	and.w	r3, r3, #7
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d210      	bcs.n	8007efa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ed8:	4b25      	ldr	r3, [pc, #148]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f023 0207 	bic.w	r2, r3, #7
 8007ee0:	4923      	ldr	r1, [pc, #140]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ee8:	4b21      	ldr	r3, [pc, #132]	; (8007f70 <HAL_RCC_ClockConfig+0x1ec>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	683a      	ldr	r2, [r7, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d001      	beq.n	8007efa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e036      	b.n	8007f68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f003 0304 	and.w	r3, r3, #4
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d008      	beq.n	8007f18 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f06:	4b1b      	ldr	r3, [pc, #108]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	4918      	ldr	r1, [pc, #96]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007f14:	4313      	orrs	r3, r2
 8007f16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0308 	and.w	r3, r3, #8
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d009      	beq.n	8007f38 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f24:	4b13      	ldr	r3, [pc, #76]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	00db      	lsls	r3, r3, #3
 8007f32:	4910      	ldr	r1, [pc, #64]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f38:	f000 f824 	bl	8007f84 <HAL_RCC_GetSysClockFreq>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	4b0d      	ldr	r3, [pc, #52]	; (8007f74 <HAL_RCC_ClockConfig+0x1f0>)
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	091b      	lsrs	r3, r3, #4
 8007f44:	f003 030f 	and.w	r3, r3, #15
 8007f48:	490b      	ldr	r1, [pc, #44]	; (8007f78 <HAL_RCC_ClockConfig+0x1f4>)
 8007f4a:	5ccb      	ldrb	r3, [r1, r3]
 8007f4c:	f003 031f 	and.w	r3, r3, #31
 8007f50:	fa22 f303 	lsr.w	r3, r2, r3
 8007f54:	4a09      	ldr	r2, [pc, #36]	; (8007f7c <HAL_RCC_ClockConfig+0x1f8>)
 8007f56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007f58:	4b09      	ldr	r3, [pc, #36]	; (8007f80 <HAL_RCC_ClockConfig+0x1fc>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7fd fae9 	bl	8005534 <HAL_InitTick>
 8007f62:	4603      	mov	r3, r0
 8007f64:	72fb      	strb	r3, [r7, #11]

  return status;
 8007f66:	7afb      	ldrb	r3, [r7, #11]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3710      	adds	r7, #16
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	40022000 	.word	0x40022000
 8007f74:	40021000 	.word	0x40021000
 8007f78:	08012008 	.word	0x08012008
 8007f7c:	20000174 	.word	0x20000174
 8007f80:	20000178 	.word	0x20000178

08007f84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b089      	sub	sp, #36	; 0x24
 8007f88:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	61fb      	str	r3, [r7, #28]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f92:	4b3e      	ldr	r3, [pc, #248]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	f003 030c 	and.w	r3, r3, #12
 8007f9a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007f9c:	4b3b      	ldr	r3, [pc, #236]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f003 0303 	and.w	r3, r3, #3
 8007fa4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <HAL_RCC_GetSysClockFreq+0x34>
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	2b0c      	cmp	r3, #12
 8007fb0:	d121      	bne.n	8007ff6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d11e      	bne.n	8007ff6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007fb8:	4b34      	ldr	r3, [pc, #208]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0308 	and.w	r3, r3, #8
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d107      	bne.n	8007fd4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007fc4:	4b31      	ldr	r3, [pc, #196]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8007fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007fca:	0a1b      	lsrs	r3, r3, #8
 8007fcc:	f003 030f 	and.w	r3, r3, #15
 8007fd0:	61fb      	str	r3, [r7, #28]
 8007fd2:	e005      	b.n	8007fe0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007fd4:	4b2d      	ldr	r3, [pc, #180]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	091b      	lsrs	r3, r3, #4
 8007fda:	f003 030f 	and.w	r3, r3, #15
 8007fde:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007fe0:	4a2b      	ldr	r2, [pc, #172]	; (8008090 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fe8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d10d      	bne.n	800800c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007ff4:	e00a      	b.n	800800c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	d102      	bne.n	8008002 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007ffc:	4b25      	ldr	r3, [pc, #148]	; (8008094 <HAL_RCC_GetSysClockFreq+0x110>)
 8007ffe:	61bb      	str	r3, [r7, #24]
 8008000:	e004      	b.n	800800c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	2b08      	cmp	r3, #8
 8008006:	d101      	bne.n	800800c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008008:	4b23      	ldr	r3, [pc, #140]	; (8008098 <HAL_RCC_GetSysClockFreq+0x114>)
 800800a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	2b0c      	cmp	r3, #12
 8008010:	d134      	bne.n	800807c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008012:	4b1e      	ldr	r3, [pc, #120]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	f003 0303 	and.w	r3, r3, #3
 800801a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2b02      	cmp	r3, #2
 8008020:	d003      	beq.n	800802a <HAL_RCC_GetSysClockFreq+0xa6>
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	2b03      	cmp	r3, #3
 8008026:	d003      	beq.n	8008030 <HAL_RCC_GetSysClockFreq+0xac>
 8008028:	e005      	b.n	8008036 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800802a:	4b1a      	ldr	r3, [pc, #104]	; (8008094 <HAL_RCC_GetSysClockFreq+0x110>)
 800802c:	617b      	str	r3, [r7, #20]
      break;
 800802e:	e005      	b.n	800803c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008030:	4b19      	ldr	r3, [pc, #100]	; (8008098 <HAL_RCC_GetSysClockFreq+0x114>)
 8008032:	617b      	str	r3, [r7, #20]
      break;
 8008034:	e002      	b.n	800803c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	617b      	str	r3, [r7, #20]
      break;
 800803a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800803c:	4b13      	ldr	r3, [pc, #76]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 800803e:	68db      	ldr	r3, [r3, #12]
 8008040:	091b      	lsrs	r3, r3, #4
 8008042:	f003 0307 	and.w	r3, r3, #7
 8008046:	3301      	adds	r3, #1
 8008048:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800804a:	4b10      	ldr	r3, [pc, #64]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 800804c:	68db      	ldr	r3, [r3, #12]
 800804e:	0a1b      	lsrs	r3, r3, #8
 8008050:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008054:	697a      	ldr	r2, [r7, #20]
 8008056:	fb03 f202 	mul.w	r2, r3, r2
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008060:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008062:	4b0a      	ldr	r3, [pc, #40]	; (800808c <HAL_RCC_GetSysClockFreq+0x108>)
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	0e5b      	lsrs	r3, r3, #25
 8008068:	f003 0303 	and.w	r3, r3, #3
 800806c:	3301      	adds	r3, #1
 800806e:	005b      	lsls	r3, r3, #1
 8008070:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	fbb2 f3f3 	udiv	r3, r2, r3
 800807a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800807c:	69bb      	ldr	r3, [r7, #24]
}
 800807e:	4618      	mov	r0, r3
 8008080:	3724      	adds	r7, #36	; 0x24
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	40021000 	.word	0x40021000
 8008090:	08012020 	.word	0x08012020
 8008094:	00f42400 	.word	0x00f42400
 8008098:	007a1200 	.word	0x007a1200

0800809c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800809c:	b480      	push	{r7}
 800809e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80080a0:	4b03      	ldr	r3, [pc, #12]	; (80080b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80080a2:	681b      	ldr	r3, [r3, #0]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	20000174 	.word	0x20000174

080080b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80080b8:	f7ff fff0 	bl	800809c <HAL_RCC_GetHCLKFreq>
 80080bc:	4602      	mov	r2, r0
 80080be:	4b06      	ldr	r3, [pc, #24]	; (80080d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	0a1b      	lsrs	r3, r3, #8
 80080c4:	f003 0307 	and.w	r3, r3, #7
 80080c8:	4904      	ldr	r1, [pc, #16]	; (80080dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80080ca:	5ccb      	ldrb	r3, [r1, r3]
 80080cc:	f003 031f 	and.w	r3, r3, #31
 80080d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	40021000 	.word	0x40021000
 80080dc:	08012018 	.word	0x08012018

080080e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80080e4:	f7ff ffda 	bl	800809c <HAL_RCC_GetHCLKFreq>
 80080e8:	4602      	mov	r2, r0
 80080ea:	4b06      	ldr	r3, [pc, #24]	; (8008104 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	0adb      	lsrs	r3, r3, #11
 80080f0:	f003 0307 	and.w	r3, r3, #7
 80080f4:	4904      	ldr	r1, [pc, #16]	; (8008108 <HAL_RCC_GetPCLK2Freq+0x28>)
 80080f6:	5ccb      	ldrb	r3, [r1, r3]
 80080f8:	f003 031f 	and.w	r3, r3, #31
 80080fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008100:	4618      	mov	r0, r3
 8008102:	bd80      	pop	{r7, pc}
 8008104:	40021000 	.word	0x40021000
 8008108:	08012018 	.word	0x08012018

0800810c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008114:	2300      	movs	r3, #0
 8008116:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008118:	4b2a      	ldr	r3, [pc, #168]	; (80081c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800811a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800811c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d003      	beq.n	800812c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008124:	f7ff f9b6 	bl	8007494 <HAL_PWREx_GetVoltageRange>
 8008128:	6178      	str	r0, [r7, #20]
 800812a:	e014      	b.n	8008156 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800812c:	4b25      	ldr	r3, [pc, #148]	; (80081c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800812e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008130:	4a24      	ldr	r2, [pc, #144]	; (80081c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008132:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008136:	6593      	str	r3, [r2, #88]	; 0x58
 8008138:	4b22      	ldr	r3, [pc, #136]	; (80081c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800813a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800813c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008140:	60fb      	str	r3, [r7, #12]
 8008142:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008144:	f7ff f9a6 	bl	8007494 <HAL_PWREx_GetVoltageRange>
 8008148:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800814a:	4b1e      	ldr	r3, [pc, #120]	; (80081c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800814c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800814e:	4a1d      	ldr	r2, [pc, #116]	; (80081c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008150:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008154:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800815c:	d10b      	bne.n	8008176 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2b80      	cmp	r3, #128	; 0x80
 8008162:	d919      	bls.n	8008198 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2ba0      	cmp	r3, #160	; 0xa0
 8008168:	d902      	bls.n	8008170 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800816a:	2302      	movs	r3, #2
 800816c:	613b      	str	r3, [r7, #16]
 800816e:	e013      	b.n	8008198 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008170:	2301      	movs	r3, #1
 8008172:	613b      	str	r3, [r7, #16]
 8008174:	e010      	b.n	8008198 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2b80      	cmp	r3, #128	; 0x80
 800817a:	d902      	bls.n	8008182 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800817c:	2303      	movs	r3, #3
 800817e:	613b      	str	r3, [r7, #16]
 8008180:	e00a      	b.n	8008198 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2b80      	cmp	r3, #128	; 0x80
 8008186:	d102      	bne.n	800818e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008188:	2302      	movs	r3, #2
 800818a:	613b      	str	r3, [r7, #16]
 800818c:	e004      	b.n	8008198 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b70      	cmp	r3, #112	; 0x70
 8008192:	d101      	bne.n	8008198 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008194:	2301      	movs	r3, #1
 8008196:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008198:	4b0b      	ldr	r3, [pc, #44]	; (80081c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f023 0207 	bic.w	r2, r3, #7
 80081a0:	4909      	ldr	r1, [pc, #36]	; (80081c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80081a8:	4b07      	ldr	r3, [pc, #28]	; (80081c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f003 0307 	and.w	r3, r3, #7
 80081b0:	693a      	ldr	r2, [r7, #16]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d001      	beq.n	80081ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e000      	b.n	80081bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3718      	adds	r7, #24
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	40021000 	.word	0x40021000
 80081c8:	40022000 	.word	0x40022000

080081cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80081d4:	2300      	movs	r3, #0
 80081d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80081d8:	2300      	movs	r3, #0
 80081da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d031      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80081f0:	d01a      	beq.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80081f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80081f6:	d814      	bhi.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d009      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80081fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008200:	d10f      	bne.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8008202:	4b5d      	ldr	r3, [pc, #372]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	4a5c      	ldr	r2, [pc, #368]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800820c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800820e:	e00c      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	3304      	adds	r3, #4
 8008214:	2100      	movs	r1, #0
 8008216:	4618      	mov	r0, r3
 8008218:	f000 fa44 	bl	80086a4 <RCCEx_PLLSAI1_Config>
 800821c:	4603      	mov	r3, r0
 800821e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008220:	e003      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	74fb      	strb	r3, [r7, #19]
      break;
 8008226:	e000      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8008228:	bf00      	nop
    }

    if(ret == HAL_OK)
 800822a:	7cfb      	ldrb	r3, [r7, #19]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d10b      	bne.n	8008248 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008230:	4b51      	ldr	r3, [pc, #324]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008236:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800823e:	494e      	ldr	r1, [pc, #312]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008240:	4313      	orrs	r3, r2
 8008242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8008246:	e001      	b.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008248:	7cfb      	ldrb	r3, [r7, #19]
 800824a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008254:	2b00      	cmp	r3, #0
 8008256:	f000 809e 	beq.w	8008396 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800825a:	2300      	movs	r3, #0
 800825c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800825e:	4b46      	ldr	r3, [pc, #280]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008266:	2b00      	cmp	r3, #0
 8008268:	d101      	bne.n	800826e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800826a:	2301      	movs	r3, #1
 800826c:	e000      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800826e:	2300      	movs	r3, #0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00d      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008274:	4b40      	ldr	r3, [pc, #256]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008278:	4a3f      	ldr	r2, [pc, #252]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800827a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800827e:	6593      	str	r3, [r2, #88]	; 0x58
 8008280:	4b3d      	ldr	r3, [pc, #244]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008288:	60bb      	str	r3, [r7, #8]
 800828a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800828c:	2301      	movs	r3, #1
 800828e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008290:	4b3a      	ldr	r3, [pc, #232]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a39      	ldr	r2, [pc, #228]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800829a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800829c:	f7fd f99a 	bl	80055d4 <HAL_GetTick>
 80082a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80082a2:	e009      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082a4:	f7fd f996 	bl	80055d4 <HAL_GetTick>
 80082a8:	4602      	mov	r2, r0
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	1ad3      	subs	r3, r2, r3
 80082ae:	2b02      	cmp	r3, #2
 80082b0:	d902      	bls.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80082b2:	2303      	movs	r3, #3
 80082b4:	74fb      	strb	r3, [r7, #19]
        break;
 80082b6:	e005      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80082b8:	4b30      	ldr	r3, [pc, #192]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d0ef      	beq.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80082c4:	7cfb      	ldrb	r3, [r7, #19]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d15a      	bne.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80082ca:	4b2b      	ldr	r3, [pc, #172]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80082cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d01e      	beq.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d019      	beq.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80082e6:	4b24      	ldr	r3, [pc, #144]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80082e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082f2:	4b21      	ldr	r3, [pc, #132]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80082f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082f8:	4a1f      	ldr	r2, [pc, #124]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80082fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008302:	4b1d      	ldr	r3, [pc, #116]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008308:	4a1b      	ldr	r2, [pc, #108]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800830a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800830e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008312:	4a19      	ldr	r2, [pc, #100]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	2b00      	cmp	r3, #0
 8008322:	d016      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008324:	f7fd f956 	bl	80055d4 <HAL_GetTick>
 8008328:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800832a:	e00b      	b.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800832c:	f7fd f952 	bl	80055d4 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	f241 3288 	movw	r2, #5000	; 0x1388
 800833a:	4293      	cmp	r3, r2
 800833c:	d902      	bls.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800833e:	2303      	movs	r3, #3
 8008340:	74fb      	strb	r3, [r7, #19]
            break;
 8008342:	e006      	b.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008344:	4b0c      	ldr	r3, [pc, #48]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800834a:	f003 0302 	and.w	r3, r3, #2
 800834e:	2b00      	cmp	r3, #0
 8008350:	d0ec      	beq.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8008352:	7cfb      	ldrb	r3, [r7, #19]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10b      	bne.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008358:	4b07      	ldr	r3, [pc, #28]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800835a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800835e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008366:	4904      	ldr	r1, [pc, #16]	; (8008378 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008368:	4313      	orrs	r3, r2
 800836a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800836e:	e009      	b.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008370:	7cfb      	ldrb	r3, [r7, #19]
 8008372:	74bb      	strb	r3, [r7, #18]
 8008374:	e006      	b.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8008376:	bf00      	nop
 8008378:	40021000 	.word	0x40021000
 800837c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008380:	7cfb      	ldrb	r3, [r7, #19]
 8008382:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008384:	7c7b      	ldrb	r3, [r7, #17]
 8008386:	2b01      	cmp	r3, #1
 8008388:	d105      	bne.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800838a:	4b9e      	ldr	r3, [pc, #632]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800838c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800838e:	4a9d      	ldr	r2, [pc, #628]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008390:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008394:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80083a2:	4b98      	ldr	r3, [pc, #608]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80083a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083a8:	f023 0203 	bic.w	r2, r3, #3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a1b      	ldr	r3, [r3, #32]
 80083b0:	4994      	ldr	r1, [pc, #592]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f003 0302 	and.w	r3, r3, #2
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00a      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80083c4:	4b8f      	ldr	r3, [pc, #572]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80083c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ca:	f023 020c 	bic.w	r2, r3, #12
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d2:	498c      	ldr	r1, [pc, #560]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f003 0304 	and.w	r3, r3, #4
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00a      	beq.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80083e6:	4b87      	ldr	r3, [pc, #540]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80083e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f4:	4983      	ldr	r1, [pc, #524]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80083f6:	4313      	orrs	r3, r2
 80083f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0308 	and.w	r3, r3, #8
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00a      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008408:	4b7e      	ldr	r3, [pc, #504]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800840a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800840e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008416:	497b      	ldr	r1, [pc, #492]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008418:	4313      	orrs	r3, r2
 800841a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0320 	and.w	r3, r3, #32
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00a      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800842a:	4b76      	ldr	r3, [pc, #472]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800842c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008430:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008438:	4972      	ldr	r1, [pc, #456]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800843a:	4313      	orrs	r3, r2
 800843c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00a      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800844c:	4b6d      	ldr	r3, [pc, #436]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800844e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008452:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800845a:	496a      	ldr	r1, [pc, #424]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800845c:	4313      	orrs	r3, r2
 800845e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00a      	beq.n	8008484 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800846e:	4b65      	ldr	r3, [pc, #404]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008474:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800847c:	4961      	ldr	r1, [pc, #388]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800847e:	4313      	orrs	r3, r2
 8008480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800848c:	2b00      	cmp	r3, #0
 800848e:	d00a      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008490:	4b5c      	ldr	r3, [pc, #368]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008496:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800849e:	4959      	ldr	r1, [pc, #356]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80084a0:	4313      	orrs	r3, r2
 80084a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00a      	beq.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80084b2:	4b54      	ldr	r3, [pc, #336]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80084b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084c0:	4950      	ldr	r1, [pc, #320]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80084c2:	4313      	orrs	r3, r2
 80084c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00a      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80084d4:	4b4b      	ldr	r3, [pc, #300]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80084d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084da:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e2:	4948      	ldr	r1, [pc, #288]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80084e4:	4313      	orrs	r3, r2
 80084e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00a      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80084f6:	4b43      	ldr	r3, [pc, #268]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80084f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80084fc:	f023 0203 	bic.w	r2, r3, #3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008504:	493f      	ldr	r1, [pc, #252]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008506:	4313      	orrs	r3, r2
 8008508:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d028      	beq.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008518:	4b3a      	ldr	r3, [pc, #232]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800851a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800851e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008526:	4937      	ldr	r1, [pc, #220]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008528:	4313      	orrs	r3, r2
 800852a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008532:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008536:	d106      	bne.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008538:	4b32      	ldr	r3, [pc, #200]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	4a31      	ldr	r2, [pc, #196]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800853e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008542:	60d3      	str	r3, [r2, #12]
 8008544:	e011      	b.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800854a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800854e:	d10c      	bne.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	3304      	adds	r3, #4
 8008554:	2101      	movs	r1, #1
 8008556:	4618      	mov	r0, r3
 8008558:	f000 f8a4 	bl	80086a4 <RCCEx_PLLSAI1_Config>
 800855c:	4603      	mov	r3, r0
 800855e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008560:	7cfb      	ldrb	r3, [r7, #19]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d001      	beq.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8008566:	7cfb      	ldrb	r3, [r7, #19]
 8008568:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008572:	2b00      	cmp	r3, #0
 8008574:	d028      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008576:	4b23      	ldr	r3, [pc, #140]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800857c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008584:	491f      	ldr	r1, [pc, #124]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008586:	4313      	orrs	r3, r2
 8008588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008590:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008594:	d106      	bne.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008596:	4b1b      	ldr	r3, [pc, #108]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008598:	68db      	ldr	r3, [r3, #12]
 800859a:	4a1a      	ldr	r2, [pc, #104]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800859c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085a0:	60d3      	str	r3, [r2, #12]
 80085a2:	e011      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80085ac:	d10c      	bne.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	3304      	adds	r3, #4
 80085b2:	2101      	movs	r1, #1
 80085b4:	4618      	mov	r0, r3
 80085b6:	f000 f875 	bl	80086a4 <RCCEx_PLLSAI1_Config>
 80085ba:	4603      	mov	r3, r0
 80085bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80085be:	7cfb      	ldrb	r3, [r7, #19]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d001      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 80085c4:	7cfb      	ldrb	r3, [r7, #19]
 80085c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d02b      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80085d4:	4b0b      	ldr	r3, [pc, #44]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80085d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085e2:	4908      	ldr	r1, [pc, #32]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80085e4:	4313      	orrs	r3, r2
 80085e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80085f2:	d109      	bne.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085f4:	4b03      	ldr	r3, [pc, #12]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80085f6:	68db      	ldr	r3, [r3, #12]
 80085f8:	4a02      	ldr	r2, [pc, #8]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80085fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085fe:	60d3      	str	r3, [r2, #12]
 8008600:	e014      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x460>
 8008602:	bf00      	nop
 8008604:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800860c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008610:	d10c      	bne.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	3304      	adds	r3, #4
 8008616:	2101      	movs	r1, #1
 8008618:	4618      	mov	r0, r3
 800861a:	f000 f843 	bl	80086a4 <RCCEx_PLLSAI1_Config>
 800861e:	4603      	mov	r3, r0
 8008620:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008622:	7cfb      	ldrb	r3, [r7, #19]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d001      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8008628:	7cfb      	ldrb	r3, [r7, #19]
 800862a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008634:	2b00      	cmp	r3, #0
 8008636:	d01c      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008638:	4b19      	ldr	r3, [pc, #100]	; (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800863a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800863e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008646:	4916      	ldr	r1, [pc, #88]	; (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8008648:	4313      	orrs	r3, r2
 800864a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008652:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008656:	d10c      	bne.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3304      	adds	r3, #4
 800865c:	2102      	movs	r1, #2
 800865e:	4618      	mov	r0, r3
 8008660:	f000 f820 	bl	80086a4 <RCCEx_PLLSAI1_Config>
 8008664:	4603      	mov	r3, r0
 8008666:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008668:	7cfb      	ldrb	r3, [r7, #19]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d001      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 800866e:	7cfb      	ldrb	r3, [r7, #19]
 8008670:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00a      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800867e:	4b08      	ldr	r3, [pc, #32]	; (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8008680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008684:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800868c:	4904      	ldr	r1, [pc, #16]	; (80086a0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800868e:	4313      	orrs	r3, r2
 8008690:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008694:	7cbb      	ldrb	r3, [r7, #18]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	40021000 	.word	0x40021000

080086a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b084      	sub	sp, #16
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80086ae:	2300      	movs	r3, #0
 80086b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80086b2:	4b74      	ldr	r3, [pc, #464]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	f003 0303 	and.w	r3, r3, #3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d018      	beq.n	80086f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80086be:	4b71      	ldr	r3, [pc, #452]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	f003 0203 	and.w	r2, r3, #3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d10d      	bne.n	80086ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
       ||
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d009      	beq.n	80086ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80086d6:	4b6b      	ldr	r3, [pc, #428]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	091b      	lsrs	r3, r3, #4
 80086dc:	f003 0307 	and.w	r3, r3, #7
 80086e0:	1c5a      	adds	r2, r3, #1
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685b      	ldr	r3, [r3, #4]
       ||
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d047      	beq.n	800877a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	73fb      	strb	r3, [r7, #15]
 80086ee:	e044      	b.n	800877a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2b03      	cmp	r3, #3
 80086f6:	d018      	beq.n	800872a <RCCEx_PLLSAI1_Config+0x86>
 80086f8:	2b03      	cmp	r3, #3
 80086fa:	d825      	bhi.n	8008748 <RCCEx_PLLSAI1_Config+0xa4>
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d002      	beq.n	8008706 <RCCEx_PLLSAI1_Config+0x62>
 8008700:	2b02      	cmp	r3, #2
 8008702:	d009      	beq.n	8008718 <RCCEx_PLLSAI1_Config+0x74>
 8008704:	e020      	b.n	8008748 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008706:	4b5f      	ldr	r3, [pc, #380]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d11d      	bne.n	800874e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008716:	e01a      	b.n	800874e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008718:	4b5a      	ldr	r3, [pc, #360]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008720:	2b00      	cmp	r3, #0
 8008722:	d116      	bne.n	8008752 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008728:	e013      	b.n	8008752 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800872a:	4b56      	ldr	r3, [pc, #344]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d10f      	bne.n	8008756 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008736:	4b53      	ldr	r3, [pc, #332]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800873e:	2b00      	cmp	r3, #0
 8008740:	d109      	bne.n	8008756 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008746:	e006      	b.n	8008756 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	73fb      	strb	r3, [r7, #15]
      break;
 800874c:	e004      	b.n	8008758 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800874e:	bf00      	nop
 8008750:	e002      	b.n	8008758 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008752:	bf00      	nop
 8008754:	e000      	b.n	8008758 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008756:	bf00      	nop
    }

    if(status == HAL_OK)
 8008758:	7bfb      	ldrb	r3, [r7, #15]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d10d      	bne.n	800877a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800875e:	4b49      	ldr	r3, [pc, #292]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6819      	ldr	r1, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	3b01      	subs	r3, #1
 8008770:	011b      	lsls	r3, r3, #4
 8008772:	430b      	orrs	r3, r1
 8008774:	4943      	ldr	r1, [pc, #268]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008776:	4313      	orrs	r3, r2
 8008778:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800877a:	7bfb      	ldrb	r3, [r7, #15]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d17c      	bne.n	800887a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008780:	4b40      	ldr	r3, [pc, #256]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a3f      	ldr	r2, [pc, #252]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008786:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800878a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800878c:	f7fc ff22 	bl	80055d4 <HAL_GetTick>
 8008790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008792:	e009      	b.n	80087a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008794:	f7fc ff1e 	bl	80055d4 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d902      	bls.n	80087a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	73fb      	strb	r3, [r7, #15]
        break;
 80087a6:	e005      	b.n	80087b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80087a8:	4b36      	ldr	r3, [pc, #216]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1ef      	bne.n	8008794 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d15f      	bne.n	800887a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d110      	bne.n	80087e2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087c0:	4b30      	ldr	r3, [pc, #192]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087c2:	691b      	ldr	r3, [r3, #16]
 80087c4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80087c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	6892      	ldr	r2, [r2, #8]
 80087d0:	0211      	lsls	r1, r2, #8
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	68d2      	ldr	r2, [r2, #12]
 80087d6:	06d2      	lsls	r2, r2, #27
 80087d8:	430a      	orrs	r2, r1
 80087da:	492a      	ldr	r1, [pc, #168]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087dc:	4313      	orrs	r3, r2
 80087de:	610b      	str	r3, [r1, #16]
 80087e0:	e027      	b.n	8008832 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d112      	bne.n	800880e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087e8:	4b26      	ldr	r3, [pc, #152]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80087f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	6892      	ldr	r2, [r2, #8]
 80087f8:	0211      	lsls	r1, r2, #8
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	6912      	ldr	r2, [r2, #16]
 80087fe:	0852      	lsrs	r2, r2, #1
 8008800:	3a01      	subs	r2, #1
 8008802:	0552      	lsls	r2, r2, #21
 8008804:	430a      	orrs	r2, r1
 8008806:	491f      	ldr	r1, [pc, #124]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008808:	4313      	orrs	r3, r2
 800880a:	610b      	str	r3, [r1, #16]
 800880c:	e011      	b.n	8008832 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800880e:	4b1d      	ldr	r3, [pc, #116]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008816:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	6892      	ldr	r2, [r2, #8]
 800881e:	0211      	lsls	r1, r2, #8
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	6952      	ldr	r2, [r2, #20]
 8008824:	0852      	lsrs	r2, r2, #1
 8008826:	3a01      	subs	r2, #1
 8008828:	0652      	lsls	r2, r2, #25
 800882a:	430a      	orrs	r2, r1
 800882c:	4915      	ldr	r1, [pc, #84]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 800882e:	4313      	orrs	r3, r2
 8008830:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008832:	4b14      	ldr	r3, [pc, #80]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a13      	ldr	r2, [pc, #76]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008838:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800883c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800883e:	f7fc fec9 	bl	80055d4 <HAL_GetTick>
 8008842:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008844:	e009      	b.n	800885a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008846:	f7fc fec5 	bl	80055d4 <HAL_GetTick>
 800884a:	4602      	mov	r2, r0
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	1ad3      	subs	r3, r2, r3
 8008850:	2b02      	cmp	r3, #2
 8008852:	d902      	bls.n	800885a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008854:	2303      	movs	r3, #3
 8008856:	73fb      	strb	r3, [r7, #15]
          break;
 8008858:	e005      	b.n	8008866 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800885a:	4b0a      	ldr	r3, [pc, #40]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0ef      	beq.n	8008846 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008866:	7bfb      	ldrb	r3, [r7, #15]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d106      	bne.n	800887a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800886c:	4b05      	ldr	r3, [pc, #20]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 800886e:	691a      	ldr	r2, [r3, #16]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	699b      	ldr	r3, [r3, #24]
 8008874:	4903      	ldr	r1, [pc, #12]	; (8008884 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008876:	4313      	orrs	r3, r2
 8008878:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800887a:	7bfb      	ldrb	r3, [r7, #15]
}
 800887c:	4618      	mov	r0, r3
 800887e:	3710      	adds	r7, #16
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}
 8008884:	40021000 	.word	0x40021000

08008888 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d101      	bne.n	800889a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e095      	b.n	80089c6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d108      	bne.n	80088b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088aa:	d009      	beq.n	80088c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	61da      	str	r2, [r3, #28]
 80088b2:	e005      	b.n	80088c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d106      	bne.n	80088e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7fc fb3e 	bl	8004f5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2202      	movs	r2, #2
 80088e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008900:	d902      	bls.n	8008908 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008902:	2300      	movs	r3, #0
 8008904:	60fb      	str	r3, [r7, #12]
 8008906:	e002      	b.n	800890e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800890c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008916:	d007      	beq.n	8008928 <HAL_SPI_Init+0xa0>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008920:	d002      	beq.n	8008928 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008938:	431a      	orrs	r2, r3
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	f003 0302 	and.w	r3, r3, #2
 8008942:	431a      	orrs	r2, r3
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	695b      	ldr	r3, [r3, #20]
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	431a      	orrs	r2, r3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008956:	431a      	orrs	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008960:	431a      	orrs	r2, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800896a:	ea42 0103 	orr.w	r1, r2, r3
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008972:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	430a      	orrs	r2, r1
 800897c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	699b      	ldr	r3, [r3, #24]
 8008982:	0c1b      	lsrs	r3, r3, #16
 8008984:	f003 0204 	and.w	r2, r3, #4
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898c:	f003 0310 	and.w	r3, r3, #16
 8008990:	431a      	orrs	r2, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008996:	f003 0308 	and.w	r3, r3, #8
 800899a:	431a      	orrs	r2, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80089a4:	ea42 0103 	orr.w	r1, r2, r3
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	430a      	orrs	r2, r1
 80089b4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2200      	movs	r2, #0
 80089ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3710      	adds	r7, #16
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b088      	sub	sp, #32
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	60f8      	str	r0, [r7, #12]
 80089d6:	60b9      	str	r1, [r7, #8]
 80089d8:	603b      	str	r3, [r7, #0]
 80089da:	4613      	mov	r3, r2
 80089dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80089de:	2300      	movs	r3, #0
 80089e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d101      	bne.n	80089f0 <HAL_SPI_Transmit+0x22>
 80089ec:	2302      	movs	r3, #2
 80089ee:	e158      	b.n	8008ca2 <HAL_SPI_Transmit+0x2d4>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089f8:	f7fc fdec 	bl	80055d4 <HAL_GetTick>
 80089fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80089fe:	88fb      	ldrh	r3, [r7, #6]
 8008a00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d002      	beq.n	8008a14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008a0e:	2302      	movs	r3, #2
 8008a10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008a12:	e13d      	b.n	8008c90 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d002      	beq.n	8008a20 <HAL_SPI_Transmit+0x52>
 8008a1a:	88fb      	ldrh	r3, [r7, #6]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d102      	bne.n	8008a26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008a24:	e134      	b.n	8008c90 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2203      	movs	r2, #3
 8008a2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	88fa      	ldrh	r2, [r7, #6]
 8008a3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	88fa      	ldrh	r2, [r7, #6]
 8008a44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2200      	movs	r2, #0
 8008a58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a70:	d10f      	bne.n	8008a92 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a9c:	2b40      	cmp	r3, #64	; 0x40
 8008a9e:	d007      	beq.n	8008ab0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008aae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ab8:	d94b      	bls.n	8008b52 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d002      	beq.n	8008ac8 <HAL_SPI_Transmit+0xfa>
 8008ac2:	8afb      	ldrh	r3, [r7, #22]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d13e      	bne.n	8008b46 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008acc:	881a      	ldrh	r2, [r3, #0]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad8:	1c9a      	adds	r2, r3, #2
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008aec:	e02b      	b.n	8008b46 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	f003 0302 	and.w	r3, r3, #2
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d112      	bne.n	8008b22 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b00:	881a      	ldrh	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0c:	1c9a      	adds	r2, r3, #2
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b20:	e011      	b.n	8008b46 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b22:	f7fc fd57 	bl	80055d4 <HAL_GetTick>
 8008b26:	4602      	mov	r2, r0
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	683a      	ldr	r2, [r7, #0]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d803      	bhi.n	8008b3a <HAL_SPI_Transmit+0x16c>
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b38:	d102      	bne.n	8008b40 <HAL_SPI_Transmit+0x172>
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d102      	bne.n	8008b46 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008b40:	2303      	movs	r3, #3
 8008b42:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008b44:	e0a4      	b.n	8008c90 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1ce      	bne.n	8008aee <HAL_SPI_Transmit+0x120>
 8008b50:	e07c      	b.n	8008c4c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d002      	beq.n	8008b60 <HAL_SPI_Transmit+0x192>
 8008b5a:	8afb      	ldrh	r3, [r7, #22]
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d170      	bne.n	8008c42 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d912      	bls.n	8008b90 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b6e:	881a      	ldrh	r2, [r3, #0]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7a:	1c9a      	adds	r2, r3, #2
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	3b02      	subs	r3, #2
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b8e:	e058      	b.n	8008c42 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	330c      	adds	r3, #12
 8008b9a:	7812      	ldrb	r2, [r2, #0]
 8008b9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba2:	1c5a      	adds	r2, r3, #1
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	3b01      	subs	r3, #1
 8008bb0:	b29a      	uxth	r2, r3
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008bb6:	e044      	b.n	8008c42 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	f003 0302 	and.w	r3, r3, #2
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d12b      	bne.n	8008c1e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d912      	bls.n	8008bf6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd4:	881a      	ldrh	r2, [r3, #0]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be0:	1c9a      	adds	r2, r3, #2
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	3b02      	subs	r3, #2
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008bf4:	e025      	b.n	8008c42 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	330c      	adds	r3, #12
 8008c00:	7812      	ldrb	r2, [r2, #0]
 8008c02:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c08:	1c5a      	adds	r2, r3, #1
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	3b01      	subs	r3, #1
 8008c16:	b29a      	uxth	r2, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c1c:	e011      	b.n	8008c42 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c1e:	f7fc fcd9 	bl	80055d4 <HAL_GetTick>
 8008c22:	4602      	mov	r2, r0
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	1ad3      	subs	r3, r2, r3
 8008c28:	683a      	ldr	r2, [r7, #0]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d803      	bhi.n	8008c36 <HAL_SPI_Transmit+0x268>
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c34:	d102      	bne.n	8008c3c <HAL_SPI_Transmit+0x26e>
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d102      	bne.n	8008c42 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c40:	e026      	b.n	8008c90 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1b5      	bne.n	8008bb8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c4c:	69ba      	ldr	r2, [r7, #24]
 8008c4e:	6839      	ldr	r1, [r7, #0]
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f000 fce3 	bl	800961c <SPI_EndRxTxTransaction>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d002      	beq.n	8008c62 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2220      	movs	r2, #32
 8008c60:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d10a      	bne.n	8008c80 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	613b      	str	r3, [r7, #16]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	613b      	str	r3, [r7, #16]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	613b      	str	r3, [r7, #16]
 8008c7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	77fb      	strb	r3, [r7, #31]
 8008c8c:	e000      	b.n	8008c90 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008c8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2201      	movs	r2, #1
 8008c94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008ca0:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3720      	adds	r7, #32
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b088      	sub	sp, #32
 8008cae:	af02      	add	r7, sp, #8
 8008cb0:	60f8      	str	r0, [r7, #12]
 8008cb2:	60b9      	str	r1, [r7, #8]
 8008cb4:	603b      	str	r3, [r7, #0]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008cc6:	d112      	bne.n	8008cee <HAL_SPI_Receive+0x44>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d10e      	bne.n	8008cee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2204      	movs	r2, #4
 8008cd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008cd8:	88fa      	ldrh	r2, [r7, #6]
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	9300      	str	r3, [sp, #0]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	68b9      	ldr	r1, [r7, #8]
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f000 f910 	bl	8008f0a <HAL_SPI_TransmitReceive>
 8008cea:	4603      	mov	r3, r0
 8008cec:	e109      	b.n	8008f02 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d101      	bne.n	8008cfc <HAL_SPI_Receive+0x52>
 8008cf8:	2302      	movs	r3, #2
 8008cfa:	e102      	b.n	8008f02 <HAL_SPI_Receive+0x258>
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d04:	f7fc fc66 	bl	80055d4 <HAL_GetTick>
 8008d08:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d002      	beq.n	8008d1c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008d16:	2302      	movs	r3, #2
 8008d18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008d1a:	e0e9      	b.n	8008ef0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <HAL_SPI_Receive+0x7e>
 8008d22:	88fb      	ldrh	r3, [r7, #6]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d102      	bne.n	8008d2e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008d2c:	e0e0      	b.n	8008ef0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2204      	movs	r2, #4
 8008d32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	68ba      	ldr	r2, [r7, #8]
 8008d40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	88fa      	ldrh	r2, [r7, #6]
 8008d46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	88fa      	ldrh	r2, [r7, #6]
 8008d4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2200      	movs	r2, #0
 8008d56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2200      	movs	r2, #0
 8008d62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2200      	movs	r2, #0
 8008d68:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008d78:	d908      	bls.n	8008d8c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008d88:	605a      	str	r2, [r3, #4]
 8008d8a:	e007      	b.n	8008d9c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	685a      	ldr	r2, [r3, #4]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008d9a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008da4:	d10f      	bne.n	8008dc6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008db4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008dc4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dd0:	2b40      	cmp	r3, #64	; 0x40
 8008dd2:	d007      	beq.n	8008de4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008de2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008dec:	d867      	bhi.n	8008ebe <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008dee:	e030      	b.n	8008e52 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d117      	bne.n	8008e2e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f103 020c 	add.w	r2, r3, #12
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0a:	7812      	ldrb	r2, [r2, #0]
 8008e0c:	b2d2      	uxtb	r2, r2
 8008e0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e14:	1c5a      	adds	r2, r3, #1
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	3b01      	subs	r3, #1
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008e2c:	e011      	b.n	8008e52 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e2e:	f7fc fbd1 	bl	80055d4 <HAL_GetTick>
 8008e32:	4602      	mov	r2, r0
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	1ad3      	subs	r3, r2, r3
 8008e38:	683a      	ldr	r2, [r7, #0]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d803      	bhi.n	8008e46 <HAL_SPI_Receive+0x19c>
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e44:	d102      	bne.n	8008e4c <HAL_SPI_Receive+0x1a2>
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d102      	bne.n	8008e52 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008e50:	e04e      	b.n	8008ef0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1c8      	bne.n	8008df0 <HAL_SPI_Receive+0x146>
 8008e5e:	e034      	b.n	8008eca <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	f003 0301 	and.w	r3, r3, #1
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d115      	bne.n	8008e9a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68da      	ldr	r2, [r3, #12]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e78:	b292      	uxth	r2, r2
 8008e7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e80:	1c9a      	adds	r2, r3, #2
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008e98:	e011      	b.n	8008ebe <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e9a:	f7fc fb9b 	bl	80055d4 <HAL_GetTick>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d803      	bhi.n	8008eb2 <HAL_SPI_Receive+0x208>
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb0:	d102      	bne.n	8008eb8 <HAL_SPI_Receive+0x20e>
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d102      	bne.n	8008ebe <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008ebc:	e018      	b.n	8008ef0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1ca      	bne.n	8008e60 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008eca:	693a      	ldr	r2, [r7, #16]
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f000 fb4c 	bl	800956c <SPI_EndRxTransaction>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d002      	beq.n	8008ee0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2220      	movs	r2, #32
 8008ede:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d002      	beq.n	8008eee <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	75fb      	strb	r3, [r7, #23]
 8008eec:	e000      	b.n	8008ef0 <HAL_SPI_Receive+0x246>
  }

error :
 8008eee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3718      	adds	r7, #24
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b08a      	sub	sp, #40	; 0x28
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	60f8      	str	r0, [r7, #12]
 8008f12:	60b9      	str	r1, [r7, #8]
 8008f14:	607a      	str	r2, [r7, #4]
 8008f16:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d101      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26>
 8008f2c:	2302      	movs	r3, #2
 8008f2e:	e1fb      	b.n	8009328 <HAL_SPI_TransmitReceive+0x41e>
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2201      	movs	r2, #1
 8008f34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f38:	f7fc fb4c 	bl	80055d4 <HAL_GetTick>
 8008f3c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008f44:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008f4c:	887b      	ldrh	r3, [r7, #2]
 8008f4e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008f50:	887b      	ldrh	r3, [r7, #2]
 8008f52:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008f54:	7efb      	ldrb	r3, [r7, #27]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d00e      	beq.n	8008f78 <HAL_SPI_TransmitReceive+0x6e>
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f60:	d106      	bne.n	8008f70 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d102      	bne.n	8008f70 <HAL_SPI_TransmitReceive+0x66>
 8008f6a:	7efb      	ldrb	r3, [r7, #27]
 8008f6c:	2b04      	cmp	r3, #4
 8008f6e:	d003      	beq.n	8008f78 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008f70:	2302      	movs	r3, #2
 8008f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008f76:	e1cd      	b.n	8009314 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d005      	beq.n	8008f8a <HAL_SPI_TransmitReceive+0x80>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d002      	beq.n	8008f8a <HAL_SPI_TransmitReceive+0x80>
 8008f84:	887b      	ldrh	r3, [r7, #2]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d103      	bne.n	8008f92 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008f90:	e1c0      	b.n	8009314 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	2b04      	cmp	r3, #4
 8008f9c:	d003      	beq.n	8008fa6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2205      	movs	r2, #5
 8008fa2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	887a      	ldrh	r2, [r7, #2]
 8008fb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	887a      	ldrh	r2, [r7, #2]
 8008fbe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	887a      	ldrh	r2, [r7, #2]
 8008fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	887a      	ldrh	r2, [r7, #2]
 8008fd2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008fe8:	d802      	bhi.n	8008ff0 <HAL_SPI_TransmitReceive+0xe6>
 8008fea:	8a3b      	ldrh	r3, [r7, #16]
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d908      	bls.n	8009002 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008ffe:	605a      	str	r2, [r3, #4]
 8009000:	e007      	b.n	8009012 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	685a      	ldr	r2, [r3, #4]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009010:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800901c:	2b40      	cmp	r3, #64	; 0x40
 800901e:	d007      	beq.n	8009030 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800902e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009038:	d97c      	bls.n	8009134 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d002      	beq.n	8009048 <HAL_SPI_TransmitReceive+0x13e>
 8009042:	8a7b      	ldrh	r3, [r7, #18]
 8009044:	2b01      	cmp	r3, #1
 8009046:	d169      	bne.n	800911c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904c:	881a      	ldrh	r2, [r3, #0]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009058:	1c9a      	adds	r2, r3, #2
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009062:	b29b      	uxth	r3, r3
 8009064:	3b01      	subs	r3, #1
 8009066:	b29a      	uxth	r2, r3
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800906c:	e056      	b.n	800911c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	f003 0302 	and.w	r3, r3, #2
 8009078:	2b02      	cmp	r3, #2
 800907a:	d11b      	bne.n	80090b4 <HAL_SPI_TransmitReceive+0x1aa>
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009080:	b29b      	uxth	r3, r3
 8009082:	2b00      	cmp	r3, #0
 8009084:	d016      	beq.n	80090b4 <HAL_SPI_TransmitReceive+0x1aa>
 8009086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009088:	2b01      	cmp	r3, #1
 800908a:	d113      	bne.n	80090b4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009090:	881a      	ldrh	r2, [r3, #0]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800909c:	1c9a      	adds	r2, r3, #2
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	3b01      	subs	r3, #1
 80090aa:	b29a      	uxth	r2, r3
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090b0:	2300      	movs	r3, #0
 80090b2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	f003 0301 	and.w	r3, r3, #1
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d11c      	bne.n	80090fc <HAL_SPI_TransmitReceive+0x1f2>
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d016      	beq.n	80090fc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	68da      	ldr	r2, [r3, #12]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090d8:	b292      	uxth	r2, r2
 80090da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e0:	1c9a      	adds	r2, r3, #2
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	3b01      	subs	r3, #1
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80090f8:	2301      	movs	r3, #1
 80090fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80090fc:	f7fc fa6a 	bl	80055d4 <HAL_GetTick>
 8009100:	4602      	mov	r2, r0
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009108:	429a      	cmp	r2, r3
 800910a:	d807      	bhi.n	800911c <HAL_SPI_TransmitReceive+0x212>
 800910c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800910e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009112:	d003      	beq.n	800911c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8009114:	2303      	movs	r3, #3
 8009116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800911a:	e0fb      	b.n	8009314 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009120:	b29b      	uxth	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1a3      	bne.n	800906e <HAL_SPI_TransmitReceive+0x164>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800912c:	b29b      	uxth	r3, r3
 800912e:	2b00      	cmp	r3, #0
 8009130:	d19d      	bne.n	800906e <HAL_SPI_TransmitReceive+0x164>
 8009132:	e0df      	b.n	80092f4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d003      	beq.n	8009144 <HAL_SPI_TransmitReceive+0x23a>
 800913c:	8a7b      	ldrh	r3, [r7, #18]
 800913e:	2b01      	cmp	r3, #1
 8009140:	f040 80cb 	bne.w	80092da <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009148:	b29b      	uxth	r3, r3
 800914a:	2b01      	cmp	r3, #1
 800914c:	d912      	bls.n	8009174 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009152:	881a      	ldrh	r2, [r3, #0]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800915e:	1c9a      	adds	r2, r3, #2
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009168:	b29b      	uxth	r3, r3
 800916a:	3b02      	subs	r3, #2
 800916c:	b29a      	uxth	r2, r3
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009172:	e0b2      	b.n	80092da <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	330c      	adds	r3, #12
 800917e:	7812      	ldrb	r2, [r2, #0]
 8009180:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009190:	b29b      	uxth	r3, r3
 8009192:	3b01      	subs	r3, #1
 8009194:	b29a      	uxth	r2, r3
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800919a:	e09e      	b.n	80092da <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	f003 0302 	and.w	r3, r3, #2
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d134      	bne.n	8009214 <HAL_SPI_TransmitReceive+0x30a>
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d02f      	beq.n	8009214 <HAL_SPI_TransmitReceive+0x30a>
 80091b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d12c      	bne.n	8009214 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091be:	b29b      	uxth	r3, r3
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d912      	bls.n	80091ea <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091c8:	881a      	ldrh	r2, [r3, #0]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091d4:	1c9a      	adds	r2, r3, #2
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091de:	b29b      	uxth	r3, r3
 80091e0:	3b02      	subs	r3, #2
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80091e8:	e012      	b.n	8009210 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	330c      	adds	r3, #12
 80091f4:	7812      	ldrb	r2, [r2, #0]
 80091f6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009206:	b29b      	uxth	r3, r3
 8009208:	3b01      	subs	r3, #1
 800920a:	b29a      	uxth	r2, r3
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009210:	2300      	movs	r3, #0
 8009212:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b01      	cmp	r3, #1
 8009220:	d148      	bne.n	80092b4 <HAL_SPI_TransmitReceive+0x3aa>
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009228:	b29b      	uxth	r3, r3
 800922a:	2b00      	cmp	r3, #0
 800922c:	d042      	beq.n	80092b4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009234:	b29b      	uxth	r3, r3
 8009236:	2b01      	cmp	r3, #1
 8009238:	d923      	bls.n	8009282 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	68da      	ldr	r2, [r3, #12]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009244:	b292      	uxth	r2, r2
 8009246:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924c:	1c9a      	adds	r2, r3, #2
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009258:	b29b      	uxth	r3, r3
 800925a:	3b02      	subs	r3, #2
 800925c:	b29a      	uxth	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800926a:	b29b      	uxth	r3, r3
 800926c:	2b01      	cmp	r3, #1
 800926e:	d81f      	bhi.n	80092b0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685a      	ldr	r2, [r3, #4]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800927e:	605a      	str	r2, [r3, #4]
 8009280:	e016      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f103 020c 	add.w	r2, r3, #12
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800928e:	7812      	ldrb	r2, [r2, #0]
 8009290:	b2d2      	uxtb	r2, r2
 8009292:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009298:	1c5a      	adds	r2, r3, #1
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	3b01      	subs	r3, #1
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80092b0:	2301      	movs	r3, #1
 80092b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80092b4:	f7fc f98e 	bl	80055d4 <HAL_GetTick>
 80092b8:	4602      	mov	r2, r0
 80092ba:	69fb      	ldr	r3, [r7, #28]
 80092bc:	1ad3      	subs	r3, r2, r3
 80092be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d803      	bhi.n	80092cc <HAL_SPI_TransmitReceive+0x3c2>
 80092c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ca:	d102      	bne.n	80092d2 <HAL_SPI_TransmitReceive+0x3c8>
 80092cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d103      	bne.n	80092da <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80092d8:	e01c      	b.n	8009314 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092de:	b29b      	uxth	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f47f af5b 	bne.w	800919c <HAL_SPI_TransmitReceive+0x292>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	f47f af54 	bne.w	800919c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80092f4:	69fa      	ldr	r2, [r7, #28]
 80092f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092f8:	68f8      	ldr	r0, [r7, #12]
 80092fa:	f000 f98f 	bl	800961c <SPI_EndRxTxTransaction>
 80092fe:	4603      	mov	r3, r0
 8009300:	2b00      	cmp	r3, #0
 8009302:	d006      	beq.n	8009312 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2220      	movs	r2, #32
 800930e:	661a      	str	r2, [r3, #96]	; 0x60
 8009310:	e000      	b.n	8009314 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8009312:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2200      	movs	r2, #0
 8009320:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009324:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8009328:	4618      	mov	r0, r3
 800932a:	3728      	adds	r7, #40	; 0x28
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b088      	sub	sp, #32
 8009334:	af00      	add	r7, sp, #0
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	603b      	str	r3, [r7, #0]
 800933c:	4613      	mov	r3, r2
 800933e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009340:	f7fc f948 	bl	80055d4 <HAL_GetTick>
 8009344:	4602      	mov	r2, r0
 8009346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009348:	1a9b      	subs	r3, r3, r2
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	4413      	add	r3, r2
 800934e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009350:	f7fc f940 	bl	80055d4 <HAL_GetTick>
 8009354:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009356:	4b39      	ldr	r3, [pc, #228]	; (800943c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	015b      	lsls	r3, r3, #5
 800935c:	0d1b      	lsrs	r3, r3, #20
 800935e:	69fa      	ldr	r2, [r7, #28]
 8009360:	fb02 f303 	mul.w	r3, r2, r3
 8009364:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009366:	e054      	b.n	8009412 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800936e:	d050      	beq.n	8009412 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009370:	f7fc f930 	bl	80055d4 <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	1ad3      	subs	r3, r2, r3
 800937a:	69fa      	ldr	r2, [r7, #28]
 800937c:	429a      	cmp	r2, r3
 800937e:	d902      	bls.n	8009386 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d13d      	bne.n	8009402 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009394:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800939e:	d111      	bne.n	80093c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093a8:	d004      	beq.n	80093b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093b2:	d107      	bne.n	80093c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093cc:	d10f      	bne.n	80093ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80093dc:	601a      	str	r2, [r3, #0]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80093ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2201      	movs	r2, #1
 80093f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80093fe:	2303      	movs	r3, #3
 8009400:	e017      	b.n	8009432 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d101      	bne.n	800940c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009408:	2300      	movs	r3, #0
 800940a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	3b01      	subs	r3, #1
 8009410:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	689a      	ldr	r2, [r3, #8]
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	4013      	ands	r3, r2
 800941c:	68ba      	ldr	r2, [r7, #8]
 800941e:	429a      	cmp	r2, r3
 8009420:	bf0c      	ite	eq
 8009422:	2301      	moveq	r3, #1
 8009424:	2300      	movne	r3, #0
 8009426:	b2db      	uxtb	r3, r3
 8009428:	461a      	mov	r2, r3
 800942a:	79fb      	ldrb	r3, [r7, #7]
 800942c:	429a      	cmp	r2, r3
 800942e:	d19b      	bne.n	8009368 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3720      	adds	r7, #32
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop
 800943c:	20000174 	.word	0x20000174

08009440 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b08a      	sub	sp, #40	; 0x28
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
 800944c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800944e:	2300      	movs	r3, #0
 8009450:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009452:	f7fc f8bf 	bl	80055d4 <HAL_GetTick>
 8009456:	4602      	mov	r2, r0
 8009458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800945a:	1a9b      	subs	r3, r3, r2
 800945c:	683a      	ldr	r2, [r7, #0]
 800945e:	4413      	add	r3, r2
 8009460:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009462:	f7fc f8b7 	bl	80055d4 <HAL_GetTick>
 8009466:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	330c      	adds	r3, #12
 800946e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009470:	4b3d      	ldr	r3, [pc, #244]	; (8009568 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	4613      	mov	r3, r2
 8009476:	009b      	lsls	r3, r3, #2
 8009478:	4413      	add	r3, r2
 800947a:	00da      	lsls	r2, r3, #3
 800947c:	1ad3      	subs	r3, r2, r3
 800947e:	0d1b      	lsrs	r3, r3, #20
 8009480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009482:	fb02 f303 	mul.w	r3, r2, r3
 8009486:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009488:	e060      	b.n	800954c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009490:	d107      	bne.n	80094a2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d104      	bne.n	80094a2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	b2db      	uxtb	r3, r3
 800949e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80094a0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a8:	d050      	beq.n	800954c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094aa:	f7fc f893 	bl	80055d4 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	6a3b      	ldr	r3, [r7, #32]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d902      	bls.n	80094c0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80094ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d13d      	bne.n	800953c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094d8:	d111      	bne.n	80094fe <SPI_WaitFifoStateUntilTimeout+0xbe>
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094e2:	d004      	beq.n	80094ee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	689b      	ldr	r3, [r3, #8]
 80094e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094ec:	d107      	bne.n	80094fe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009506:	d10f      	bne.n	8009528 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009516:	601a      	str	r2, [r3, #0]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009526:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009538:	2303      	movs	r3, #3
 800953a:	e010      	b.n	800955e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800953c:	69bb      	ldr	r3, [r7, #24]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d101      	bne.n	8009546 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009542:	2300      	movs	r3, #0
 8009544:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	3b01      	subs	r3, #1
 800954a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	689a      	ldr	r2, [r3, #8]
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	4013      	ands	r3, r2
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	429a      	cmp	r2, r3
 800955a:	d196      	bne.n	800948a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3728      	adds	r7, #40	; 0x28
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20000174 	.word	0x20000174

0800956c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b086      	sub	sp, #24
 8009570:	af02      	add	r7, sp, #8
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009580:	d111      	bne.n	80095a6 <SPI_EndRxTransaction+0x3a>
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800958a:	d004      	beq.n	8009596 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009594:	d107      	bne.n	80095a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095a4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	9300      	str	r3, [sp, #0]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	2200      	movs	r2, #0
 80095ae:	2180      	movs	r1, #128	; 0x80
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f7ff febd 	bl	8009330 <SPI_WaitFlagStateUntilTimeout>
 80095b6:	4603      	mov	r3, r0
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d007      	beq.n	80095cc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095c0:	f043 0220 	orr.w	r2, r3, #32
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80095c8:	2303      	movs	r3, #3
 80095ca:	e023      	b.n	8009614 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095d4:	d11d      	bne.n	8009612 <SPI_EndRxTransaction+0xa6>
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095de:	d004      	beq.n	80095ea <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095e8:	d113      	bne.n	8009612 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	9300      	str	r3, [sp, #0]
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80095f6:	68f8      	ldr	r0, [r7, #12]
 80095f8:	f7ff ff22 	bl	8009440 <SPI_WaitFifoStateUntilTimeout>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d007      	beq.n	8009612 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009606:	f043 0220 	orr.w	r2, r3, #32
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800960e:	2303      	movs	r3, #3
 8009610:	e000      	b.n	8009614 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b086      	sub	sp, #24
 8009620:	af02      	add	r7, sp, #8
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	9300      	str	r3, [sp, #0]
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	2200      	movs	r2, #0
 8009630:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009634:	68f8      	ldr	r0, [r7, #12]
 8009636:	f7ff ff03 	bl	8009440 <SPI_WaitFifoStateUntilTimeout>
 800963a:	4603      	mov	r3, r0
 800963c:	2b00      	cmp	r3, #0
 800963e:	d007      	beq.n	8009650 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009644:	f043 0220 	orr.w	r2, r3, #32
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800964c:	2303      	movs	r3, #3
 800964e:	e027      	b.n	80096a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	9300      	str	r3, [sp, #0]
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2200      	movs	r2, #0
 8009658:	2180      	movs	r1, #128	; 0x80
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f7ff fe68 	bl	8009330 <SPI_WaitFlagStateUntilTimeout>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d007      	beq.n	8009676 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800966a:	f043 0220 	orr.w	r2, r3, #32
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009672:	2303      	movs	r3, #3
 8009674:	e014      	b.n	80096a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	2200      	movs	r2, #0
 800967e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f7ff fedc 	bl	8009440 <SPI_WaitFifoStateUntilTimeout>
 8009688:	4603      	mov	r3, r0
 800968a:	2b00      	cmp	r3, #0
 800968c:	d007      	beq.n	800969e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009692:	f043 0220 	orr.w	r2, r3, #32
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800969a:	2303      	movs	r3, #3
 800969c:	e000      	b.n	80096a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e04e      	b.n	8009758 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d114      	bne.n	80096ec <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fc66 	bl	8009f9c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d103      	bne.n	80096e2 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4a20      	ldr	r2, [pc, #128]	; (8009760 <HAL_UART_Init+0xb8>)
 80096de:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2224      	movs	r2, #36	; 0x24
 80096f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f022 0201 	bic.w	r2, r2, #1
 8009700:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 fc90 	bl	800a028 <UART_SetConfig>
 8009708:	4603      	mov	r3, r0
 800970a:	2b01      	cmp	r3, #1
 800970c:	d101      	bne.n	8009712 <HAL_UART_Init+0x6a>
  {
    return HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	e022      	b.n	8009758 <HAL_UART_Init+0xb0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009716:	2b00      	cmp	r3, #0
 8009718:	d002      	beq.n	8009720 <HAL_UART_Init+0x78>
  {
    UART_AdvFeatureConfig(huart);
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f000 ff0a 	bl	800a534 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	685a      	ldr	r2, [r3, #4]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800972e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689a      	ldr	r2, [r3, #8]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800973e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f042 0201 	orr.w	r2, r2, #1
 800974e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f000 ff91 	bl	800a678 <UART_CheckIdleState>
 8009756:	4603      	mov	r3, r0
}
 8009758:	4618      	mov	r0, r3
 800975a:	3708      	adds	r7, #8
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	08004fe1 	.word	0x08004fe1

08009764 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b08a      	sub	sp, #40	; 0x28
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	4613      	mov	r3, r2
 8009770:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009776:	2b20      	cmp	r3, #32
 8009778:	d178      	bne.n	800986c <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d002      	beq.n	8009786 <HAL_UART_Transmit_DMA+0x22>
 8009780:	88fb      	ldrh	r3, [r7, #6]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d101      	bne.n	800978a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e071      	b.n	800986e <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009790:	2b01      	cmp	r3, #1
 8009792:	d101      	bne.n	8009798 <HAL_UART_Transmit_DMA+0x34>
 8009794:	2302      	movs	r3, #2
 8009796:	e06a      	b.n	800986e <HAL_UART_Transmit_DMA+0x10a>
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	68ba      	ldr	r2, [r7, #8]
 80097a4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	88fa      	ldrh	r2, [r7, #6]
 80097aa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	88fa      	ldrh	r2, [r7, #6]
 80097b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2221      	movs	r2, #33	; 0x21
 80097c2:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d02b      	beq.n	8009824 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097d0:	4a29      	ldr	r2, [pc, #164]	; (8009878 <HAL_UART_Transmit_DMA+0x114>)
 80097d2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097d8:	4a28      	ldr	r2, [pc, #160]	; (800987c <HAL_UART_Transmit_DMA+0x118>)
 80097da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097e0:	4a27      	ldr	r2, [pc, #156]	; (8009880 <HAL_UART_Transmit_DMA+0x11c>)
 80097e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097e8:	2200      	movs	r2, #0
 80097ea:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097f4:	4619      	mov	r1, r3
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	3328      	adds	r3, #40	; 0x28
 80097fc:	461a      	mov	r2, r3
 80097fe:	88fb      	ldrh	r3, [r7, #6]
 8009800:	f7fd faae 	bl	8006d60 <HAL_DMA_Start_IT>
 8009804:	4603      	mov	r3, r0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d00c      	beq.n	8009824 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2210      	movs	r2, #16
 800980e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2220      	movs	r2, #32
 800981e:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	e024      	b.n	800986e <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2240      	movs	r2, #64	; 0x40
 800982a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	3308      	adds	r3, #8
 800983a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	e853 3f00 	ldrex	r3, [r3]
 8009842:	613b      	str	r3, [r7, #16]
   return(result);
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800984a:	627b      	str	r3, [r7, #36]	; 0x24
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	3308      	adds	r3, #8
 8009852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009854:	623a      	str	r2, [r7, #32]
 8009856:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009858:	69f9      	ldr	r1, [r7, #28]
 800985a:	6a3a      	ldr	r2, [r7, #32]
 800985c:	e841 2300 	strex	r3, r2, [r1]
 8009860:	61bb      	str	r3, [r7, #24]
   return(result);
 8009862:	69bb      	ldr	r3, [r7, #24]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1e5      	bne.n	8009834 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 8009868:	2300      	movs	r3, #0
 800986a:	e000      	b.n	800986e <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800986c:	2302      	movs	r3, #2
  }
}
 800986e:	4618      	mov	r0, r3
 8009870:	3728      	adds	r7, #40	; 0x28
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	0800aaf3 	.word	0x0800aaf3
 800987c:	0800ab91 	.word	0x0800ab91
 8009880:	0800ad1d 	.word	0x0800ad1d

08009884 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b08a      	sub	sp, #40	; 0x28
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	4613      	mov	r3, r2
 8009890:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009896:	2b20      	cmp	r3, #32
 8009898:	d142      	bne.n	8009920 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d002      	beq.n	80098a6 <HAL_UART_Receive_DMA+0x22>
 80098a0:	88fb      	ldrh	r3, [r7, #6]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d101      	bne.n	80098aa <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	e03b      	b.n	8009922 <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d101      	bne.n	80098b8 <HAL_UART_Receive_DMA+0x34>
 80098b4:	2302      	movs	r3, #2
 80098b6:	e034      	b.n	8009922 <HAL_UART_Receive_DMA+0x9e>
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2200      	movs	r2, #0
 80098c4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a18      	ldr	r2, [pc, #96]	; (800992c <HAL_UART_Receive_DMA+0xa8>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d01f      	beq.n	8009910 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d018      	beq.n	8009910 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	e853 3f00 	ldrex	r3, [r3]
 80098ea:	613b      	str	r3, [r7, #16]
   return(result);
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80098f2:	627b      	str	r3, [r7, #36]	; 0x24
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	461a      	mov	r2, r3
 80098fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fc:	623b      	str	r3, [r7, #32]
 80098fe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009900:	69f9      	ldr	r1, [r7, #28]
 8009902:	6a3a      	ldr	r2, [r7, #32]
 8009904:	e841 2300 	strex	r3, r2, [r1]
 8009908:	61bb      	str	r3, [r7, #24]
   return(result);
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1e6      	bne.n	80098de <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009910:	88fb      	ldrh	r3, [r7, #6]
 8009912:	461a      	mov	r2, r3
 8009914:	68b9      	ldr	r1, [r7, #8]
 8009916:	68f8      	ldr	r0, [r7, #12]
 8009918:	f000 ffbc 	bl	800a894 <UART_Start_Receive_DMA>
 800991c:	4603      	mov	r3, r0
 800991e:	e000      	b.n	8009922 <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8009920:	2302      	movs	r3, #2
  }
}
 8009922:	4618      	mov	r0, r3
 8009924:	3728      	adds	r7, #40	; 0x28
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	40008000 	.word	0x40008000

08009930 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b0ba      	sub	sp, #232	; 0xe8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	69db      	ldr	r3, [r3, #28]
 800993e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009956:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800995a:	f640 030f 	movw	r3, #2063	; 0x80f
 800995e:	4013      	ands	r3, r2
 8009960:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009964:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009968:	2b00      	cmp	r3, #0
 800996a:	d115      	bne.n	8009998 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800996c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009970:	f003 0320 	and.w	r3, r3, #32
 8009974:	2b00      	cmp	r3, #0
 8009976:	d00f      	beq.n	8009998 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800997c:	f003 0320 	and.w	r3, r3, #32
 8009980:	2b00      	cmp	r3, #0
 8009982:	d009      	beq.n	8009998 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009988:	2b00      	cmp	r3, #0
 800998a:	f000 82b2 	beq.w	8009ef2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	4798      	blx	r3
      }
      return;
 8009996:	e2ac      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009998:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800999c:	2b00      	cmp	r3, #0
 800999e:	f000 811d 	beq.w	8009bdc <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80099a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099a6:	f003 0301 	and.w	r3, r3, #1
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d106      	bne.n	80099bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80099ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80099b2:	4b88      	ldr	r3, [pc, #544]	; (8009bd4 <HAL_UART_IRQHandler+0x2a4>)
 80099b4:	4013      	ands	r3, r2
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	f000 8110 	beq.w	8009bdc <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80099bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099c0:	f003 0301 	and.w	r3, r3, #1
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d011      	beq.n	80099ec <HAL_UART_IRQHandler+0xbc>
 80099c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00b      	beq.n	80099ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2201      	movs	r2, #1
 80099da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099e2:	f043 0201 	orr.w	r2, r3, #1
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099f0:	f003 0302 	and.w	r3, r3, #2
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d011      	beq.n	8009a1c <HAL_UART_IRQHandler+0xec>
 80099f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099fc:	f003 0301 	and.w	r3, r3, #1
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00b      	beq.n	8009a1c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	2202      	movs	r2, #2
 8009a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a12:	f043 0204 	orr.w	r2, r3, #4
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a20:	f003 0304 	and.w	r3, r3, #4
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d011      	beq.n	8009a4c <HAL_UART_IRQHandler+0x11c>
 8009a28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a2c:	f003 0301 	and.w	r3, r3, #1
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00b      	beq.n	8009a4c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	2204      	movs	r2, #4
 8009a3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a42:	f043 0202 	orr.w	r2, r3, #2
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a50:	f003 0308 	and.w	r3, r3, #8
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d017      	beq.n	8009a88 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009a58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a5c:	f003 0320 	and.w	r3, r3, #32
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d105      	bne.n	8009a70 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009a64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a68:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d00b      	beq.n	8009a88 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2208      	movs	r2, #8
 8009a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a7e:	f043 0208 	orr.w	r2, r3, #8
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d012      	beq.n	8009aba <HAL_UART_IRQHandler+0x18a>
 8009a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d00c      	beq.n	8009aba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009aa8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ab0:	f043 0220 	orr.w	r2, r3, #32
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	f000 8218 	beq.w	8009ef6 <HAL_UART_IRQHandler+0x5c6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aca:	f003 0320 	and.w	r3, r3, #32
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00d      	beq.n	8009aee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009ad2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ad6:	f003 0320 	and.w	r3, r3, #32
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d007      	beq.n	8009aee <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d003      	beq.n	8009aee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009af4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	689b      	ldr	r3, [r3, #8]
 8009afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b02:	2b40      	cmp	r3, #64	; 0x40
 8009b04:	d005      	beq.n	8009b12 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009b06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009b0a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d053      	beq.n	8009bba <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 ff8a 	bl	800aa2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b22:	2b40      	cmp	r3, #64	; 0x40
 8009b24:	d143      	bne.n	8009bae <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	3308      	adds	r3, #8
 8009b2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009b34:	e853 3f00 	ldrex	r3, [r3]
 8009b38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009b3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	3308      	adds	r3, #8
 8009b4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009b52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009b56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009b5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009b62:	e841 2300 	strex	r3, r2, [r1]
 8009b66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009b6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d1d9      	bne.n	8009b26 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d013      	beq.n	8009ba2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b7e:	4a16      	ldr	r2, [pc, #88]	; (8009bd8 <HAL_UART_IRQHandler+0x2a8>)
 8009b80:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7fd f988 	bl	8006e9c <HAL_DMA_Abort_IT>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d01d      	beq.n	8009bce <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ba0:	e015      	b.n	8009bce <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bac:	e00f      	b.n	8009bce <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bb8:	e009      	b.n	8009bce <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009bcc:	e193      	b.n	8009ef6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bce:	bf00      	nop
    return;
 8009bd0:	e191      	b.n	8009ef6 <HAL_UART_IRQHandler+0x5c6>
 8009bd2:	bf00      	nop
 8009bd4:	04000120 	.word	0x04000120
 8009bd8:	0800ad9d 	.word	0x0800ad9d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	f040 814a 	bne.w	8009e7a <HAL_UART_IRQHandler+0x54a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bea:	f003 0310 	and.w	r3, r3, #16
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 8143 	beq.w	8009e7a <HAL_UART_IRQHandler+0x54a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bf8:	f003 0310 	and.w	r3, r3, #16
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 813c 	beq.w	8009e7a <HAL_UART_IRQHandler+0x54a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2210      	movs	r2, #16
 8009c08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c14:	2b40      	cmp	r3, #64	; 0x40
 8009c16:	f040 80b6 	bne.w	8009d86 <HAL_UART_IRQHandler+0x456>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c26:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f000 8165 	beq.w	8009efa <HAL_UART_IRQHandler+0x5ca>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009c36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	f080 815d 	bcs.w	8009efa <HAL_UART_IRQHandler+0x5ca>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009c46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f003 0320 	and.w	r3, r3, #32
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f040 8085 	bne.w	8009d66 <HAL_UART_IRQHandler+0x436>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c68:	e853 3f00 	ldrex	r3, [r3]
 8009c6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009c70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009c74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	461a      	mov	r2, r3
 8009c82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009c86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009c8a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009c92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1da      	bne.n	8009c5c <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	3308      	adds	r3, #8
 8009cac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009cb0:	e853 3f00 	ldrex	r3, [r3]
 8009cb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009cb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009cb8:	f023 0301 	bic.w	r3, r3, #1
 8009cbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	3308      	adds	r3, #8
 8009cc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009cca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009cce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009cd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009cd6:	e841 2300 	strex	r3, r2, [r1]
 8009cda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009cdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d1e1      	bne.n	8009ca6 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3308      	adds	r3, #8
 8009ce8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cec:	e853 3f00 	ldrex	r3, [r3]
 8009cf0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009cf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	3308      	adds	r3, #8
 8009d02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009d06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009d08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009d0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009d0e:	e841 2300 	strex	r3, r2, [r1]
 8009d12:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009d14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d1e3      	bne.n	8009ce2 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2220      	movs	r2, #32
 8009d1e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2200      	movs	r2, #0
 8009d24:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d2e:	e853 3f00 	ldrex	r3, [r3]
 8009d32:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d36:	f023 0310 	bic.w	r3, r3, #16
 8009d3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	461a      	mov	r2, r3
 8009d44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d48:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d4a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d50:	e841 2300 	strex	r3, r2, [r1]
 8009d54:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d1e4      	bne.n	8009d26 <HAL_UART_IRQHandler+0x3f6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d60:	4618      	mov	r0, r3
 8009d62:	f7fd f85d 	bl	8006e20 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009d6c:	687a      	ldr	r2, [r7, #4]
 8009d6e:	f8b2 1058 	ldrh.w	r1, [r2, #88]	; 0x58
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	f8b2 205a 	ldrh.w	r2, [r2, #90]	; 0x5a
 8009d78:	b292      	uxth	r2, r2
 8009d7a:	1a8a      	subs	r2, r1, r2
 8009d7c:	b292      	uxth	r2, r2
 8009d7e:	4611      	mov	r1, r2
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009d84:	e0b9      	b.n	8009efa <HAL_UART_IRQHandler+0x5ca>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	1ad3      	subs	r3, r2, r3
 8009d96:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f000 80ab 	beq.w	8009efe <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8009da8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f000 80a6 	beq.w	8009efe <HAL_UART_IRQHandler+0x5ce>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dba:	e853 3f00 	ldrex	r3, [r3]
 8009dbe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009dc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8009dd6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009dda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ddc:	e841 2300 	strex	r3, r2, [r1]
 8009de0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1e4      	bne.n	8009db2 <HAL_UART_IRQHandler+0x482>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	3308      	adds	r3, #8
 8009dee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df2:	e853 3f00 	ldrex	r3, [r3]
 8009df6:	623b      	str	r3, [r7, #32]
   return(result);
 8009df8:	6a3b      	ldr	r3, [r7, #32]
 8009dfa:	f023 0301 	bic.w	r3, r3, #1
 8009dfe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	3308      	adds	r3, #8
 8009e08:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009e0c:	633a      	str	r2, [r7, #48]	; 0x30
 8009e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e14:	e841 2300 	strex	r3, r2, [r1]
 8009e18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1e3      	bne.n	8009de8 <HAL_UART_IRQHandler+0x4b8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2220      	movs	r2, #32
 8009e24:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	e853 3f00 	ldrex	r3, [r3]
 8009e3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f023 0310 	bic.w	r3, r3, #16
 8009e46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009e54:	61fb      	str	r3, [r7, #28]
 8009e56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e58:	69b9      	ldr	r1, [r7, #24]
 8009e5a:	69fa      	ldr	r2, [r7, #28]
 8009e5c:	e841 2300 	strex	r3, r2, [r1]
 8009e60:	617b      	str	r3, [r7, #20]
   return(result);
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d1e4      	bne.n	8009e32 <HAL_UART_IRQHandler+0x502>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009e6e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8009e72:	4611      	mov	r1, r2
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e78:	e041      	b.n	8009efe <HAL_UART_IRQHandler+0x5ce>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d010      	beq.n	8009ea8 <HAL_UART_IRQHandler+0x578>
 8009e86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00a      	beq.n	8009ea8 <HAL_UART_IRQHandler+0x578>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009e9a:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009ea6:	e02d      	b.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00e      	beq.n	8009ed2 <HAL_UART_IRQHandler+0x5a2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d008      	beq.n	8009ed2 <HAL_UART_IRQHandler+0x5a2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d01c      	beq.n	8009f02 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	4798      	blx	r3
    }
    return;
 8009ed0:	e017      	b.n	8009f02 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d012      	beq.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
 8009ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00c      	beq.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
  {
    UART_EndTransmit_IT(huart);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 ff6e 	bl	800adcc <UART_EndTransmit_IT>
    return;
 8009ef0:	e008      	b.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
      return;
 8009ef2:	bf00      	nop
 8009ef4:	e006      	b.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
    return;
 8009ef6:	bf00      	nop
 8009ef8:	e004      	b.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
      return;
 8009efa:	bf00      	nop
 8009efc:	e002      	b.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
      return;
 8009efe:	bf00      	nop
 8009f00:	e000      	b.n	8009f04 <HAL_UART_IRQHandler+0x5d4>
    return;
 8009f02:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009f04:	37e8      	adds	r7, #232	; 0xe8
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
 8009f0a:	bf00      	nop

08009f0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009f14:	bf00      	nop
 8009f16:	370c      	adds	r7, #12
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr

08009f34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009f3c:	bf00      	nop
 8009f3e:	370c      	adds	r7, #12
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009f50:	bf00      	nop
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009f78:	bf00      	nop
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a16      	ldr	r2, [pc, #88]	; (800a000 <UART_InitCallbacksToDefault+0x64>)
 8009fa8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a15      	ldr	r2, [pc, #84]	; (800a004 <UART_InitCallbacksToDefault+0x68>)
 8009fb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a14      	ldr	r2, [pc, #80]	; (800a008 <UART_InitCallbacksToDefault+0x6c>)
 8009fb8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a13      	ldr	r2, [pc, #76]	; (800a00c <UART_InitCallbacksToDefault+0x70>)
 8009fc0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a12      	ldr	r2, [pc, #72]	; (800a010 <UART_InitCallbacksToDefault+0x74>)
 8009fc8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	4a11      	ldr	r2, [pc, #68]	; (800a014 <UART_InitCallbacksToDefault+0x78>)
 8009fd0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	4a10      	ldr	r2, [pc, #64]	; (800a018 <UART_InitCallbacksToDefault+0x7c>)
 8009fd8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	4a0f      	ldr	r2, [pc, #60]	; (800a01c <UART_InitCallbacksToDefault+0x80>)
 8009fe0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	4a0e      	ldr	r2, [pc, #56]	; (800a020 <UART_InitCallbacksToDefault+0x84>)
 8009fe8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a0d      	ldr	r2, [pc, #52]	; (800a024 <UART_InitCallbacksToDefault+0x88>)
 8009ff0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

}
 8009ff4:	bf00      	nop
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr
 800a000:	08009f21 	.word	0x08009f21
 800a004:	08009f0d 	.word	0x08009f0d
 800a008:	080035bd 	.word	0x080035bd
 800a00c:	080035d9 	.word	0x080035d9
 800a010:	08009f35 	.word	0x08009f35
 800a014:	08009f49 	.word	0x08009f49
 800a018:	08009f5d 	.word	0x08009f5d
 800a01c:	08009f71 	.word	0x08009f71
 800a020:	0800ae25 	.word	0x0800ae25
 800a024:	08009f85 	.word	0x08009f85

0800a028 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a02c:	b08a      	sub	sp, #40	; 0x28
 800a02e:	af00      	add	r7, sp, #0
 800a030:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a032:	2300      	movs	r3, #0
 800a034:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	689a      	ldr	r2, [r3, #8]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	431a      	orrs	r2, r3
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	695b      	ldr	r3, [r3, #20]
 800a046:	431a      	orrs	r2, r3
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	69db      	ldr	r3, [r3, #28]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	4ba5      	ldr	r3, [pc, #660]	; (800a2ec <UART_SetConfig+0x2c4>)
 800a058:	4013      	ands	r3, r2
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	6812      	ldr	r2, [r2, #0]
 800a05e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a060:	430b      	orrs	r3, r1
 800a062:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	68da      	ldr	r2, [r3, #12]
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	699b      	ldr	r3, [r3, #24]
 800a07e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	4a9a      	ldr	r2, [pc, #616]	; (800a2f0 <UART_SetConfig+0x2c8>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d004      	beq.n	800a094 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6a1b      	ldr	r3, [r3, #32]
 800a08e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a090:	4313      	orrs	r3, r2
 800a092:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0a4:	430a      	orrs	r2, r1
 800a0a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a91      	ldr	r2, [pc, #580]	; (800a2f4 <UART_SetConfig+0x2cc>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d126      	bne.n	800a100 <UART_SetConfig+0xd8>
 800a0b2:	4b91      	ldr	r3, [pc, #580]	; (800a2f8 <UART_SetConfig+0x2d0>)
 800a0b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0b8:	f003 0303 	and.w	r3, r3, #3
 800a0bc:	2b03      	cmp	r3, #3
 800a0be:	d81b      	bhi.n	800a0f8 <UART_SetConfig+0xd0>
 800a0c0:	a201      	add	r2, pc, #4	; (adr r2, 800a0c8 <UART_SetConfig+0xa0>)
 800a0c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0c6:	bf00      	nop
 800a0c8:	0800a0d9 	.word	0x0800a0d9
 800a0cc:	0800a0e9 	.word	0x0800a0e9
 800a0d0:	0800a0e1 	.word	0x0800a0e1
 800a0d4:	0800a0f1 	.word	0x0800a0f1
 800a0d8:	2301      	movs	r3, #1
 800a0da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a0de:	e0d6      	b.n	800a28e <UART_SetConfig+0x266>
 800a0e0:	2302      	movs	r3, #2
 800a0e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a0e6:	e0d2      	b.n	800a28e <UART_SetConfig+0x266>
 800a0e8:	2304      	movs	r3, #4
 800a0ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a0ee:	e0ce      	b.n	800a28e <UART_SetConfig+0x266>
 800a0f0:	2308      	movs	r3, #8
 800a0f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a0f6:	e0ca      	b.n	800a28e <UART_SetConfig+0x266>
 800a0f8:	2310      	movs	r3, #16
 800a0fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a0fe:	e0c6      	b.n	800a28e <UART_SetConfig+0x266>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a7d      	ldr	r2, [pc, #500]	; (800a2fc <UART_SetConfig+0x2d4>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d138      	bne.n	800a17c <UART_SetConfig+0x154>
 800a10a:	4b7b      	ldr	r3, [pc, #492]	; (800a2f8 <UART_SetConfig+0x2d0>)
 800a10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a110:	f003 030c 	and.w	r3, r3, #12
 800a114:	2b0c      	cmp	r3, #12
 800a116:	d82d      	bhi.n	800a174 <UART_SetConfig+0x14c>
 800a118:	a201      	add	r2, pc, #4	; (adr r2, 800a120 <UART_SetConfig+0xf8>)
 800a11a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11e:	bf00      	nop
 800a120:	0800a155 	.word	0x0800a155
 800a124:	0800a175 	.word	0x0800a175
 800a128:	0800a175 	.word	0x0800a175
 800a12c:	0800a175 	.word	0x0800a175
 800a130:	0800a165 	.word	0x0800a165
 800a134:	0800a175 	.word	0x0800a175
 800a138:	0800a175 	.word	0x0800a175
 800a13c:	0800a175 	.word	0x0800a175
 800a140:	0800a15d 	.word	0x0800a15d
 800a144:	0800a175 	.word	0x0800a175
 800a148:	0800a175 	.word	0x0800a175
 800a14c:	0800a175 	.word	0x0800a175
 800a150:	0800a16d 	.word	0x0800a16d
 800a154:	2300      	movs	r3, #0
 800a156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a15a:	e098      	b.n	800a28e <UART_SetConfig+0x266>
 800a15c:	2302      	movs	r3, #2
 800a15e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a162:	e094      	b.n	800a28e <UART_SetConfig+0x266>
 800a164:	2304      	movs	r3, #4
 800a166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a16a:	e090      	b.n	800a28e <UART_SetConfig+0x266>
 800a16c:	2308      	movs	r3, #8
 800a16e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a172:	e08c      	b.n	800a28e <UART_SetConfig+0x266>
 800a174:	2310      	movs	r3, #16
 800a176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a17a:	e088      	b.n	800a28e <UART_SetConfig+0x266>
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a5f      	ldr	r2, [pc, #380]	; (800a300 <UART_SetConfig+0x2d8>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d125      	bne.n	800a1d2 <UART_SetConfig+0x1aa>
 800a186:	4b5c      	ldr	r3, [pc, #368]	; (800a2f8 <UART_SetConfig+0x2d0>)
 800a188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a18c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a190:	2b30      	cmp	r3, #48	; 0x30
 800a192:	d016      	beq.n	800a1c2 <UART_SetConfig+0x19a>
 800a194:	2b30      	cmp	r3, #48	; 0x30
 800a196:	d818      	bhi.n	800a1ca <UART_SetConfig+0x1a2>
 800a198:	2b20      	cmp	r3, #32
 800a19a:	d00a      	beq.n	800a1b2 <UART_SetConfig+0x18a>
 800a19c:	2b20      	cmp	r3, #32
 800a19e:	d814      	bhi.n	800a1ca <UART_SetConfig+0x1a2>
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d002      	beq.n	800a1aa <UART_SetConfig+0x182>
 800a1a4:	2b10      	cmp	r3, #16
 800a1a6:	d008      	beq.n	800a1ba <UART_SetConfig+0x192>
 800a1a8:	e00f      	b.n	800a1ca <UART_SetConfig+0x1a2>
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a1b0:	e06d      	b.n	800a28e <UART_SetConfig+0x266>
 800a1b2:	2302      	movs	r3, #2
 800a1b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a1b8:	e069      	b.n	800a28e <UART_SetConfig+0x266>
 800a1ba:	2304      	movs	r3, #4
 800a1bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a1c0:	e065      	b.n	800a28e <UART_SetConfig+0x266>
 800a1c2:	2308      	movs	r3, #8
 800a1c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a1c8:	e061      	b.n	800a28e <UART_SetConfig+0x266>
 800a1ca:	2310      	movs	r3, #16
 800a1cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a1d0:	e05d      	b.n	800a28e <UART_SetConfig+0x266>
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a4b      	ldr	r2, [pc, #300]	; (800a304 <UART_SetConfig+0x2dc>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d125      	bne.n	800a228 <UART_SetConfig+0x200>
 800a1dc:	4b46      	ldr	r3, [pc, #280]	; (800a2f8 <UART_SetConfig+0x2d0>)
 800a1de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a1e6:	2bc0      	cmp	r3, #192	; 0xc0
 800a1e8:	d016      	beq.n	800a218 <UART_SetConfig+0x1f0>
 800a1ea:	2bc0      	cmp	r3, #192	; 0xc0
 800a1ec:	d818      	bhi.n	800a220 <UART_SetConfig+0x1f8>
 800a1ee:	2b80      	cmp	r3, #128	; 0x80
 800a1f0:	d00a      	beq.n	800a208 <UART_SetConfig+0x1e0>
 800a1f2:	2b80      	cmp	r3, #128	; 0x80
 800a1f4:	d814      	bhi.n	800a220 <UART_SetConfig+0x1f8>
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d002      	beq.n	800a200 <UART_SetConfig+0x1d8>
 800a1fa:	2b40      	cmp	r3, #64	; 0x40
 800a1fc:	d008      	beq.n	800a210 <UART_SetConfig+0x1e8>
 800a1fe:	e00f      	b.n	800a220 <UART_SetConfig+0x1f8>
 800a200:	2300      	movs	r3, #0
 800a202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a206:	e042      	b.n	800a28e <UART_SetConfig+0x266>
 800a208:	2302      	movs	r3, #2
 800a20a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a20e:	e03e      	b.n	800a28e <UART_SetConfig+0x266>
 800a210:	2304      	movs	r3, #4
 800a212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a216:	e03a      	b.n	800a28e <UART_SetConfig+0x266>
 800a218:	2308      	movs	r3, #8
 800a21a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a21e:	e036      	b.n	800a28e <UART_SetConfig+0x266>
 800a220:	2310      	movs	r3, #16
 800a222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a226:	e032      	b.n	800a28e <UART_SetConfig+0x266>
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a30      	ldr	r2, [pc, #192]	; (800a2f0 <UART_SetConfig+0x2c8>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d12a      	bne.n	800a288 <UART_SetConfig+0x260>
 800a232:	4b31      	ldr	r3, [pc, #196]	; (800a2f8 <UART_SetConfig+0x2d0>)
 800a234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a238:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a23c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a240:	d01a      	beq.n	800a278 <UART_SetConfig+0x250>
 800a242:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a246:	d81b      	bhi.n	800a280 <UART_SetConfig+0x258>
 800a248:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a24c:	d00c      	beq.n	800a268 <UART_SetConfig+0x240>
 800a24e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a252:	d815      	bhi.n	800a280 <UART_SetConfig+0x258>
 800a254:	2b00      	cmp	r3, #0
 800a256:	d003      	beq.n	800a260 <UART_SetConfig+0x238>
 800a258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a25c:	d008      	beq.n	800a270 <UART_SetConfig+0x248>
 800a25e:	e00f      	b.n	800a280 <UART_SetConfig+0x258>
 800a260:	2300      	movs	r3, #0
 800a262:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a266:	e012      	b.n	800a28e <UART_SetConfig+0x266>
 800a268:	2302      	movs	r3, #2
 800a26a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a26e:	e00e      	b.n	800a28e <UART_SetConfig+0x266>
 800a270:	2304      	movs	r3, #4
 800a272:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a276:	e00a      	b.n	800a28e <UART_SetConfig+0x266>
 800a278:	2308      	movs	r3, #8
 800a27a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a27e:	e006      	b.n	800a28e <UART_SetConfig+0x266>
 800a280:	2310      	movs	r3, #16
 800a282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a286:	e002      	b.n	800a28e <UART_SetConfig+0x266>
 800a288:	2310      	movs	r3, #16
 800a28a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a17      	ldr	r2, [pc, #92]	; (800a2f0 <UART_SetConfig+0x2c8>)
 800a294:	4293      	cmp	r3, r2
 800a296:	f040 808b 	bne.w	800a3b0 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a29a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a29e:	2b08      	cmp	r3, #8
 800a2a0:	d834      	bhi.n	800a30c <UART_SetConfig+0x2e4>
 800a2a2:	a201      	add	r2, pc, #4	; (adr r2, 800a2a8 <UART_SetConfig+0x280>)
 800a2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a8:	0800a2cd 	.word	0x0800a2cd
 800a2ac:	0800a30d 	.word	0x0800a30d
 800a2b0:	0800a2d5 	.word	0x0800a2d5
 800a2b4:	0800a30d 	.word	0x0800a30d
 800a2b8:	0800a2db 	.word	0x0800a2db
 800a2bc:	0800a30d 	.word	0x0800a30d
 800a2c0:	0800a30d 	.word	0x0800a30d
 800a2c4:	0800a30d 	.word	0x0800a30d
 800a2c8:	0800a2e3 	.word	0x0800a2e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2cc:	f7fd fef2 	bl	80080b4 <HAL_RCC_GetPCLK1Freq>
 800a2d0:	61f8      	str	r0, [r7, #28]
        break;
 800a2d2:	e021      	b.n	800a318 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2d4:	4b0c      	ldr	r3, [pc, #48]	; (800a308 <UART_SetConfig+0x2e0>)
 800a2d6:	61fb      	str	r3, [r7, #28]
        break;
 800a2d8:	e01e      	b.n	800a318 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2da:	f7fd fe53 	bl	8007f84 <HAL_RCC_GetSysClockFreq>
 800a2de:	61f8      	str	r0, [r7, #28]
        break;
 800a2e0:	e01a      	b.n	800a318 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2e6:	61fb      	str	r3, [r7, #28]
        break;
 800a2e8:	e016      	b.n	800a318 <UART_SetConfig+0x2f0>
 800a2ea:	bf00      	nop
 800a2ec:	efff69f3 	.word	0xefff69f3
 800a2f0:	40008000 	.word	0x40008000
 800a2f4:	40013800 	.word	0x40013800
 800a2f8:	40021000 	.word	0x40021000
 800a2fc:	40004400 	.word	0x40004400
 800a300:	40004800 	.word	0x40004800
 800a304:	40004c00 	.word	0x40004c00
 800a308:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a30c:	2300      	movs	r3, #0
 800a30e:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a310:	2301      	movs	r3, #1
 800a312:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a316:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f000 80fa 	beq.w	800a514 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	4613      	mov	r3, r2
 800a326:	005b      	lsls	r3, r3, #1
 800a328:	4413      	add	r3, r2
 800a32a:	69fa      	ldr	r2, [r7, #28]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d305      	bcc.n	800a33c <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a336:	69fa      	ldr	r2, [r7, #28]
 800a338:	429a      	cmp	r2, r3
 800a33a:	d903      	bls.n	800a344 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a342:	e0e7      	b.n	800a514 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	2200      	movs	r2, #0
 800a348:	461c      	mov	r4, r3
 800a34a:	4615      	mov	r5, r2
 800a34c:	f04f 0200 	mov.w	r2, #0
 800a350:	f04f 0300 	mov.w	r3, #0
 800a354:	022b      	lsls	r3, r5, #8
 800a356:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a35a:	0222      	lsls	r2, r4, #8
 800a35c:	68f9      	ldr	r1, [r7, #12]
 800a35e:	6849      	ldr	r1, [r1, #4]
 800a360:	0849      	lsrs	r1, r1, #1
 800a362:	2000      	movs	r0, #0
 800a364:	4688      	mov	r8, r1
 800a366:	4681      	mov	r9, r0
 800a368:	eb12 0a08 	adds.w	sl, r2, r8
 800a36c:	eb43 0b09 	adc.w	fp, r3, r9
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	2200      	movs	r2, #0
 800a376:	603b      	str	r3, [r7, #0]
 800a378:	607a      	str	r2, [r7, #4]
 800a37a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a37e:	4650      	mov	r0, sl
 800a380:	4659      	mov	r1, fp
 800a382:	f7f6 fc99 	bl	8000cb8 <__aeabi_uldivmod>
 800a386:	4602      	mov	r2, r0
 800a388:	460b      	mov	r3, r1
 800a38a:	4613      	mov	r3, r2
 800a38c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a394:	d308      	bcc.n	800a3a8 <UART_SetConfig+0x380>
 800a396:	69bb      	ldr	r3, [r7, #24]
 800a398:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a39c:	d204      	bcs.n	800a3a8 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	69ba      	ldr	r2, [r7, #24]
 800a3a4:	60da      	str	r2, [r3, #12]
 800a3a6:	e0b5      	b.n	800a514 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a3ae:	e0b1      	b.n	800a514 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3b8:	d15d      	bne.n	800a476 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 800a3ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3be:	2b08      	cmp	r3, #8
 800a3c0:	d827      	bhi.n	800a412 <UART_SetConfig+0x3ea>
 800a3c2:	a201      	add	r2, pc, #4	; (adr r2, 800a3c8 <UART_SetConfig+0x3a0>)
 800a3c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3c8:	0800a3ed 	.word	0x0800a3ed
 800a3cc:	0800a3f5 	.word	0x0800a3f5
 800a3d0:	0800a3fd 	.word	0x0800a3fd
 800a3d4:	0800a413 	.word	0x0800a413
 800a3d8:	0800a403 	.word	0x0800a403
 800a3dc:	0800a413 	.word	0x0800a413
 800a3e0:	0800a413 	.word	0x0800a413
 800a3e4:	0800a413 	.word	0x0800a413
 800a3e8:	0800a40b 	.word	0x0800a40b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3ec:	f7fd fe62 	bl	80080b4 <HAL_RCC_GetPCLK1Freq>
 800a3f0:	61f8      	str	r0, [r7, #28]
        break;
 800a3f2:	e014      	b.n	800a41e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3f4:	f7fd fe74 	bl	80080e0 <HAL_RCC_GetPCLK2Freq>
 800a3f8:	61f8      	str	r0, [r7, #28]
        break;
 800a3fa:	e010      	b.n	800a41e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3fc:	4b4c      	ldr	r3, [pc, #304]	; (800a530 <UART_SetConfig+0x508>)
 800a3fe:	61fb      	str	r3, [r7, #28]
        break;
 800a400:	e00d      	b.n	800a41e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a402:	f7fd fdbf 	bl	8007f84 <HAL_RCC_GetSysClockFreq>
 800a406:	61f8      	str	r0, [r7, #28]
        break;
 800a408:	e009      	b.n	800a41e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a40a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a40e:	61fb      	str	r3, [r7, #28]
        break;
 800a410:	e005      	b.n	800a41e <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 800a412:	2300      	movs	r3, #0
 800a414:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a41c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a41e:	69fb      	ldr	r3, [r7, #28]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d077      	beq.n	800a514 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a424:	69fb      	ldr	r3, [r7, #28]
 800a426:	005a      	lsls	r2, r3, #1
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	085b      	lsrs	r3, r3, #1
 800a42e:	441a      	add	r2, r3
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	fbb2 f3f3 	udiv	r3, r2, r3
 800a438:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	2b0f      	cmp	r3, #15
 800a43e:	d916      	bls.n	800a46e <UART_SetConfig+0x446>
 800a440:	69bb      	ldr	r3, [r7, #24]
 800a442:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a446:	d212      	bcs.n	800a46e <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	b29b      	uxth	r3, r3
 800a44c:	f023 030f 	bic.w	r3, r3, #15
 800a450:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	085b      	lsrs	r3, r3, #1
 800a456:	b29b      	uxth	r3, r3
 800a458:	f003 0307 	and.w	r3, r3, #7
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	8afb      	ldrh	r3, [r7, #22]
 800a460:	4313      	orrs	r3, r2
 800a462:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	8afa      	ldrh	r2, [r7, #22]
 800a46a:	60da      	str	r2, [r3, #12]
 800a46c:	e052      	b.n	800a514 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a474:	e04e      	b.n	800a514 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a476:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a47a:	2b08      	cmp	r3, #8
 800a47c:	d827      	bhi.n	800a4ce <UART_SetConfig+0x4a6>
 800a47e:	a201      	add	r2, pc, #4	; (adr r2, 800a484 <UART_SetConfig+0x45c>)
 800a480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a484:	0800a4a9 	.word	0x0800a4a9
 800a488:	0800a4b1 	.word	0x0800a4b1
 800a48c:	0800a4b9 	.word	0x0800a4b9
 800a490:	0800a4cf 	.word	0x0800a4cf
 800a494:	0800a4bf 	.word	0x0800a4bf
 800a498:	0800a4cf 	.word	0x0800a4cf
 800a49c:	0800a4cf 	.word	0x0800a4cf
 800a4a0:	0800a4cf 	.word	0x0800a4cf
 800a4a4:	0800a4c7 	.word	0x0800a4c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4a8:	f7fd fe04 	bl	80080b4 <HAL_RCC_GetPCLK1Freq>
 800a4ac:	61f8      	str	r0, [r7, #28]
        break;
 800a4ae:	e014      	b.n	800a4da <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4b0:	f7fd fe16 	bl	80080e0 <HAL_RCC_GetPCLK2Freq>
 800a4b4:	61f8      	str	r0, [r7, #28]
        break;
 800a4b6:	e010      	b.n	800a4da <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4b8:	4b1d      	ldr	r3, [pc, #116]	; (800a530 <UART_SetConfig+0x508>)
 800a4ba:	61fb      	str	r3, [r7, #28]
        break;
 800a4bc:	e00d      	b.n	800a4da <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4be:	f7fd fd61 	bl	8007f84 <HAL_RCC_GetSysClockFreq>
 800a4c2:	61f8      	str	r0, [r7, #28]
        break;
 800a4c4:	e009      	b.n	800a4da <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4ca:	61fb      	str	r3, [r7, #28]
        break;
 800a4cc:	e005      	b.n	800a4da <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a4d8:	bf00      	nop
    }

    if (pclk != 0U)
 800a4da:	69fb      	ldr	r3, [r7, #28]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d019      	beq.n	800a514 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	085a      	lsrs	r2, r3, #1
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	441a      	add	r2, r3
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4f4:	69bb      	ldr	r3, [r7, #24]
 800a4f6:	2b0f      	cmp	r3, #15
 800a4f8:	d909      	bls.n	800a50e <UART_SetConfig+0x4e6>
 800a4fa:	69bb      	ldr	r3, [r7, #24]
 800a4fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a500:	d205      	bcs.n	800a50e <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a502:	69bb      	ldr	r3, [r7, #24]
 800a504:	b29a      	uxth	r2, r3
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	60da      	str	r2, [r3, #12]
 800a50c:	e002      	b.n	800a514 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800a50e:	2301      	movs	r3, #1
 800a510:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2200      	movs	r2, #0
 800a518:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2200      	movs	r2, #0
 800a51e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a520:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a524:	4618      	mov	r0, r3
 800a526:	3728      	adds	r7, #40	; 0x28
 800a528:	46bd      	mov	sp, r7
 800a52a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a52e:	bf00      	nop
 800a530:	00f42400 	.word	0x00f42400

0800a534 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a540:	f003 0301 	and.w	r3, r3, #1
 800a544:	2b00      	cmp	r3, #0
 800a546:	d00a      	beq.n	800a55e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	430a      	orrs	r2, r1
 800a55c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a562:	f003 0302 	and.w	r3, r3, #2
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00a      	beq.n	800a580 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	430a      	orrs	r2, r1
 800a57e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a584:	f003 0304 	and.w	r3, r3, #4
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00a      	beq.n	800a5a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	430a      	orrs	r2, r1
 800a5a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5a6:	f003 0308 	and.w	r3, r3, #8
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d00a      	beq.n	800a5c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	430a      	orrs	r2, r1
 800a5c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5c8:	f003 0310 	and.w	r3, r3, #16
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00a      	beq.n	800a5e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	430a      	orrs	r2, r1
 800a5e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ea:	f003 0320 	and.w	r3, r3, #32
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00a      	beq.n	800a608 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	430a      	orrs	r2, r1
 800a606:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a60c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a610:	2b00      	cmp	r3, #0
 800a612:	d01a      	beq.n	800a64a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	430a      	orrs	r2, r1
 800a628:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a62e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a632:	d10a      	bne.n	800a64a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	430a      	orrs	r2, r1
 800a648:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a64e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a652:	2b00      	cmp	r3, #0
 800a654:	d00a      	beq.n	800a66c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	430a      	orrs	r2, r1
 800a66a:	605a      	str	r2, [r3, #4]
  }
}
 800a66c:	bf00      	nop
 800a66e:	370c      	adds	r7, #12
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr

0800a678 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b086      	sub	sp, #24
 800a67c:	af02      	add	r7, sp, #8
 800a67e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2200      	movs	r2, #0
 800a684:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a688:	f7fa ffa4 	bl	80055d4 <HAL_GetTick>
 800a68c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f003 0308 	and.w	r3, r3, #8
 800a698:	2b08      	cmp	r3, #8
 800a69a:	d10e      	bne.n	800a6ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a69c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a6a0:	9300      	str	r3, [sp, #0]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 f82d 	bl	800a70a <UART_WaitOnFlagUntilTimeout>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d001      	beq.n	800a6ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	e023      	b.n	800a702 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f003 0304 	and.w	r3, r3, #4
 800a6c4:	2b04      	cmp	r3, #4
 800a6c6:	d10e      	bne.n	800a6e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f000 f817 	bl	800a70a <UART_WaitOnFlagUntilTimeout>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d001      	beq.n	800a6e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6e2:	2303      	movs	r3, #3
 800a6e4:	e00d      	b.n	800a702 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2220      	movs	r2, #32
 800a6ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b09c      	sub	sp, #112	; 0x70
 800a70e:	af00      	add	r7, sp, #0
 800a710:	60f8      	str	r0, [r7, #12]
 800a712:	60b9      	str	r1, [r7, #8]
 800a714:	603b      	str	r3, [r7, #0]
 800a716:	4613      	mov	r3, r2
 800a718:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a71a:	e0a5      	b.n	800a868 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a71c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a71e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a722:	f000 80a1 	beq.w	800a868 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a726:	f7fa ff55 	bl	80055d4 <HAL_GetTick>
 800a72a:	4602      	mov	r2, r0
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a732:	429a      	cmp	r2, r3
 800a734:	d302      	bcc.n	800a73c <UART_WaitOnFlagUntilTimeout+0x32>
 800a736:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d13e      	bne.n	800a7ba <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a742:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a744:	e853 3f00 	ldrex	r3, [r3]
 800a748:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a74a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a74c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a750:	667b      	str	r3, [r7, #100]	; 0x64
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	461a      	mov	r2, r3
 800a758:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a75a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a75c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a75e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a760:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a762:	e841 2300 	strex	r3, r2, [r1]
 800a766:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a768:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1e6      	bne.n	800a73c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	3308      	adds	r3, #8
 800a774:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a778:	e853 3f00 	ldrex	r3, [r3]
 800a77c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a780:	f023 0301 	bic.w	r3, r3, #1
 800a784:	663b      	str	r3, [r7, #96]	; 0x60
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	3308      	adds	r3, #8
 800a78c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a78e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a790:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a792:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a794:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a796:	e841 2300 	strex	r3, r2, [r1]
 800a79a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a79c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d1e5      	bne.n	800a76e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2220      	movs	r2, #32
 800a7a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2220      	movs	r2, #32
 800a7ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a7b6:	2303      	movs	r3, #3
 800a7b8:	e067      	b.n	800a88a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f003 0304 	and.w	r3, r3, #4
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d04f      	beq.n	800a868 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	69db      	ldr	r3, [r3, #28]
 800a7ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7d6:	d147      	bne.n	800a868 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7e0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ea:	e853 3f00 	ldrex	r3, [r3]
 800a7ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a7f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a800:	637b      	str	r3, [r7, #52]	; 0x34
 800a802:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a804:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a806:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a808:	e841 2300 	strex	r3, r2, [r1]
 800a80c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a80e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a810:	2b00      	cmp	r3, #0
 800a812:	d1e6      	bne.n	800a7e2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	3308      	adds	r3, #8
 800a81a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	e853 3f00 	ldrex	r3, [r3]
 800a822:	613b      	str	r3, [r7, #16]
   return(result);
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	f023 0301 	bic.w	r3, r3, #1
 800a82a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	3308      	adds	r3, #8
 800a832:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a834:	623a      	str	r2, [r7, #32]
 800a836:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a838:	69f9      	ldr	r1, [r7, #28]
 800a83a:	6a3a      	ldr	r2, [r7, #32]
 800a83c:	e841 2300 	strex	r3, r2, [r1]
 800a840:	61bb      	str	r3, [r7, #24]
   return(result);
 800a842:	69bb      	ldr	r3, [r7, #24]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d1e5      	bne.n	800a814 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2220      	movs	r2, #32
 800a84c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2220      	movs	r2, #32
 800a852:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2220      	movs	r2, #32
 800a858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2200      	movs	r2, #0
 800a860:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a864:	2303      	movs	r3, #3
 800a866:	e010      	b.n	800a88a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	69da      	ldr	r2, [r3, #28]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	4013      	ands	r3, r2
 800a872:	68ba      	ldr	r2, [r7, #8]
 800a874:	429a      	cmp	r2, r3
 800a876:	bf0c      	ite	eq
 800a878:	2301      	moveq	r3, #1
 800a87a:	2300      	movne	r3, #0
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	461a      	mov	r2, r3
 800a880:	79fb      	ldrb	r3, [r7, #7]
 800a882:	429a      	cmp	r2, r3
 800a884:	f43f af4a 	beq.w	800a71c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3770      	adds	r7, #112	; 0x70
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
	...

0800a894 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b096      	sub	sp, #88	; 0x58
 800a898:	af00      	add	r7, sp, #0
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	60b9      	str	r1, [r7, #8]
 800a89e:	4613      	mov	r3, r2
 800a8a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	88fa      	ldrh	r2, [r7, #6]
 800a8ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2222      	movs	r2, #34	; 0x22
 800a8bc:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d02b      	beq.n	800a91e <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8ca:	4a42      	ldr	r2, [pc, #264]	; (800a9d4 <UART_Start_Receive_DMA+0x140>)
 800a8cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8d2:	4a41      	ldr	r2, [pc, #260]	; (800a9d8 <UART_Start_Receive_DMA+0x144>)
 800a8d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8da:	4a40      	ldr	r2, [pc, #256]	; (800a9dc <UART_Start_Receive_DMA+0x148>)
 800a8dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	3324      	adds	r3, #36	; 0x24
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8f6:	461a      	mov	r2, r3
 800a8f8:	88fb      	ldrh	r3, [r7, #6]
 800a8fa:	f7fc fa31 	bl	8006d60 <HAL_DMA_Start_IT>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d00c      	beq.n	800a91e <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2210      	movs	r2, #16
 800a908:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2200      	movs	r2, #0
 800a910:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2220      	movs	r2, #32
 800a918:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 800a91a:	2301      	movs	r3, #1
 800a91c:	e055      	b.n	800a9ca <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	691b      	ldr	r3, [r3, #16]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d018      	beq.n	800a960 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a936:	e853 3f00 	ldrex	r3, [r3]
 800a93a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a93c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a93e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a942:	657b      	str	r3, [r7, #84]	; 0x54
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	461a      	mov	r2, r3
 800a94a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a94c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a94e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a950:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a952:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a954:	e841 2300 	strex	r3, r2, [r1]
 800a958:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a95a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d1e6      	bne.n	800a92e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	3308      	adds	r3, #8
 800a966:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a96a:	e853 3f00 	ldrex	r3, [r3]
 800a96e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a972:	f043 0301 	orr.w	r3, r3, #1
 800a976:	653b      	str	r3, [r7, #80]	; 0x50
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	3308      	adds	r3, #8
 800a97e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a980:	637a      	str	r2, [r7, #52]	; 0x34
 800a982:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a984:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a986:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a988:	e841 2300 	strex	r3, r2, [r1]
 800a98c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a98e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a990:	2b00      	cmp	r3, #0
 800a992:	d1e5      	bne.n	800a960 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3308      	adds	r3, #8
 800a99a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	e853 3f00 	ldrex	r3, [r3]
 800a9a2:	613b      	str	r3, [r7, #16]
   return(result);
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	3308      	adds	r3, #8
 800a9b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a9b4:	623a      	str	r2, [r7, #32]
 800a9b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b8:	69f9      	ldr	r1, [r7, #28]
 800a9ba:	6a3a      	ldr	r2, [r7, #32]
 800a9bc:	e841 2300 	strex	r3, r2, [r1]
 800a9c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d1e5      	bne.n	800a994 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3758      	adds	r7, #88	; 0x58
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	bf00      	nop
 800a9d4:	0800abb1 	.word	0x0800abb1
 800a9d8:	0800acdd 	.word	0x0800acdd
 800a9dc:	0800ad1d 	.word	0x0800ad1d

0800a9e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b089      	sub	sp, #36	; 0x24
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	e853 3f00 	ldrex	r3, [r3]
 800a9f4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a9fc:	61fb      	str	r3, [r7, #28]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	461a      	mov	r2, r3
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	61bb      	str	r3, [r7, #24]
 800aa08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0a:	6979      	ldr	r1, [r7, #20]
 800aa0c:	69ba      	ldr	r2, [r7, #24]
 800aa0e:	e841 2300 	strex	r3, r2, [r1]
 800aa12:	613b      	str	r3, [r7, #16]
   return(result);
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d1e6      	bne.n	800a9e8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2220      	movs	r2, #32
 800aa1e:	679a      	str	r2, [r3, #120]	; 0x78
}
 800aa20:	bf00      	nop
 800aa22:	3724      	adds	r7, #36	; 0x24
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr

0800aa2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b095      	sub	sp, #84	; 0x54
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa3c:	e853 3f00 	ldrex	r3, [r3]
 800aa40:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aa42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa48:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa52:	643b      	str	r3, [r7, #64]	; 0x40
 800aa54:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa56:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aa58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa5a:	e841 2300 	strex	r3, r2, [r1]
 800aa5e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d1e6      	bne.n	800aa34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	3308      	adds	r3, #8
 800aa6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa6e:	6a3b      	ldr	r3, [r7, #32]
 800aa70:	e853 3f00 	ldrex	r3, [r3]
 800aa74:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	f023 0301 	bic.w	r3, r3, #1
 800aa7c:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	3308      	adds	r3, #8
 800aa84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa86:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aa8e:	e841 2300 	strex	r3, r2, [r1]
 800aa92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aa94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1e5      	bne.n	800aa66 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d118      	bne.n	800aad4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	e853 3f00 	ldrex	r3, [r3]
 800aaae:	60bb      	str	r3, [r7, #8]
   return(result);
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	f023 0310 	bic.w	r3, r3, #16
 800aab6:	647b      	str	r3, [r7, #68]	; 0x44
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	461a      	mov	r2, r3
 800aabe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aac0:	61bb      	str	r3, [r7, #24]
 800aac2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac4:	6979      	ldr	r1, [r7, #20]
 800aac6:	69ba      	ldr	r2, [r7, #24]
 800aac8:	e841 2300 	strex	r3, r2, [r1]
 800aacc:	613b      	str	r3, [r7, #16]
   return(result);
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d1e6      	bne.n	800aaa2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2220      	movs	r2, #32
 800aad8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2200      	movs	r2, #0
 800aade:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	665a      	str	r2, [r3, #100]	; 0x64
}
 800aae6:	bf00      	nop
 800aae8:	3754      	adds	r7, #84	; 0x54
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr

0800aaf2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b090      	sub	sp, #64	; 0x40
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aafe:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f003 0320 	and.w	r3, r3, #32
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d137      	bne.n	800ab7e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ab0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab10:	2200      	movs	r2, #0
 800ab12:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	3308      	adds	r3, #8
 800ab1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab20:	e853 3f00 	ldrex	r3, [r3]
 800ab24:	623b      	str	r3, [r7, #32]
   return(result);
 800ab26:	6a3b      	ldr	r3, [r7, #32]
 800ab28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab2c:	63bb      	str	r3, [r7, #56]	; 0x38
 800ab2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	3308      	adds	r3, #8
 800ab34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab36:	633a      	str	r2, [r7, #48]	; 0x30
 800ab38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab3e:	e841 2300 	strex	r3, r2, [r1]
 800ab42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ab44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1e5      	bne.n	800ab16 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	e853 3f00 	ldrex	r3, [r3]
 800ab56:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab5e:	637b      	str	r3, [r7, #52]	; 0x34
 800ab60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	461a      	mov	r2, r3
 800ab66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab68:	61fb      	str	r3, [r7, #28]
 800ab6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab6c:	69b9      	ldr	r1, [r7, #24]
 800ab6e:	69fa      	ldr	r2, [r7, #28]
 800ab70:	e841 2300 	strex	r3, r2, [r1]
 800ab74:	617b      	str	r3, [r7, #20]
   return(result);
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1e6      	bne.n	800ab4a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab7c:	e004      	b.n	800ab88 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800ab7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab84:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ab86:	4798      	blx	r3
}
 800ab88:	bf00      	nop
 800ab8a:	3740      	adds	r7, #64	; 0x40
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab9c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aba4:	68f8      	ldr	r0, [r7, #12]
 800aba6:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aba8:	bf00      	nop
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b09c      	sub	sp, #112	; 0x70
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abbc:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 0320 	and.w	r3, r3, #32
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d170      	bne.n	800acae <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 800abcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abce:	2200      	movs	r2, #0
 800abd0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abdc:	e853 3f00 	ldrex	r3, [r3]
 800abe0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800abe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abe4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abe8:	66bb      	str	r3, [r7, #104]	; 0x68
 800abea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	461a      	mov	r2, r3
 800abf0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800abf2:	65bb      	str	r3, [r7, #88]	; 0x58
 800abf4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abf6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800abf8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800abfa:	e841 2300 	strex	r3, r2, [r1]
 800abfe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ac00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d1e6      	bne.n	800abd4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	3308      	adds	r3, #8
 800ac0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac10:	e853 3f00 	ldrex	r3, [r3]
 800ac14:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ac16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac18:	f023 0301 	bic.w	r3, r3, #1
 800ac1c:	667b      	str	r3, [r7, #100]	; 0x64
 800ac1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	3308      	adds	r3, #8
 800ac24:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ac26:	647a      	str	r2, [r7, #68]	; 0x44
 800ac28:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ac2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ac2e:	e841 2300 	strex	r3, r2, [r1]
 800ac32:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ac34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1e5      	bne.n	800ac06 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	3308      	adds	r3, #8
 800ac40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac44:	e853 3f00 	ldrex	r3, [r3]
 800ac48:	623b      	str	r3, [r7, #32]
   return(result);
 800ac4a:	6a3b      	ldr	r3, [r7, #32]
 800ac4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac50:	663b      	str	r3, [r7, #96]	; 0x60
 800ac52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	3308      	adds	r3, #8
 800ac58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ac5a:	633a      	str	r2, [r7, #48]	; 0x30
 800ac5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac62:	e841 2300 	strex	r3, r2, [r1]
 800ac66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ac68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1e5      	bne.n	800ac3a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ac6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac70:	2220      	movs	r2, #32
 800ac72:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d118      	bne.n	800acae <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	e853 3f00 	ldrex	r3, [r3]
 800ac88:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f023 0310 	bic.w	r3, r3, #16
 800ac90:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	461a      	mov	r2, r3
 800ac98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac9a:	61fb      	str	r3, [r7, #28]
 800ac9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9e:	69b9      	ldr	r1, [r7, #24]
 800aca0:	69fa      	ldr	r2, [r7, #28]
 800aca2:	e841 2300 	strex	r3, r2, [r1]
 800aca6:	617b      	str	r3, [r7, #20]
   return(result);
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d1e6      	bne.n	800ac7c <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800acb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d109      	bne.n	800acca <UART_DMAReceiveCplt+0x11a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800acb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800acb8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800acbc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800acbe:	f8b2 2058 	ldrh.w	r2, [r2, #88]	; 0x58
 800acc2:	4611      	mov	r1, r2
 800acc4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800acc6:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800acc8:	e004      	b.n	800acd4 <UART_DMAReceiveCplt+0x124>
    huart->RxCpltCallback(huart);
 800acca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800accc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acd0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800acd2:	4798      	blx	r3
}
 800acd4:	bf00      	nop
 800acd6:	3770      	adds	r7, #112	; 0x70
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d10b      	bne.n	800ad0a <UART_DMARxHalfCplt+0x2e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800acf8:	68fa      	ldr	r2, [r7, #12]
 800acfa:	f8b2 2058 	ldrh.w	r2, [r2, #88]	; 0x58
 800acfe:	0852      	lsrs	r2, r2, #1
 800ad00:	b292      	uxth	r2, r2
 800ad02:	4611      	mov	r1, r2
 800ad04:	68f8      	ldr	r0, [r7, #12]
 800ad06:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ad08:	e004      	b.n	800ad14 <UART_DMARxHalfCplt+0x38>
    huart->RxHalfCpltCallback(huart);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad10:	68f8      	ldr	r0, [r7, #12]
 800ad12:	4798      	blx	r3
}
 800ad14:	bf00      	nop
 800ad16:	3710      	adds	r7, #16
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b086      	sub	sp, #24
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad28:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ad2e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad34:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	689b      	ldr	r3, [r3, #8]
 800ad3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad40:	2b80      	cmp	r3, #128	; 0x80
 800ad42:	d109      	bne.n	800ad58 <UART_DMAError+0x3c>
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	2b21      	cmp	r3, #33	; 0x21
 800ad48:	d106      	bne.n	800ad58 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800ad52:	6978      	ldr	r0, [r7, #20]
 800ad54:	f7ff fe44 	bl	800a9e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad62:	2b40      	cmp	r3, #64	; 0x40
 800ad64:	d109      	bne.n	800ad7a <UART_DMAError+0x5e>
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2b22      	cmp	r3, #34	; 0x22
 800ad6a:	d106      	bne.n	800ad7a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800ad74:	6978      	ldr	r0, [r7, #20]
 800ad76:	f7ff fe59 	bl	800aa2c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad80:	f043 0210 	orr.w	r2, r3, #16
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ad90:	6978      	ldr	r0, [r7, #20]
 800ad92:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad94:	bf00      	nop
 800ad96:	3718      	adds	r7, #24
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ada8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2200      	movs	r2, #0
 800adae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	2200      	movs	r2, #0
 800adb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adc4:	bf00      	nop
 800adc6:	3710      	adds	r7, #16
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}

0800adcc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b088      	sub	sp, #32
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	e853 3f00 	ldrex	r3, [r3]
 800ade0:	60bb      	str	r3, [r7, #8]
   return(result);
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ade8:	61fb      	str	r3, [r7, #28]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	461a      	mov	r2, r3
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	61bb      	str	r3, [r7, #24]
 800adf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf6:	6979      	ldr	r1, [r7, #20]
 800adf8:	69ba      	ldr	r2, [r7, #24]
 800adfa:	e841 2300 	strex	r3, r2, [r1]
 800adfe:	613b      	str	r3, [r7, #16]
   return(result);
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1e6      	bne.n	800add4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2220      	movs	r2, #32
 800ae0a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	669a      	str	r2, [r3, #104]	; 0x68

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae1c:	bf00      	nop
 800ae1e:	3720      	adds	r7, #32
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ae2c:	bf00      	nop
 800ae2e:	370c      	adds	r7, #12
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <__NVIC_SetPriority>:
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	4603      	mov	r3, r0
 800ae40:	6039      	str	r1, [r7, #0]
 800ae42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	db0a      	blt.n	800ae62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	b2da      	uxtb	r2, r3
 800ae50:	490c      	ldr	r1, [pc, #48]	; (800ae84 <__NVIC_SetPriority+0x4c>)
 800ae52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae56:	0112      	lsls	r2, r2, #4
 800ae58:	b2d2      	uxtb	r2, r2
 800ae5a:	440b      	add	r3, r1
 800ae5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ae60:	e00a      	b.n	800ae78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	b2da      	uxtb	r2, r3
 800ae66:	4908      	ldr	r1, [pc, #32]	; (800ae88 <__NVIC_SetPriority+0x50>)
 800ae68:	79fb      	ldrb	r3, [r7, #7]
 800ae6a:	f003 030f 	and.w	r3, r3, #15
 800ae6e:	3b04      	subs	r3, #4
 800ae70:	0112      	lsls	r2, r2, #4
 800ae72:	b2d2      	uxtb	r2, r2
 800ae74:	440b      	add	r3, r1
 800ae76:	761a      	strb	r2, [r3, #24]
}
 800ae78:	bf00      	nop
 800ae7a:	370c      	adds	r7, #12
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr
 800ae84:	e000e100 	.word	0xe000e100
 800ae88:	e000ed00 	.word	0xe000ed00

0800ae8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ae90:	2100      	movs	r1, #0
 800ae92:	f06f 0004 	mvn.w	r0, #4
 800ae96:	f7ff ffcf 	bl	800ae38 <__NVIC_SetPriority>
#endif
}
 800ae9a:	bf00      	nop
 800ae9c:	bd80      	pop	{r7, pc}
	...

0800aea0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aea6:	f3ef 8305 	mrs	r3, IPSR
 800aeaa:	603b      	str	r3, [r7, #0]
  return(result);
 800aeac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d003      	beq.n	800aeba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aeb2:	f06f 0305 	mvn.w	r3, #5
 800aeb6:	607b      	str	r3, [r7, #4]
 800aeb8:	e00c      	b.n	800aed4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aeba:	4b0a      	ldr	r3, [pc, #40]	; (800aee4 <osKernelInitialize+0x44>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d105      	bne.n	800aece <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aec2:	4b08      	ldr	r3, [pc, #32]	; (800aee4 <osKernelInitialize+0x44>)
 800aec4:	2201      	movs	r2, #1
 800aec6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aec8:	2300      	movs	r3, #0
 800aeca:	607b      	str	r3, [r7, #4]
 800aecc:	e002      	b.n	800aed4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aece:	f04f 33ff 	mov.w	r3, #4294967295
 800aed2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aed4:	687b      	ldr	r3, [r7, #4]
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr
 800aee2:	bf00      	nop
 800aee4:	20000b20 	.word	0x20000b20

0800aee8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aeee:	f3ef 8305 	mrs	r3, IPSR
 800aef2:	603b      	str	r3, [r7, #0]
  return(result);
 800aef4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d003      	beq.n	800af02 <osKernelStart+0x1a>
    stat = osErrorISR;
 800aefa:	f06f 0305 	mvn.w	r3, #5
 800aefe:	607b      	str	r3, [r7, #4]
 800af00:	e010      	b.n	800af24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800af02:	4b0b      	ldr	r3, [pc, #44]	; (800af30 <osKernelStart+0x48>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	2b01      	cmp	r3, #1
 800af08:	d109      	bne.n	800af1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800af0a:	f7ff ffbf 	bl	800ae8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800af0e:	4b08      	ldr	r3, [pc, #32]	; (800af30 <osKernelStart+0x48>)
 800af10:	2202      	movs	r2, #2
 800af12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800af14:	f001 fbc4 	bl	800c6a0 <vTaskStartScheduler>
      stat = osOK;
 800af18:	2300      	movs	r3, #0
 800af1a:	607b      	str	r3, [r7, #4]
 800af1c:	e002      	b.n	800af24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800af1e:	f04f 33ff 	mov.w	r3, #4294967295
 800af22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af24:	687b      	ldr	r3, [r7, #4]
}
 800af26:	4618      	mov	r0, r3
 800af28:	3708      	adds	r7, #8
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	20000b20 	.word	0x20000b20

0800af34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800af34:	b580      	push	{r7, lr}
 800af36:	b08e      	sub	sp, #56	; 0x38
 800af38:	af04      	add	r7, sp, #16
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800af40:	2300      	movs	r3, #0
 800af42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af44:	f3ef 8305 	mrs	r3, IPSR
 800af48:	617b      	str	r3, [r7, #20]
  return(result);
 800af4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d17e      	bne.n	800b04e <osThreadNew+0x11a>
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d07b      	beq.n	800b04e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800af56:	2380      	movs	r3, #128	; 0x80
 800af58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800af5a:	2318      	movs	r3, #24
 800af5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800af5e:	2300      	movs	r3, #0
 800af60:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800af62:	f04f 33ff 	mov.w	r3, #4294967295
 800af66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d045      	beq.n	800affa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d002      	beq.n	800af7c <osThreadNew+0x48>
        name = attr->name;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	699b      	ldr	r3, [r3, #24]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d002      	beq.n	800af8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	699b      	ldr	r3, [r3, #24]
 800af88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800af8a:	69fb      	ldr	r3, [r7, #28]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d008      	beq.n	800afa2 <osThreadNew+0x6e>
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	2b38      	cmp	r3, #56	; 0x38
 800af94:	d805      	bhi.n	800afa2 <osThreadNew+0x6e>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	f003 0301 	and.w	r3, r3, #1
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d001      	beq.n	800afa6 <osThreadNew+0x72>
        return (NULL);
 800afa2:	2300      	movs	r3, #0
 800afa4:	e054      	b.n	800b050 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	695b      	ldr	r3, [r3, #20]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d003      	beq.n	800afb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	089b      	lsrs	r3, r3, #2
 800afb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d00e      	beq.n	800afdc <osThreadNew+0xa8>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	2bbb      	cmp	r3, #187	; 0xbb
 800afc4:	d90a      	bls.n	800afdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d006      	beq.n	800afdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	695b      	ldr	r3, [r3, #20]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d002      	beq.n	800afdc <osThreadNew+0xa8>
        mem = 1;
 800afd6:	2301      	movs	r3, #1
 800afd8:	61bb      	str	r3, [r7, #24]
 800afda:	e010      	b.n	800affe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	689b      	ldr	r3, [r3, #8]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d10c      	bne.n	800affe <osThreadNew+0xca>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d108      	bne.n	800affe <osThreadNew+0xca>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	691b      	ldr	r3, [r3, #16]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d104      	bne.n	800affe <osThreadNew+0xca>
          mem = 0;
 800aff4:	2300      	movs	r3, #0
 800aff6:	61bb      	str	r3, [r7, #24]
 800aff8:	e001      	b.n	800affe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800affa:	2300      	movs	r3, #0
 800affc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	2b01      	cmp	r3, #1
 800b002:	d110      	bne.n	800b026 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b00c:	9202      	str	r2, [sp, #8]
 800b00e:	9301      	str	r3, [sp, #4]
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	9300      	str	r3, [sp, #0]
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	6a3a      	ldr	r2, [r7, #32]
 800b018:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b01a:	68f8      	ldr	r0, [r7, #12]
 800b01c:	f001 f8d6 	bl	800c1cc <xTaskCreateStatic>
 800b020:	4603      	mov	r3, r0
 800b022:	613b      	str	r3, [r7, #16]
 800b024:	e013      	b.n	800b04e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b026:	69bb      	ldr	r3, [r7, #24]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d110      	bne.n	800b04e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b02c:	6a3b      	ldr	r3, [r7, #32]
 800b02e:	b29a      	uxth	r2, r3
 800b030:	f107 0310 	add.w	r3, r7, #16
 800b034:	9301      	str	r3, [sp, #4]
 800b036:	69fb      	ldr	r3, [r7, #28]
 800b038:	9300      	str	r3, [sp, #0]
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f001 f921 	bl	800c286 <xTaskCreate>
 800b044:	4603      	mov	r3, r0
 800b046:	2b01      	cmp	r3, #1
 800b048:	d001      	beq.n	800b04e <osThreadNew+0x11a>
            hTask = NULL;
 800b04a:	2300      	movs	r3, #0
 800b04c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b04e:	693b      	ldr	r3, [r7, #16]
}
 800b050:	4618      	mov	r0, r3
 800b052:	3728      	adds	r7, #40	; 0x28
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}

0800b058 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800b058:	b580      	push	{r7, lr}
 800b05a:	b084      	sub	sp, #16
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f002 fc6a 	bl	800d93a <pvTimerGetTimerID>
 800b066:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d005      	beq.n	800b07a <TimerCallback+0x22>
    callb->func (callb->arg);
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	6852      	ldr	r2, [r2, #4]
 800b076:	4610      	mov	r0, r2
 800b078:	4798      	blx	r3
  }
}
 800b07a:	bf00      	nop
 800b07c:	3710      	adds	r7, #16
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
	...

0800b084 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800b084:	b580      	push	{r7, lr}
 800b086:	b08c      	sub	sp, #48	; 0x30
 800b088:	af02      	add	r7, sp, #8
 800b08a:	60f8      	str	r0, [r7, #12]
 800b08c:	607a      	str	r2, [r7, #4]
 800b08e:	603b      	str	r3, [r7, #0]
 800b090:	460b      	mov	r3, r1
 800b092:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800b094:	2300      	movs	r3, #0
 800b096:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b098:	f3ef 8305 	mrs	r3, IPSR
 800b09c:	613b      	str	r3, [r7, #16]
  return(result);
 800b09e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d163      	bne.n	800b16c <osTimerNew+0xe8>
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d060      	beq.n	800b16c <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800b0aa:	2008      	movs	r0, #8
 800b0ac:	f002 feb4 	bl	800de18 <pvPortMalloc>
 800b0b0:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d059      	beq.n	800b16c <osTimerNew+0xe8>
      callb->func = func;
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	68fa      	ldr	r2, [r7, #12]
 800b0bc:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800b0c4:	7afb      	ldrb	r3, [r7, #11]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d102      	bne.n	800b0d0 <osTimerNew+0x4c>
        reload = pdFALSE;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	61fb      	str	r3, [r7, #28]
 800b0ce:	e001      	b.n	800b0d4 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800b0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800b0d8:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d01c      	beq.n	800b11e <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d002      	beq.n	800b0f2 <osTimerNew+0x6e>
          name = attr->name;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d006      	beq.n	800b108 <osTimerNew+0x84>
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	2b2b      	cmp	r3, #43	; 0x2b
 800b100:	d902      	bls.n	800b108 <osTimerNew+0x84>
          mem = 1;
 800b102:	2301      	movs	r3, #1
 800b104:	61bb      	str	r3, [r7, #24]
 800b106:	e00c      	b.n	800b122 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	689b      	ldr	r3, [r3, #8]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d108      	bne.n	800b122 <osTimerNew+0x9e>
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	68db      	ldr	r3, [r3, #12]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d104      	bne.n	800b122 <osTimerNew+0x9e>
            mem = 0;
 800b118:	2300      	movs	r3, #0
 800b11a:	61bb      	str	r3, [r7, #24]
 800b11c:	e001      	b.n	800b122 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800b11e:	2300      	movs	r3, #0
 800b120:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	2b01      	cmp	r3, #1
 800b126:	d10c      	bne.n	800b142 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	689b      	ldr	r3, [r3, #8]
 800b12c:	9301      	str	r3, [sp, #4]
 800b12e:	4b12      	ldr	r3, [pc, #72]	; (800b178 <osTimerNew+0xf4>)
 800b130:	9300      	str	r3, [sp, #0]
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	69fa      	ldr	r2, [r7, #28]
 800b136:	2101      	movs	r1, #1
 800b138:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b13a:	f002 f856 	bl	800d1ea <xTimerCreateStatic>
 800b13e:	6238      	str	r0, [r7, #32]
 800b140:	e00b      	b.n	800b15a <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800b142:	69bb      	ldr	r3, [r7, #24]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d108      	bne.n	800b15a <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800b148:	4b0b      	ldr	r3, [pc, #44]	; (800b178 <osTimerNew+0xf4>)
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	69fa      	ldr	r2, [r7, #28]
 800b150:	2101      	movs	r1, #1
 800b152:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b154:	f002 f828 	bl	800d1a8 <xTimerCreate>
 800b158:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800b15a:	6a3b      	ldr	r3, [r7, #32]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d105      	bne.n	800b16c <osTimerNew+0xe8>
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d002      	beq.n	800b16c <osTimerNew+0xe8>
        vPortFree (callb);
 800b166:	6978      	ldr	r0, [r7, #20]
 800b168:	f002 ff22 	bl	800dfb0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800b16c:	6a3b      	ldr	r3, [r7, #32]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3728      	adds	r7, #40	; 0x28
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	0800b059 	.word	0x0800b059

0800b17c <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b088      	sub	sp, #32
 800b180:	af02      	add	r7, sp, #8
 800b182:	6078      	str	r0, [r7, #4]
 800b184:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b18a:	f3ef 8305 	mrs	r3, IPSR
 800b18e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b190:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b192:	2b00      	cmp	r3, #0
 800b194:	d003      	beq.n	800b19e <osTimerStart+0x22>
    stat = osErrorISR;
 800b196:	f06f 0305 	mvn.w	r3, #5
 800b19a:	617b      	str	r3, [r7, #20]
 800b19c:	e017      	b.n	800b1ce <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d103      	bne.n	800b1ac <osTimerStart+0x30>
    stat = osErrorParameter;
 800b1a4:	f06f 0303 	mvn.w	r3, #3
 800b1a8:	617b      	str	r3, [r7, #20]
 800b1aa:	e010      	b.n	800b1ce <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	683a      	ldr	r2, [r7, #0]
 800b1b4:	2104      	movs	r1, #4
 800b1b6:	6938      	ldr	r0, [r7, #16]
 800b1b8:	f002 f890 	bl	800d2dc <xTimerGenericCommand>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	d102      	bne.n	800b1c8 <osTimerStart+0x4c>
      stat = osOK;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	617b      	str	r3, [r7, #20]
 800b1c6:	e002      	b.n	800b1ce <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800b1c8:	f06f 0302 	mvn.w	r3, #2
 800b1cc:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800b1ce:	697b      	ldr	r3, [r7, #20]
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3718      	adds	r7, #24
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b088      	sub	sp, #32
 800b1dc:	af02      	add	r7, sp, #8
 800b1de:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1e4:	f3ef 8305 	mrs	r3, IPSR
 800b1e8:	60fb      	str	r3, [r7, #12]
  return(result);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d003      	beq.n	800b1f8 <osTimerStop+0x20>
    stat = osErrorISR;
 800b1f0:	f06f 0305 	mvn.w	r3, #5
 800b1f4:	617b      	str	r3, [r7, #20]
 800b1f6:	e021      	b.n	800b23c <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d103      	bne.n	800b206 <osTimerStop+0x2e>
    stat = osErrorParameter;
 800b1fe:	f06f 0303 	mvn.w	r3, #3
 800b202:	617b      	str	r3, [r7, #20]
 800b204:	e01a      	b.n	800b23c <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 800b206:	6938      	ldr	r0, [r7, #16]
 800b208:	f002 fb6e 	bl	800d8e8 <xTimerIsTimerActive>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d103      	bne.n	800b21a <osTimerStop+0x42>
      stat = osErrorResource;
 800b212:	f06f 0302 	mvn.w	r3, #2
 800b216:	617b      	str	r3, [r7, #20]
 800b218:	e010      	b.n	800b23c <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 800b21a:	2300      	movs	r3, #0
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	2300      	movs	r3, #0
 800b220:	2200      	movs	r2, #0
 800b222:	2103      	movs	r1, #3
 800b224:	6938      	ldr	r0, [r7, #16]
 800b226:	f002 f859 	bl	800d2dc <xTimerGenericCommand>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	d102      	bne.n	800b236 <osTimerStop+0x5e>
        stat = osOK;
 800b230:	2300      	movs	r3, #0
 800b232:	617b      	str	r3, [r7, #20]
 800b234:	e002      	b.n	800b23c <osTimerStop+0x64>
      } else {
        stat = osError;
 800b236:	f04f 33ff 	mov.w	r3, #4294967295
 800b23a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b23c:	697b      	ldr	r3, [r7, #20]
}
 800b23e:	4618      	mov	r0, r3
 800b240:	3718      	adds	r7, #24
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}

0800b246 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b246:	b580      	push	{r7, lr}
 800b248:	b08a      	sub	sp, #40	; 0x28
 800b24a:	af02      	add	r7, sp, #8
 800b24c:	60f8      	str	r0, [r7, #12]
 800b24e:	60b9      	str	r1, [r7, #8]
 800b250:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b252:	2300      	movs	r3, #0
 800b254:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b256:	f3ef 8305 	mrs	r3, IPSR
 800b25a:	613b      	str	r3, [r7, #16]
  return(result);
 800b25c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d175      	bne.n	800b34e <osSemaphoreNew+0x108>
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d072      	beq.n	800b34e <osSemaphoreNew+0x108>
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d86e      	bhi.n	800b34e <osSemaphoreNew+0x108>
    mem = -1;
 800b270:	f04f 33ff 	mov.w	r3, #4294967295
 800b274:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d015      	beq.n	800b2a8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	689b      	ldr	r3, [r3, #8]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d006      	beq.n	800b292 <osSemaphoreNew+0x4c>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	2b4f      	cmp	r3, #79	; 0x4f
 800b28a:	d902      	bls.n	800b292 <osSemaphoreNew+0x4c>
        mem = 1;
 800b28c:	2301      	movs	r3, #1
 800b28e:	61bb      	str	r3, [r7, #24]
 800b290:	e00c      	b.n	800b2ac <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d108      	bne.n	800b2ac <osSemaphoreNew+0x66>
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	68db      	ldr	r3, [r3, #12]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d104      	bne.n	800b2ac <osSemaphoreNew+0x66>
          mem = 0;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	61bb      	str	r3, [r7, #24]
 800b2a6:	e001      	b.n	800b2ac <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800b2ac:	69bb      	ldr	r3, [r7, #24]
 800b2ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b2:	d04c      	beq.n	800b34e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d128      	bne.n	800b30c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	2b01      	cmp	r3, #1
 800b2be:	d10a      	bne.n	800b2d6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	2203      	movs	r2, #3
 800b2c6:	9200      	str	r2, [sp, #0]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	2001      	movs	r0, #1
 800b2ce:	f000 fa07 	bl	800b6e0 <xQueueGenericCreateStatic>
 800b2d2:	61f8      	str	r0, [r7, #28]
 800b2d4:	e005      	b.n	800b2e2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800b2d6:	2203      	movs	r2, #3
 800b2d8:	2100      	movs	r1, #0
 800b2da:	2001      	movs	r0, #1
 800b2dc:	f000 fa78 	bl	800b7d0 <xQueueGenericCreate>
 800b2e0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b2e2:	69fb      	ldr	r3, [r7, #28]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d022      	beq.n	800b32e <osSemaphoreNew+0xe8>
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d01f      	beq.n	800b32e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	2100      	movs	r1, #0
 800b2f4:	69f8      	ldr	r0, [r7, #28]
 800b2f6:	f000 fb33 	bl	800b960 <xQueueGenericSend>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d016      	beq.n	800b32e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800b300:	69f8      	ldr	r0, [r7, #28]
 800b302:	f000 fda7 	bl	800be54 <vQueueDelete>
            hSemaphore = NULL;
 800b306:	2300      	movs	r3, #0
 800b308:	61fb      	str	r3, [r7, #28]
 800b30a:	e010      	b.n	800b32e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	2b01      	cmp	r3, #1
 800b310:	d108      	bne.n	800b324 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	461a      	mov	r2, r3
 800b318:	68b9      	ldr	r1, [r7, #8]
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f000 fab5 	bl	800b88a <xQueueCreateCountingSemaphoreStatic>
 800b320:	61f8      	str	r0, [r7, #28]
 800b322:	e004      	b.n	800b32e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b324:	68b9      	ldr	r1, [r7, #8]
 800b326:	68f8      	ldr	r0, [r7, #12]
 800b328:	f000 fae6 	bl	800b8f8 <xQueueCreateCountingSemaphore>
 800b32c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b32e:	69fb      	ldr	r3, [r7, #28]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d00c      	beq.n	800b34e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d003      	beq.n	800b342 <osSemaphoreNew+0xfc>
          name = attr->name;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	617b      	str	r3, [r7, #20]
 800b340:	e001      	b.n	800b346 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800b342:	2300      	movs	r3, #0
 800b344:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b346:	6979      	ldr	r1, [r7, #20]
 800b348:	69f8      	ldr	r0, [r7, #28]
 800b34a:	f000 feb7 	bl	800c0bc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b34e:	69fb      	ldr	r3, [r7, #28]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3720      	adds	r7, #32
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b358:	b580      	push	{r7, lr}
 800b35a:	b08a      	sub	sp, #40	; 0x28
 800b35c:	af02      	add	r7, sp, #8
 800b35e:	60f8      	str	r0, [r7, #12]
 800b360:	60b9      	str	r1, [r7, #8]
 800b362:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b364:	2300      	movs	r3, #0
 800b366:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b368:	f3ef 8305 	mrs	r3, IPSR
 800b36c:	613b      	str	r3, [r7, #16]
  return(result);
 800b36e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b370:	2b00      	cmp	r3, #0
 800b372:	d15f      	bne.n	800b434 <osMessageQueueNew+0xdc>
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d05c      	beq.n	800b434 <osMessageQueueNew+0xdc>
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d059      	beq.n	800b434 <osMessageQueueNew+0xdc>
    mem = -1;
 800b380:	f04f 33ff 	mov.w	r3, #4294967295
 800b384:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d029      	beq.n	800b3e0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	689b      	ldr	r3, [r3, #8]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d012      	beq.n	800b3ba <osMessageQueueNew+0x62>
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	2b4f      	cmp	r3, #79	; 0x4f
 800b39a:	d90e      	bls.n	800b3ba <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d00a      	beq.n	800b3ba <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	695a      	ldr	r2, [r3, #20]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	68b9      	ldr	r1, [r7, #8]
 800b3ac:	fb01 f303 	mul.w	r3, r1, r3
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d302      	bcc.n	800b3ba <osMessageQueueNew+0x62>
        mem = 1;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	61bb      	str	r3, [r7, #24]
 800b3b8:	e014      	b.n	800b3e4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d110      	bne.n	800b3e4 <osMessageQueueNew+0x8c>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d10c      	bne.n	800b3e4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d108      	bne.n	800b3e4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	695b      	ldr	r3, [r3, #20]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d104      	bne.n	800b3e4 <osMessageQueueNew+0x8c>
          mem = 0;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	61bb      	str	r3, [r7, #24]
 800b3de:	e001      	b.n	800b3e4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b3e4:	69bb      	ldr	r3, [r7, #24]
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d10b      	bne.n	800b402 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	691a      	ldr	r2, [r3, #16]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	2100      	movs	r1, #0
 800b3f4:	9100      	str	r1, [sp, #0]
 800b3f6:	68b9      	ldr	r1, [r7, #8]
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f000 f971 	bl	800b6e0 <xQueueGenericCreateStatic>
 800b3fe:	61f8      	str	r0, [r7, #28]
 800b400:	e008      	b.n	800b414 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d105      	bne.n	800b414 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b408:	2200      	movs	r2, #0
 800b40a:	68b9      	ldr	r1, [r7, #8]
 800b40c:	68f8      	ldr	r0, [r7, #12]
 800b40e:	f000 f9df 	bl	800b7d0 <xQueueGenericCreate>
 800b412:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b414:	69fb      	ldr	r3, [r7, #28]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d00c      	beq.n	800b434 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d003      	beq.n	800b428 <osMessageQueueNew+0xd0>
        name = attr->name;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	617b      	str	r3, [r7, #20]
 800b426:	e001      	b.n	800b42c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b428:	2300      	movs	r3, #0
 800b42a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b42c:	6979      	ldr	r1, [r7, #20]
 800b42e:	69f8      	ldr	r0, [r7, #28]
 800b430:	f000 fe44 	bl	800c0bc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b434:	69fb      	ldr	r3, [r7, #28]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3720      	adds	r7, #32
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
	...

0800b440 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b440:	b480      	push	{r7}
 800b442:	b085      	sub	sp, #20
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	4a07      	ldr	r2, [pc, #28]	; (800b46c <vApplicationGetIdleTaskMemory+0x2c>)
 800b450:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	4a06      	ldr	r2, [pc, #24]	; (800b470 <vApplicationGetIdleTaskMemory+0x30>)
 800b456:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2280      	movs	r2, #128	; 0x80
 800b45c:	601a      	str	r2, [r3, #0]
}
 800b45e:	bf00      	nop
 800b460:	3714      	adds	r7, #20
 800b462:	46bd      	mov	sp, r7
 800b464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b468:	4770      	bx	lr
 800b46a:	bf00      	nop
 800b46c:	20000b24 	.word	0x20000b24
 800b470:	20000be0 	.word	0x20000be0

0800b474 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	4a07      	ldr	r2, [pc, #28]	; (800b4a0 <vApplicationGetTimerTaskMemory+0x2c>)
 800b484:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	4a06      	ldr	r2, [pc, #24]	; (800b4a4 <vApplicationGetTimerTaskMemory+0x30>)
 800b48a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b492:	601a      	str	r2, [r3, #0]
}
 800b494:	bf00      	nop
 800b496:	3714      	adds	r7, #20
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr
 800b4a0:	20000de0 	.word	0x20000de0
 800b4a4:	20000e9c 	.word	0x20000e9c

0800b4a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b083      	sub	sp, #12
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f103 0208 	add.w	r2, r3, #8
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b4c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f103 0208 	add.w	r2, r3, #8
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f103 0208 	add.w	r2, r3, #8
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b4dc:	bf00      	nop
 800b4de:	370c      	adds	r7, #12
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr

0800b4e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b4f6:	bf00      	nop
 800b4f8:	370c      	adds	r7, #12
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b500:	4770      	bx	lr

0800b502 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b502:	b480      	push	{r7}
 800b504:	b085      	sub	sp, #20
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
 800b50a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	689a      	ldr	r2, [r3, #8]
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	683a      	ldr	r2, [r7, #0]
 800b526:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	683a      	ldr	r2, [r7, #0]
 800b52c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	1c5a      	adds	r2, r3, #1
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	601a      	str	r2, [r3, #0]
}
 800b53e:	bf00      	nop
 800b540:	3714      	adds	r7, #20
 800b542:	46bd      	mov	sp, r7
 800b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b548:	4770      	bx	lr

0800b54a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b54a:	b480      	push	{r7}
 800b54c:	b085      	sub	sp, #20
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
 800b552:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b560:	d103      	bne.n	800b56a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	691b      	ldr	r3, [r3, #16]
 800b566:	60fb      	str	r3, [r7, #12]
 800b568:	e00c      	b.n	800b584 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	3308      	adds	r3, #8
 800b56e:	60fb      	str	r3, [r7, #12]
 800b570:	e002      	b.n	800b578 <vListInsert+0x2e>
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	60fb      	str	r3, [r7, #12]
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	68ba      	ldr	r2, [r7, #8]
 800b580:	429a      	cmp	r2, r3
 800b582:	d2f6      	bcs.n	800b572 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	685a      	ldr	r2, [r3, #4]
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	683a      	ldr	r2, [r7, #0]
 800b592:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	683a      	ldr	r2, [r7, #0]
 800b59e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	687a      	ldr	r2, [r7, #4]
 800b5a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	1c5a      	adds	r2, r3, #1
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	601a      	str	r2, [r3, #0]
}
 800b5b0:	bf00      	nop
 800b5b2:	3714      	adds	r7, #20
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b085      	sub	sp, #20
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	691b      	ldr	r3, [r3, #16]
 800b5c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	6892      	ldr	r2, [r2, #8]
 800b5d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	689b      	ldr	r3, [r3, #8]
 800b5d8:	687a      	ldr	r2, [r7, #4]
 800b5da:	6852      	ldr	r2, [r2, #4]
 800b5dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d103      	bne.n	800b5f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	689a      	ldr	r2, [r3, #8]
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	1e5a      	subs	r2, r3, #1
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
}
 800b604:	4618      	mov	r0, r3
 800b606:	3714      	adds	r7, #20
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr

0800b610 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b084      	sub	sp, #16
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d10a      	bne.n	800b63a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b628:	f383 8811 	msr	BASEPRI, r3
 800b62c:	f3bf 8f6f 	isb	sy
 800b630:	f3bf 8f4f 	dsb	sy
 800b634:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b636:	bf00      	nop
 800b638:	e7fe      	b.n	800b638 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b63a:	f002 facb 	bl	800dbd4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681a      	ldr	r2, [r3, #0]
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b646:	68f9      	ldr	r1, [r7, #12]
 800b648:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b64a:	fb01 f303 	mul.w	r3, r1, r3
 800b64e:	441a      	add	r2, r3
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	2200      	movs	r2, #0
 800b658:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681a      	ldr	r2, [r3, #0]
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681a      	ldr	r2, [r3, #0]
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b66a:	3b01      	subs	r3, #1
 800b66c:	68f9      	ldr	r1, [r7, #12]
 800b66e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b670:	fb01 f303 	mul.w	r3, r1, r3
 800b674:	441a      	add	r2, r3
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	22ff      	movs	r2, #255	; 0xff
 800b67e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	22ff      	movs	r2, #255	; 0xff
 800b686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d114      	bne.n	800b6ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	691b      	ldr	r3, [r3, #16]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d01a      	beq.n	800b6ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	3310      	adds	r3, #16
 800b69c:	4618      	mov	r0, r3
 800b69e:	f001 fa99 	bl	800cbd4 <xTaskRemoveFromEventList>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d012      	beq.n	800b6ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b6a8:	4b0c      	ldr	r3, [pc, #48]	; (800b6dc <xQueueGenericReset+0xcc>)
 800b6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6ae:	601a      	str	r2, [r3, #0]
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	f3bf 8f6f 	isb	sy
 800b6b8:	e009      	b.n	800b6ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	3310      	adds	r3, #16
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7ff fef2 	bl	800b4a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	3324      	adds	r3, #36	; 0x24
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f7ff feed 	bl	800b4a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b6ce:	f002 fab1 	bl	800dc34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b6d2:	2301      	movs	r3, #1
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}
 800b6dc:	e000ed04 	.word	0xe000ed04

0800b6e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b08e      	sub	sp, #56	; 0x38
 800b6e4:	af02      	add	r7, sp, #8
 800b6e6:	60f8      	str	r0, [r7, #12]
 800b6e8:	60b9      	str	r1, [r7, #8]
 800b6ea:	607a      	str	r2, [r7, #4]
 800b6ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d10a      	bne.n	800b70a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b6f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f8:	f383 8811 	msr	BASEPRI, r3
 800b6fc:	f3bf 8f6f 	isb	sy
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b706:	bf00      	nop
 800b708:	e7fe      	b.n	800b708 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d10a      	bne.n	800b726 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b714:	f383 8811 	msr	BASEPRI, r3
 800b718:	f3bf 8f6f 	isb	sy
 800b71c:	f3bf 8f4f 	dsb	sy
 800b720:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b722:	bf00      	nop
 800b724:	e7fe      	b.n	800b724 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d002      	beq.n	800b732 <xQueueGenericCreateStatic+0x52>
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d001      	beq.n	800b736 <xQueueGenericCreateStatic+0x56>
 800b732:	2301      	movs	r3, #1
 800b734:	e000      	b.n	800b738 <xQueueGenericCreateStatic+0x58>
 800b736:	2300      	movs	r3, #0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d10a      	bne.n	800b752 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b740:	f383 8811 	msr	BASEPRI, r3
 800b744:	f3bf 8f6f 	isb	sy
 800b748:	f3bf 8f4f 	dsb	sy
 800b74c:	623b      	str	r3, [r7, #32]
}
 800b74e:	bf00      	nop
 800b750:	e7fe      	b.n	800b750 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d102      	bne.n	800b75e <xQueueGenericCreateStatic+0x7e>
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d101      	bne.n	800b762 <xQueueGenericCreateStatic+0x82>
 800b75e:	2301      	movs	r3, #1
 800b760:	e000      	b.n	800b764 <xQueueGenericCreateStatic+0x84>
 800b762:	2300      	movs	r3, #0
 800b764:	2b00      	cmp	r3, #0
 800b766:	d10a      	bne.n	800b77e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b76c:	f383 8811 	msr	BASEPRI, r3
 800b770:	f3bf 8f6f 	isb	sy
 800b774:	f3bf 8f4f 	dsb	sy
 800b778:	61fb      	str	r3, [r7, #28]
}
 800b77a:	bf00      	nop
 800b77c:	e7fe      	b.n	800b77c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b77e:	2350      	movs	r3, #80	; 0x50
 800b780:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	2b50      	cmp	r3, #80	; 0x50
 800b786:	d00a      	beq.n	800b79e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b78c:	f383 8811 	msr	BASEPRI, r3
 800b790:	f3bf 8f6f 	isb	sy
 800b794:	f3bf 8f4f 	dsb	sy
 800b798:	61bb      	str	r3, [r7, #24]
}
 800b79a:	bf00      	nop
 800b79c:	e7fe      	b.n	800b79c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b79e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d00d      	beq.n	800b7c6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b7aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b7b2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b8:	9300      	str	r3, [sp, #0]
 800b7ba:	4613      	mov	r3, r2
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	68b9      	ldr	r1, [r7, #8]
 800b7c0:	68f8      	ldr	r0, [r7, #12]
 800b7c2:	f000 f83f 	bl	800b844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b7c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3730      	adds	r7, #48	; 0x30
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b08a      	sub	sp, #40	; 0x28
 800b7d4:	af02      	add	r7, sp, #8
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	4613      	mov	r3, r2
 800b7dc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d10a      	bne.n	800b7fa <xQueueGenericCreate+0x2a>
	__asm volatile
 800b7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	613b      	str	r3, [r7, #16]
}
 800b7f6:	bf00      	nop
 800b7f8:	e7fe      	b.n	800b7f8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	68ba      	ldr	r2, [r7, #8]
 800b7fe:	fb02 f303 	mul.w	r3, r2, r3
 800b802:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	3350      	adds	r3, #80	; 0x50
 800b808:	4618      	mov	r0, r3
 800b80a:	f002 fb05 	bl	800de18 <pvPortMalloc>
 800b80e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d011      	beq.n	800b83a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	3350      	adds	r3, #80	; 0x50
 800b81e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b820:	69bb      	ldr	r3, [r7, #24]
 800b822:	2200      	movs	r2, #0
 800b824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b828:	79fa      	ldrb	r2, [r7, #7]
 800b82a:	69bb      	ldr	r3, [r7, #24]
 800b82c:	9300      	str	r3, [sp, #0]
 800b82e:	4613      	mov	r3, r2
 800b830:	697a      	ldr	r2, [r7, #20]
 800b832:	68b9      	ldr	r1, [r7, #8]
 800b834:	68f8      	ldr	r0, [r7, #12]
 800b836:	f000 f805 	bl	800b844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b83a:	69bb      	ldr	r3, [r7, #24]
	}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3720      	adds	r7, #32
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	607a      	str	r2, [r7, #4]
 800b850:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d103      	bne.n	800b860 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b858:	69bb      	ldr	r3, [r7, #24]
 800b85a:	69ba      	ldr	r2, [r7, #24]
 800b85c:	601a      	str	r2, [r3, #0]
 800b85e:	e002      	b.n	800b866 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b860:	69bb      	ldr	r3, [r7, #24]
 800b862:	687a      	ldr	r2, [r7, #4]
 800b864:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	68fa      	ldr	r2, [r7, #12]
 800b86a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b86c:	69bb      	ldr	r3, [r7, #24]
 800b86e:	68ba      	ldr	r2, [r7, #8]
 800b870:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b872:	2101      	movs	r1, #1
 800b874:	69b8      	ldr	r0, [r7, #24]
 800b876:	f7ff fecb 	bl	800b610 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b87a:	69bb      	ldr	r3, [r7, #24]
 800b87c:	78fa      	ldrb	r2, [r7, #3]
 800b87e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b882:	bf00      	nop
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}

0800b88a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b88a:	b580      	push	{r7, lr}
 800b88c:	b08a      	sub	sp, #40	; 0x28
 800b88e:	af02      	add	r7, sp, #8
 800b890:	60f8      	str	r0, [r7, #12]
 800b892:	60b9      	str	r1, [r7, #8]
 800b894:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d10a      	bne.n	800b8b2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a0:	f383 8811 	msr	BASEPRI, r3
 800b8a4:	f3bf 8f6f 	isb	sy
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	61bb      	str	r3, [r7, #24]
}
 800b8ae:	bf00      	nop
 800b8b0:	e7fe      	b.n	800b8b0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b8b2:	68ba      	ldr	r2, [r7, #8]
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d90a      	bls.n	800b8d0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8be:	f383 8811 	msr	BASEPRI, r3
 800b8c2:	f3bf 8f6f 	isb	sy
 800b8c6:	f3bf 8f4f 	dsb	sy
 800b8ca:	617b      	str	r3, [r7, #20]
}
 800b8cc:	bf00      	nop
 800b8ce:	e7fe      	b.n	800b8ce <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b8d0:	2302      	movs	r3, #2
 800b8d2:	9300      	str	r3, [sp, #0]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	2100      	movs	r1, #0
 800b8da:	68f8      	ldr	r0, [r7, #12]
 800b8dc:	f7ff ff00 	bl	800b6e0 <xQueueGenericCreateStatic>
 800b8e0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d002      	beq.n	800b8ee <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b8ee:	69fb      	ldr	r3, [r7, #28]
	}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3720      	adds	r7, #32
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b086      	sub	sp, #24
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d10a      	bne.n	800b91e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90c:	f383 8811 	msr	BASEPRI, r3
 800b910:	f3bf 8f6f 	isb	sy
 800b914:	f3bf 8f4f 	dsb	sy
 800b918:	613b      	str	r3, [r7, #16]
}
 800b91a:	bf00      	nop
 800b91c:	e7fe      	b.n	800b91c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b91e:	683a      	ldr	r2, [r7, #0]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	429a      	cmp	r2, r3
 800b924:	d90a      	bls.n	800b93c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92a:	f383 8811 	msr	BASEPRI, r3
 800b92e:	f3bf 8f6f 	isb	sy
 800b932:	f3bf 8f4f 	dsb	sy
 800b936:	60fb      	str	r3, [r7, #12]
}
 800b938:	bf00      	nop
 800b93a:	e7fe      	b.n	800b93a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b93c:	2202      	movs	r2, #2
 800b93e:	2100      	movs	r1, #0
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f7ff ff45 	bl	800b7d0 <xQueueGenericCreate>
 800b946:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d002      	beq.n	800b954 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	683a      	ldr	r2, [r7, #0]
 800b952:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b954:	697b      	ldr	r3, [r7, #20]
	}
 800b956:	4618      	mov	r0, r3
 800b958:	3718      	adds	r7, #24
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}
	...

0800b960 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b08e      	sub	sp, #56	; 0x38
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	60b9      	str	r1, [r7, #8]
 800b96a:	607a      	str	r2, [r7, #4]
 800b96c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b96e:	2300      	movs	r3, #0
 800b970:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d10a      	bne.n	800b992 <xQueueGenericSend+0x32>
	__asm volatile
 800b97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b980:	f383 8811 	msr	BASEPRI, r3
 800b984:	f3bf 8f6f 	isb	sy
 800b988:	f3bf 8f4f 	dsb	sy
 800b98c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b98e:	bf00      	nop
 800b990:	e7fe      	b.n	800b990 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d103      	bne.n	800b9a0 <xQueueGenericSend+0x40>
 800b998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d101      	bne.n	800b9a4 <xQueueGenericSend+0x44>
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e000      	b.n	800b9a6 <xQueueGenericSend+0x46>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d10a      	bne.n	800b9c0 <xQueueGenericSend+0x60>
	__asm volatile
 800b9aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ae:	f383 8811 	msr	BASEPRI, r3
 800b9b2:	f3bf 8f6f 	isb	sy
 800b9b6:	f3bf 8f4f 	dsb	sy
 800b9ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b9bc:	bf00      	nop
 800b9be:	e7fe      	b.n	800b9be <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	2b02      	cmp	r3, #2
 800b9c4:	d103      	bne.n	800b9ce <xQueueGenericSend+0x6e>
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9ca:	2b01      	cmp	r3, #1
 800b9cc:	d101      	bne.n	800b9d2 <xQueueGenericSend+0x72>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e000      	b.n	800b9d4 <xQueueGenericSend+0x74>
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d10a      	bne.n	800b9ee <xQueueGenericSend+0x8e>
	__asm volatile
 800b9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9dc:	f383 8811 	msr	BASEPRI, r3
 800b9e0:	f3bf 8f6f 	isb	sy
 800b9e4:	f3bf 8f4f 	dsb	sy
 800b9e8:	623b      	str	r3, [r7, #32]
}
 800b9ea:	bf00      	nop
 800b9ec:	e7fe      	b.n	800b9ec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b9ee:	f001 fab3 	bl	800cf58 <xTaskGetSchedulerState>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d102      	bne.n	800b9fe <xQueueGenericSend+0x9e>
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d101      	bne.n	800ba02 <xQueueGenericSend+0xa2>
 800b9fe:	2301      	movs	r3, #1
 800ba00:	e000      	b.n	800ba04 <xQueueGenericSend+0xa4>
 800ba02:	2300      	movs	r3, #0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d10a      	bne.n	800ba1e <xQueueGenericSend+0xbe>
	__asm volatile
 800ba08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0c:	f383 8811 	msr	BASEPRI, r3
 800ba10:	f3bf 8f6f 	isb	sy
 800ba14:	f3bf 8f4f 	dsb	sy
 800ba18:	61fb      	str	r3, [r7, #28]
}
 800ba1a:	bf00      	nop
 800ba1c:	e7fe      	b.n	800ba1c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba1e:	f002 f8d9 	bl	800dbd4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d302      	bcc.n	800ba34 <xQueueGenericSend+0xd4>
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	2b02      	cmp	r3, #2
 800ba32:	d129      	bne.n	800ba88 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba34:	683a      	ldr	r2, [r7, #0]
 800ba36:	68b9      	ldr	r1, [r7, #8]
 800ba38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba3a:	f000 fa2e 	bl	800be9a <prvCopyDataToQueue>
 800ba3e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d010      	beq.n	800ba6a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba4a:	3324      	adds	r3, #36	; 0x24
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	f001 f8c1 	bl	800cbd4 <xTaskRemoveFromEventList>
 800ba52:	4603      	mov	r3, r0
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d013      	beq.n	800ba80 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba58:	4b3f      	ldr	r3, [pc, #252]	; (800bb58 <xQueueGenericSend+0x1f8>)
 800ba5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba5e:	601a      	str	r2, [r3, #0]
 800ba60:	f3bf 8f4f 	dsb	sy
 800ba64:	f3bf 8f6f 	isb	sy
 800ba68:	e00a      	b.n	800ba80 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d007      	beq.n	800ba80 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba70:	4b39      	ldr	r3, [pc, #228]	; (800bb58 <xQueueGenericSend+0x1f8>)
 800ba72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba76:	601a      	str	r2, [r3, #0]
 800ba78:	f3bf 8f4f 	dsb	sy
 800ba7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba80:	f002 f8d8 	bl	800dc34 <vPortExitCritical>
				return pdPASS;
 800ba84:	2301      	movs	r3, #1
 800ba86:	e063      	b.n	800bb50 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d103      	bne.n	800ba96 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba8e:	f002 f8d1 	bl	800dc34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba92:	2300      	movs	r3, #0
 800ba94:	e05c      	b.n	800bb50 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d106      	bne.n	800baaa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba9c:	f107 0314 	add.w	r3, r7, #20
 800baa0:	4618      	mov	r0, r3
 800baa2:	f001 f8fb 	bl	800cc9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800baa6:	2301      	movs	r3, #1
 800baa8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800baaa:	f002 f8c3 	bl	800dc34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800baae:	f000 fe67 	bl	800c780 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bab2:	f002 f88f 	bl	800dbd4 <vPortEnterCritical>
 800bab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800babc:	b25b      	sxtb	r3, r3
 800babe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bac2:	d103      	bne.n	800bacc <xQueueGenericSend+0x16c>
 800bac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac6:	2200      	movs	r2, #0
 800bac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bace:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bad2:	b25b      	sxtb	r3, r3
 800bad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bad8:	d103      	bne.n	800bae2 <xQueueGenericSend+0x182>
 800bada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800badc:	2200      	movs	r2, #0
 800bade:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bae2:	f002 f8a7 	bl	800dc34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bae6:	1d3a      	adds	r2, r7, #4
 800bae8:	f107 0314 	add.w	r3, r7, #20
 800baec:	4611      	mov	r1, r2
 800baee:	4618      	mov	r0, r3
 800baf0:	f001 f8ea 	bl	800ccc8 <xTaskCheckForTimeOut>
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d124      	bne.n	800bb44 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bafa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bafc:	f000 fac5 	bl	800c08a <prvIsQueueFull>
 800bb00:	4603      	mov	r3, r0
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d018      	beq.n	800bb38 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bb06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb08:	3310      	adds	r3, #16
 800bb0a:	687a      	ldr	r2, [r7, #4]
 800bb0c:	4611      	mov	r1, r2
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f001 f810 	bl	800cb34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bb14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb16:	f000 fa50 	bl	800bfba <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bb1a:	f000 fe3f 	bl	800c79c <xTaskResumeAll>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	f47f af7c 	bne.w	800ba1e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bb26:	4b0c      	ldr	r3, [pc, #48]	; (800bb58 <xQueueGenericSend+0x1f8>)
 800bb28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb2c:	601a      	str	r2, [r3, #0]
 800bb2e:	f3bf 8f4f 	dsb	sy
 800bb32:	f3bf 8f6f 	isb	sy
 800bb36:	e772      	b.n	800ba1e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bb38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb3a:	f000 fa3e 	bl	800bfba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb3e:	f000 fe2d 	bl	800c79c <xTaskResumeAll>
 800bb42:	e76c      	b.n	800ba1e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bb44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb46:	f000 fa38 	bl	800bfba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb4a:	f000 fe27 	bl	800c79c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bb4e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3738      	adds	r7, #56	; 0x38
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}
 800bb58:	e000ed04 	.word	0xe000ed04

0800bb5c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b090      	sub	sp, #64	; 0x40
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	607a      	str	r2, [r7, #4]
 800bb68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10a      	bne.n	800bb8a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb78:	f383 8811 	msr	BASEPRI, r3
 800bb7c:	f3bf 8f6f 	isb	sy
 800bb80:	f3bf 8f4f 	dsb	sy
 800bb84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb86:	bf00      	nop
 800bb88:	e7fe      	b.n	800bb88 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d103      	bne.n	800bb98 <xQueueGenericSendFromISR+0x3c>
 800bb90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d101      	bne.n	800bb9c <xQueueGenericSendFromISR+0x40>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e000      	b.n	800bb9e <xQueueGenericSendFromISR+0x42>
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10a      	bne.n	800bbb8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba6:	f383 8811 	msr	BASEPRI, r3
 800bbaa:	f3bf 8f6f 	isb	sy
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bbb4:	bf00      	nop
 800bbb6:	e7fe      	b.n	800bbb6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	d103      	bne.n	800bbc6 <xQueueGenericSendFromISR+0x6a>
 800bbbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbc2:	2b01      	cmp	r3, #1
 800bbc4:	d101      	bne.n	800bbca <xQueueGenericSendFromISR+0x6e>
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	e000      	b.n	800bbcc <xQueueGenericSendFromISR+0x70>
 800bbca:	2300      	movs	r3, #0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d10a      	bne.n	800bbe6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd4:	f383 8811 	msr	BASEPRI, r3
 800bbd8:	f3bf 8f6f 	isb	sy
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	623b      	str	r3, [r7, #32]
}
 800bbe2:	bf00      	nop
 800bbe4:	e7fe      	b.n	800bbe4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bbe6:	f002 f8d7 	bl	800dd98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bbea:	f3ef 8211 	mrs	r2, BASEPRI
 800bbee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	61fa      	str	r2, [r7, #28]
 800bc00:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bc02:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc04:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d302      	bcc.n	800bc18 <xQueueGenericSendFromISR+0xbc>
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d12f      	bne.n	800bc78 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc26:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc28:	683a      	ldr	r2, [r7, #0]
 800bc2a:	68b9      	ldr	r1, [r7, #8]
 800bc2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bc2e:	f000 f934 	bl	800be9a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bc32:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bc36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc3a:	d112      	bne.n	800bc62 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d016      	beq.n	800bc72 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc46:	3324      	adds	r3, #36	; 0x24
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f000 ffc3 	bl	800cbd4 <xTaskRemoveFromEventList>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d00e      	beq.n	800bc72 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d00b      	beq.n	800bc72 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2201      	movs	r2, #1
 800bc5e:	601a      	str	r2, [r3, #0]
 800bc60:	e007      	b.n	800bc72 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc62:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc66:	3301      	adds	r3, #1
 800bc68:	b2db      	uxtb	r3, r3
 800bc6a:	b25a      	sxtb	r2, r3
 800bc6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc72:	2301      	movs	r3, #1
 800bc74:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc76:	e001      	b.n	800bc7c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc7e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc86:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3740      	adds	r7, #64	; 0x40
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
	...

0800bc94 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b08c      	sub	sp, #48	; 0x30
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	60f8      	str	r0, [r7, #12]
 800bc9c:	60b9      	str	r1, [r7, #8]
 800bc9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bca0:	2300      	movs	r3, #0
 800bca2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d10a      	bne.n	800bcc4 <xQueueReceive+0x30>
	__asm volatile
 800bcae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb2:	f383 8811 	msr	BASEPRI, r3
 800bcb6:	f3bf 8f6f 	isb	sy
 800bcba:	f3bf 8f4f 	dsb	sy
 800bcbe:	623b      	str	r3, [r7, #32]
}
 800bcc0:	bf00      	nop
 800bcc2:	e7fe      	b.n	800bcc2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d103      	bne.n	800bcd2 <xQueueReceive+0x3e>
 800bcca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d101      	bne.n	800bcd6 <xQueueReceive+0x42>
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	e000      	b.n	800bcd8 <xQueueReceive+0x44>
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d10a      	bne.n	800bcf2 <xQueueReceive+0x5e>
	__asm volatile
 800bcdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce0:	f383 8811 	msr	BASEPRI, r3
 800bce4:	f3bf 8f6f 	isb	sy
 800bce8:	f3bf 8f4f 	dsb	sy
 800bcec:	61fb      	str	r3, [r7, #28]
}
 800bcee:	bf00      	nop
 800bcf0:	e7fe      	b.n	800bcf0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bcf2:	f001 f931 	bl	800cf58 <xTaskGetSchedulerState>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d102      	bne.n	800bd02 <xQueueReceive+0x6e>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d101      	bne.n	800bd06 <xQueueReceive+0x72>
 800bd02:	2301      	movs	r3, #1
 800bd04:	e000      	b.n	800bd08 <xQueueReceive+0x74>
 800bd06:	2300      	movs	r3, #0
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d10a      	bne.n	800bd22 <xQueueReceive+0x8e>
	__asm volatile
 800bd0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd10:	f383 8811 	msr	BASEPRI, r3
 800bd14:	f3bf 8f6f 	isb	sy
 800bd18:	f3bf 8f4f 	dsb	sy
 800bd1c:	61bb      	str	r3, [r7, #24]
}
 800bd1e:	bf00      	nop
 800bd20:	e7fe      	b.n	800bd20 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bd22:	f001 ff57 	bl	800dbd4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd2a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bd2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d01f      	beq.n	800bd72 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bd32:	68b9      	ldr	r1, [r7, #8]
 800bd34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd36:	f000 f91a 	bl	800bf6e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bd3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd3c:	1e5a      	subs	r2, r3, #1
 800bd3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd40:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd44:	691b      	ldr	r3, [r3, #16]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d00f      	beq.n	800bd6a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4c:	3310      	adds	r3, #16
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f000 ff40 	bl	800cbd4 <xTaskRemoveFromEventList>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d007      	beq.n	800bd6a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bd5a:	4b3d      	ldr	r3, [pc, #244]	; (800be50 <xQueueReceive+0x1bc>)
 800bd5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd60:	601a      	str	r2, [r3, #0]
 800bd62:	f3bf 8f4f 	dsb	sy
 800bd66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd6a:	f001 ff63 	bl	800dc34 <vPortExitCritical>
				return pdPASS;
 800bd6e:	2301      	movs	r3, #1
 800bd70:	e069      	b.n	800be46 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d103      	bne.n	800bd80 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd78:	f001 ff5c 	bl	800dc34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	e062      	b.n	800be46 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d106      	bne.n	800bd94 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd86:	f107 0310 	add.w	r3, r7, #16
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f000 ff86 	bl	800cc9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd90:	2301      	movs	r3, #1
 800bd92:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd94:	f001 ff4e 	bl	800dc34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd98:	f000 fcf2 	bl	800c780 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd9c:	f001 ff1a 	bl	800dbd4 <vPortEnterCritical>
 800bda0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bda6:	b25b      	sxtb	r3, r3
 800bda8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdac:	d103      	bne.n	800bdb6 <xQueueReceive+0x122>
 800bdae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdbc:	b25b      	sxtb	r3, r3
 800bdbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdc2:	d103      	bne.n	800bdcc <xQueueReceive+0x138>
 800bdc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bdcc:	f001 ff32 	bl	800dc34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bdd0:	1d3a      	adds	r2, r7, #4
 800bdd2:	f107 0310 	add.w	r3, r7, #16
 800bdd6:	4611      	mov	r1, r2
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f000 ff75 	bl	800ccc8 <xTaskCheckForTimeOut>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d123      	bne.n	800be2c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bde4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bde6:	f000 f93a 	bl	800c05e <prvIsQueueEmpty>
 800bdea:	4603      	mov	r3, r0
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d017      	beq.n	800be20 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bdf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf2:	3324      	adds	r3, #36	; 0x24
 800bdf4:	687a      	ldr	r2, [r7, #4]
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 fe9b 	bl	800cb34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bdfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be00:	f000 f8db 	bl	800bfba <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800be04:	f000 fcca 	bl	800c79c <xTaskResumeAll>
 800be08:	4603      	mov	r3, r0
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d189      	bne.n	800bd22 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800be0e:	4b10      	ldr	r3, [pc, #64]	; (800be50 <xQueueReceive+0x1bc>)
 800be10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be14:	601a      	str	r2, [r3, #0]
 800be16:	f3bf 8f4f 	dsb	sy
 800be1a:	f3bf 8f6f 	isb	sy
 800be1e:	e780      	b.n	800bd22 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800be20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be22:	f000 f8ca 	bl	800bfba <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800be26:	f000 fcb9 	bl	800c79c <xTaskResumeAll>
 800be2a:	e77a      	b.n	800bd22 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800be2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be2e:	f000 f8c4 	bl	800bfba <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800be32:	f000 fcb3 	bl	800c79c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be38:	f000 f911 	bl	800c05e <prvIsQueueEmpty>
 800be3c:	4603      	mov	r3, r0
 800be3e:	2b00      	cmp	r3, #0
 800be40:	f43f af6f 	beq.w	800bd22 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800be44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800be46:	4618      	mov	r0, r3
 800be48:	3730      	adds	r7, #48	; 0x30
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	e000ed04 	.word	0xe000ed04

0800be54 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b084      	sub	sp, #16
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d10a      	bne.n	800be7c <vQueueDelete+0x28>
	__asm volatile
 800be66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be6a:	f383 8811 	msr	BASEPRI, r3
 800be6e:	f3bf 8f6f 	isb	sy
 800be72:	f3bf 8f4f 	dsb	sy
 800be76:	60bb      	str	r3, [r7, #8]
}
 800be78:	bf00      	nop
 800be7a:	e7fe      	b.n	800be7a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800be7c:	68f8      	ldr	r0, [r7, #12]
 800be7e:	f000 f947 	bl	800c110 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d102      	bne.n	800be92 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f002 f88f 	bl	800dfb0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800be92:	bf00      	nop
 800be94:	3710      	adds	r7, #16
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}

0800be9a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800be9a:	b580      	push	{r7, lr}
 800be9c:	b086      	sub	sp, #24
 800be9e:	af00      	add	r7, sp, #0
 800bea0:	60f8      	str	r0, [r7, #12]
 800bea2:	60b9      	str	r1, [r7, #8]
 800bea4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bea6:	2300      	movs	r3, #0
 800bea8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beae:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d10d      	bne.n	800bed4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d14d      	bne.n	800bf5c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	689b      	ldr	r3, [r3, #8]
 800bec4:	4618      	mov	r0, r3
 800bec6:	f001 f865 	bl	800cf94 <xTaskPriorityDisinherit>
 800beca:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2200      	movs	r2, #0
 800bed0:	609a      	str	r2, [r3, #8]
 800bed2:	e043      	b.n	800bf5c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d119      	bne.n	800bf0e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	6858      	ldr	r0, [r3, #4]
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bee2:	461a      	mov	r2, r3
 800bee4:	68b9      	ldr	r1, [r7, #8]
 800bee6:	f002 fab5 	bl	800e454 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	685a      	ldr	r2, [r3, #4]
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bef2:	441a      	add	r2, r3
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	689b      	ldr	r3, [r3, #8]
 800bf00:	429a      	cmp	r2, r3
 800bf02:	d32b      	bcc.n	800bf5c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	605a      	str	r2, [r3, #4]
 800bf0c:	e026      	b.n	800bf5c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	68d8      	ldr	r0, [r3, #12]
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf16:	461a      	mov	r2, r3
 800bf18:	68b9      	ldr	r1, [r7, #8]
 800bf1a:	f002 fa9b 	bl	800e454 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	68da      	ldr	r2, [r3, #12]
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf26:	425b      	negs	r3, r3
 800bf28:	441a      	add	r2, r3
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	68da      	ldr	r2, [r3, #12]
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	429a      	cmp	r2, r3
 800bf38:	d207      	bcs.n	800bf4a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	689a      	ldr	r2, [r3, #8]
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf42:	425b      	negs	r3, r3
 800bf44:	441a      	add	r2, r3
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2b02      	cmp	r3, #2
 800bf4e:	d105      	bne.n	800bf5c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d002      	beq.n	800bf5c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	3b01      	subs	r3, #1
 800bf5a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	1c5a      	adds	r2, r3, #1
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bf64:	697b      	ldr	r3, [r7, #20]
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3718      	adds	r7, #24
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b082      	sub	sp, #8
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
 800bf76:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d018      	beq.n	800bfb2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	68da      	ldr	r2, [r3, #12]
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf88:	441a      	add	r2, r3
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	68da      	ldr	r2, [r3, #12]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	689b      	ldr	r3, [r3, #8]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d303      	bcc.n	800bfa2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	68d9      	ldr	r1, [r3, #12]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfaa:	461a      	mov	r2, r3
 800bfac:	6838      	ldr	r0, [r7, #0]
 800bfae:	f002 fa51 	bl	800e454 <memcpy>
	}
}
 800bfb2:	bf00      	nop
 800bfb4:	3708      	adds	r7, #8
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bfba:	b580      	push	{r7, lr}
 800bfbc:	b084      	sub	sp, #16
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bfc2:	f001 fe07 	bl	800dbd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfcc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bfce:	e011      	b.n	800bff4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d012      	beq.n	800bffe <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	3324      	adds	r3, #36	; 0x24
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f000 fdf9 	bl	800cbd4 <xTaskRemoveFromEventList>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d001      	beq.n	800bfec <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bfe8:	f000 fed0 	bl	800cd8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bfec:	7bfb      	ldrb	r3, [r7, #15]
 800bfee:	3b01      	subs	r3, #1
 800bff0:	b2db      	uxtb	r3, r3
 800bff2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bff4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	dce9      	bgt.n	800bfd0 <prvUnlockQueue+0x16>
 800bffc:	e000      	b.n	800c000 <prvUnlockQueue+0x46>
					break;
 800bffe:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	22ff      	movs	r2, #255	; 0xff
 800c004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c008:	f001 fe14 	bl	800dc34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c00c:	f001 fde2 	bl	800dbd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c016:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c018:	e011      	b.n	800c03e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	691b      	ldr	r3, [r3, #16]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d012      	beq.n	800c048 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	3310      	adds	r3, #16
 800c026:	4618      	mov	r0, r3
 800c028:	f000 fdd4 	bl	800cbd4 <xTaskRemoveFromEventList>
 800c02c:	4603      	mov	r3, r0
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d001      	beq.n	800c036 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c032:	f000 feab 	bl	800cd8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c036:	7bbb      	ldrb	r3, [r7, #14]
 800c038:	3b01      	subs	r3, #1
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c03e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c042:	2b00      	cmp	r3, #0
 800c044:	dce9      	bgt.n	800c01a <prvUnlockQueue+0x60>
 800c046:	e000      	b.n	800c04a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c048:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	22ff      	movs	r2, #255	; 0xff
 800c04e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c052:	f001 fdef 	bl	800dc34 <vPortExitCritical>
}
 800c056:	bf00      	nop
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b084      	sub	sp, #16
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c066:	f001 fdb5 	bl	800dbd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d102      	bne.n	800c078 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c072:	2301      	movs	r3, #1
 800c074:	60fb      	str	r3, [r7, #12]
 800c076:	e001      	b.n	800c07c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c078:	2300      	movs	r3, #0
 800c07a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c07c:	f001 fdda 	bl	800dc34 <vPortExitCritical>

	return xReturn;
 800c080:	68fb      	ldr	r3, [r7, #12]
}
 800c082:	4618      	mov	r0, r3
 800c084:	3710      	adds	r7, #16
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}

0800c08a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c08a:	b580      	push	{r7, lr}
 800c08c:	b084      	sub	sp, #16
 800c08e:	af00      	add	r7, sp, #0
 800c090:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c092:	f001 fd9f 	bl	800dbd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d102      	bne.n	800c0a8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	60fb      	str	r3, [r7, #12]
 800c0a6:	e001      	b.n	800c0ac <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c0ac:	f001 fdc2 	bl	800dc34 <vPortExitCritical>

	return xReturn;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	3710      	adds	r7, #16
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
	...

0800c0bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c0bc:	b480      	push	{r7}
 800c0be:	b085      	sub	sp, #20
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
 800c0c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	60fb      	str	r3, [r7, #12]
 800c0ca:	e014      	b.n	800c0f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c0cc:	4a0f      	ldr	r2, [pc, #60]	; (800c10c <vQueueAddToRegistry+0x50>)
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d10b      	bne.n	800c0f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c0d8:	490c      	ldr	r1, [pc, #48]	; (800c10c <vQueueAddToRegistry+0x50>)
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	683a      	ldr	r2, [r7, #0]
 800c0de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c0e2:	4a0a      	ldr	r2, [pc, #40]	; (800c10c <vQueueAddToRegistry+0x50>)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	00db      	lsls	r3, r3, #3
 800c0e8:	4413      	add	r3, r2
 800c0ea:	687a      	ldr	r2, [r7, #4]
 800c0ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c0ee:	e006      	b.n	800c0fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	60fb      	str	r3, [r7, #12]
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2b07      	cmp	r3, #7
 800c0fa:	d9e7      	bls.n	800c0cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c0fc:	bf00      	nop
 800c0fe:	bf00      	nop
 800c100:	3714      	adds	r7, #20
 800c102:	46bd      	mov	sp, r7
 800c104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c108:	4770      	bx	lr
 800c10a:	bf00      	nop
 800c10c:	2000129c 	.word	0x2000129c

0800c110 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c110:	b480      	push	{r7}
 800c112:	b085      	sub	sp, #20
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c118:	2300      	movs	r3, #0
 800c11a:	60fb      	str	r3, [r7, #12]
 800c11c:	e016      	b.n	800c14c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c11e:	4a10      	ldr	r2, [pc, #64]	; (800c160 <vQueueUnregisterQueue+0x50>)
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	00db      	lsls	r3, r3, #3
 800c124:	4413      	add	r3, r2
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	687a      	ldr	r2, [r7, #4]
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d10b      	bne.n	800c146 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c12e:	4a0c      	ldr	r2, [pc, #48]	; (800c160 <vQueueUnregisterQueue+0x50>)
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2100      	movs	r1, #0
 800c134:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c138:	4a09      	ldr	r2, [pc, #36]	; (800c160 <vQueueUnregisterQueue+0x50>)
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	00db      	lsls	r3, r3, #3
 800c13e:	4413      	add	r3, r2
 800c140:	2200      	movs	r2, #0
 800c142:	605a      	str	r2, [r3, #4]
				break;
 800c144:	e006      	b.n	800c154 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	3301      	adds	r3, #1
 800c14a:	60fb      	str	r3, [r7, #12]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2b07      	cmp	r3, #7
 800c150:	d9e5      	bls.n	800c11e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c152:	bf00      	nop
 800c154:	bf00      	nop
 800c156:	3714      	adds	r7, #20
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr
 800c160:	2000129c 	.word	0x2000129c

0800c164 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c164:	b580      	push	{r7, lr}
 800c166:	b086      	sub	sp, #24
 800c168:	af00      	add	r7, sp, #0
 800c16a:	60f8      	str	r0, [r7, #12]
 800c16c:	60b9      	str	r1, [r7, #8]
 800c16e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c174:	f001 fd2e 	bl	800dbd4 <vPortEnterCritical>
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c17e:	b25b      	sxtb	r3, r3
 800c180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c184:	d103      	bne.n	800c18e <vQueueWaitForMessageRestricted+0x2a>
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	2200      	movs	r2, #0
 800c18a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c194:	b25b      	sxtb	r3, r3
 800c196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c19a:	d103      	bne.n	800c1a4 <vQueueWaitForMessageRestricted+0x40>
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	2200      	movs	r2, #0
 800c1a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c1a4:	f001 fd46 	bl	800dc34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d106      	bne.n	800c1be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c1b0:	697b      	ldr	r3, [r7, #20]
 800c1b2:	3324      	adds	r3, #36	; 0x24
 800c1b4:	687a      	ldr	r2, [r7, #4]
 800c1b6:	68b9      	ldr	r1, [r7, #8]
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f000 fcdf 	bl	800cb7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c1be:	6978      	ldr	r0, [r7, #20]
 800c1c0:	f7ff fefb 	bl	800bfba <prvUnlockQueue>
	}
 800c1c4:	bf00      	nop
 800c1c6:	3718      	adds	r7, #24
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}

0800c1cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b08e      	sub	sp, #56	; 0x38
 800c1d0:	af04      	add	r7, sp, #16
 800c1d2:	60f8      	str	r0, [r7, #12]
 800c1d4:	60b9      	str	r1, [r7, #8]
 800c1d6:	607a      	str	r2, [r7, #4]
 800c1d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c1da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d10a      	bne.n	800c1f6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e4:	f383 8811 	msr	BASEPRI, r3
 800c1e8:	f3bf 8f6f 	isb	sy
 800c1ec:	f3bf 8f4f 	dsb	sy
 800c1f0:	623b      	str	r3, [r7, #32]
}
 800c1f2:	bf00      	nop
 800c1f4:	e7fe      	b.n	800c1f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d10a      	bne.n	800c212 <xTaskCreateStatic+0x46>
	__asm volatile
 800c1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c200:	f383 8811 	msr	BASEPRI, r3
 800c204:	f3bf 8f6f 	isb	sy
 800c208:	f3bf 8f4f 	dsb	sy
 800c20c:	61fb      	str	r3, [r7, #28]
}
 800c20e:	bf00      	nop
 800c210:	e7fe      	b.n	800c210 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c212:	23bc      	movs	r3, #188	; 0xbc
 800c214:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	2bbc      	cmp	r3, #188	; 0xbc
 800c21a:	d00a      	beq.n	800c232 <xTaskCreateStatic+0x66>
	__asm volatile
 800c21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c220:	f383 8811 	msr	BASEPRI, r3
 800c224:	f3bf 8f6f 	isb	sy
 800c228:	f3bf 8f4f 	dsb	sy
 800c22c:	61bb      	str	r3, [r7, #24]
}
 800c22e:	bf00      	nop
 800c230:	e7fe      	b.n	800c230 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c232:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c236:	2b00      	cmp	r3, #0
 800c238:	d01e      	beq.n	800c278 <xTaskCreateStatic+0xac>
 800c23a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d01b      	beq.n	800c278 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c242:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c246:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c248:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c24c:	2202      	movs	r2, #2
 800c24e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c252:	2300      	movs	r3, #0
 800c254:	9303      	str	r3, [sp, #12]
 800c256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c258:	9302      	str	r3, [sp, #8]
 800c25a:	f107 0314 	add.w	r3, r7, #20
 800c25e:	9301      	str	r3, [sp, #4]
 800c260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	687a      	ldr	r2, [r7, #4]
 800c268:	68b9      	ldr	r1, [r7, #8]
 800c26a:	68f8      	ldr	r0, [r7, #12]
 800c26c:	f000 f850 	bl	800c310 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c270:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c272:	f000 f8f3 	bl	800c45c <prvAddNewTaskToReadyList>
 800c276:	e001      	b.n	800c27c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c278:	2300      	movs	r3, #0
 800c27a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c27c:	697b      	ldr	r3, [r7, #20]
	}
 800c27e:	4618      	mov	r0, r3
 800c280:	3728      	adds	r7, #40	; 0x28
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c286:	b580      	push	{r7, lr}
 800c288:	b08c      	sub	sp, #48	; 0x30
 800c28a:	af04      	add	r7, sp, #16
 800c28c:	60f8      	str	r0, [r7, #12]
 800c28e:	60b9      	str	r1, [r7, #8]
 800c290:	603b      	str	r3, [r7, #0]
 800c292:	4613      	mov	r3, r2
 800c294:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c296:	88fb      	ldrh	r3, [r7, #6]
 800c298:	009b      	lsls	r3, r3, #2
 800c29a:	4618      	mov	r0, r3
 800c29c:	f001 fdbc 	bl	800de18 <pvPortMalloc>
 800c2a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d00e      	beq.n	800c2c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c2a8:	20bc      	movs	r0, #188	; 0xbc
 800c2aa:	f001 fdb5 	bl	800de18 <pvPortMalloc>
 800c2ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c2b0:	69fb      	ldr	r3, [r7, #28]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d003      	beq.n	800c2be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	697a      	ldr	r2, [r7, #20]
 800c2ba:	631a      	str	r2, [r3, #48]	; 0x30
 800c2bc:	e005      	b.n	800c2ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c2be:	6978      	ldr	r0, [r7, #20]
 800c2c0:	f001 fe76 	bl	800dfb0 <vPortFree>
 800c2c4:	e001      	b.n	800c2ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c2ca:	69fb      	ldr	r3, [r7, #28]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d017      	beq.n	800c300 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c2d8:	88fa      	ldrh	r2, [r7, #6]
 800c2da:	2300      	movs	r3, #0
 800c2dc:	9303      	str	r3, [sp, #12]
 800c2de:	69fb      	ldr	r3, [r7, #28]
 800c2e0:	9302      	str	r3, [sp, #8]
 800c2e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e4:	9301      	str	r3, [sp, #4]
 800c2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	68b9      	ldr	r1, [r7, #8]
 800c2ee:	68f8      	ldr	r0, [r7, #12]
 800c2f0:	f000 f80e 	bl	800c310 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c2f4:	69f8      	ldr	r0, [r7, #28]
 800c2f6:	f000 f8b1 	bl	800c45c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	61bb      	str	r3, [r7, #24]
 800c2fe:	e002      	b.n	800c306 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c300:	f04f 33ff 	mov.w	r3, #4294967295
 800c304:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c306:	69bb      	ldr	r3, [r7, #24]
	}
 800c308:	4618      	mov	r0, r3
 800c30a:	3720      	adds	r7, #32
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b088      	sub	sp, #32
 800c314:	af00      	add	r7, sp, #0
 800c316:	60f8      	str	r0, [r7, #12]
 800c318:	60b9      	str	r1, [r7, #8]
 800c31a:	607a      	str	r2, [r7, #4]
 800c31c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c320:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	009b      	lsls	r3, r3, #2
 800c326:	461a      	mov	r2, r3
 800c328:	21a5      	movs	r1, #165	; 0xa5
 800c32a:	f002 f8a1 	bl	800e470 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c32e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c338:	3b01      	subs	r3, #1
 800c33a:	009b      	lsls	r3, r3, #2
 800c33c:	4413      	add	r3, r2
 800c33e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c340:	69bb      	ldr	r3, [r7, #24]
 800c342:	f023 0307 	bic.w	r3, r3, #7
 800c346:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c348:	69bb      	ldr	r3, [r7, #24]
 800c34a:	f003 0307 	and.w	r3, r3, #7
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d00a      	beq.n	800c368 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c356:	f383 8811 	msr	BASEPRI, r3
 800c35a:	f3bf 8f6f 	isb	sy
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	617b      	str	r3, [r7, #20]
}
 800c364:	bf00      	nop
 800c366:	e7fe      	b.n	800c366 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d01f      	beq.n	800c3ae <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c36e:	2300      	movs	r3, #0
 800c370:	61fb      	str	r3, [r7, #28]
 800c372:	e012      	b.n	800c39a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c374:	68ba      	ldr	r2, [r7, #8]
 800c376:	69fb      	ldr	r3, [r7, #28]
 800c378:	4413      	add	r3, r2
 800c37a:	7819      	ldrb	r1, [r3, #0]
 800c37c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c37e:	69fb      	ldr	r3, [r7, #28]
 800c380:	4413      	add	r3, r2
 800c382:	3334      	adds	r3, #52	; 0x34
 800c384:	460a      	mov	r2, r1
 800c386:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c388:	68ba      	ldr	r2, [r7, #8]
 800c38a:	69fb      	ldr	r3, [r7, #28]
 800c38c:	4413      	add	r3, r2
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d006      	beq.n	800c3a2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c394:	69fb      	ldr	r3, [r7, #28]
 800c396:	3301      	adds	r3, #1
 800c398:	61fb      	str	r3, [r7, #28]
 800c39a:	69fb      	ldr	r3, [r7, #28]
 800c39c:	2b0f      	cmp	r3, #15
 800c39e:	d9e9      	bls.n	800c374 <prvInitialiseNewTask+0x64>
 800c3a0:	e000      	b.n	800c3a4 <prvInitialiseNewTask+0x94>
			{
				break;
 800c3a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c3a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c3ac:	e003      	b.n	800c3b6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3b8:	2b37      	cmp	r3, #55	; 0x37
 800c3ba:	d901      	bls.n	800c3c0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c3bc:	2337      	movs	r3, #55	; 0x37
 800c3be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c3c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c3ca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c3cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c3d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d4:	3304      	adds	r3, #4
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f7ff f886 	bl	800b4e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c3dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3de:	3318      	adds	r3, #24
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f7ff f881 	bl	800b4e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c3fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3fe:	2200      	movs	r2, #0
 800c400:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c406:	2200      	movs	r2, #0
 800c408:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c40e:	3354      	adds	r3, #84	; 0x54
 800c410:	2260      	movs	r2, #96	; 0x60
 800c412:	2100      	movs	r1, #0
 800c414:	4618      	mov	r0, r3
 800c416:	f002 f82b 	bl	800e470 <memset>
 800c41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c41c:	4a0c      	ldr	r2, [pc, #48]	; (800c450 <prvInitialiseNewTask+0x140>)
 800c41e:	659a      	str	r2, [r3, #88]	; 0x58
 800c420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c422:	4a0c      	ldr	r2, [pc, #48]	; (800c454 <prvInitialiseNewTask+0x144>)
 800c424:	65da      	str	r2, [r3, #92]	; 0x5c
 800c426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c428:	4a0b      	ldr	r2, [pc, #44]	; (800c458 <prvInitialiseNewTask+0x148>)
 800c42a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c42c:	683a      	ldr	r2, [r7, #0]
 800c42e:	68f9      	ldr	r1, [r7, #12]
 800c430:	69b8      	ldr	r0, [r7, #24]
 800c432:	f001 faa3 	bl	800d97c <pxPortInitialiseStack>
 800c436:	4602      	mov	r2, r0
 800c438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c43a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d002      	beq.n	800c448 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c446:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c448:	bf00      	nop
 800c44a:	3720      	adds	r7, #32
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}
 800c450:	08012174 	.word	0x08012174
 800c454:	08012194 	.word	0x08012194
 800c458:	08012154 	.word	0x08012154

0800c45c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b082      	sub	sp, #8
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c464:	f001 fbb6 	bl	800dbd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c468:	4b2d      	ldr	r3, [pc, #180]	; (800c520 <prvAddNewTaskToReadyList+0xc4>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	3301      	adds	r3, #1
 800c46e:	4a2c      	ldr	r2, [pc, #176]	; (800c520 <prvAddNewTaskToReadyList+0xc4>)
 800c470:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c472:	4b2c      	ldr	r3, [pc, #176]	; (800c524 <prvAddNewTaskToReadyList+0xc8>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d109      	bne.n	800c48e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c47a:	4a2a      	ldr	r2, [pc, #168]	; (800c524 <prvAddNewTaskToReadyList+0xc8>)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c480:	4b27      	ldr	r3, [pc, #156]	; (800c520 <prvAddNewTaskToReadyList+0xc4>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	2b01      	cmp	r3, #1
 800c486:	d110      	bne.n	800c4aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c488:	f000 fca4 	bl	800cdd4 <prvInitialiseTaskLists>
 800c48c:	e00d      	b.n	800c4aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c48e:	4b26      	ldr	r3, [pc, #152]	; (800c528 <prvAddNewTaskToReadyList+0xcc>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d109      	bne.n	800c4aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c496:	4b23      	ldr	r3, [pc, #140]	; (800c524 <prvAddNewTaskToReadyList+0xc8>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4a0:	429a      	cmp	r2, r3
 800c4a2:	d802      	bhi.n	800c4aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c4a4:	4a1f      	ldr	r2, [pc, #124]	; (800c524 <prvAddNewTaskToReadyList+0xc8>)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c4aa:	4b20      	ldr	r3, [pc, #128]	; (800c52c <prvAddNewTaskToReadyList+0xd0>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	3301      	adds	r3, #1
 800c4b0:	4a1e      	ldr	r2, [pc, #120]	; (800c52c <prvAddNewTaskToReadyList+0xd0>)
 800c4b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c4b4:	4b1d      	ldr	r3, [pc, #116]	; (800c52c <prvAddNewTaskToReadyList+0xd0>)
 800c4b6:	681a      	ldr	r2, [r3, #0]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4c0:	4b1b      	ldr	r3, [pc, #108]	; (800c530 <prvAddNewTaskToReadyList+0xd4>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d903      	bls.n	800c4d0 <prvAddNewTaskToReadyList+0x74>
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4cc:	4a18      	ldr	r2, [pc, #96]	; (800c530 <prvAddNewTaskToReadyList+0xd4>)
 800c4ce:	6013      	str	r3, [r2, #0]
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d4:	4613      	mov	r3, r2
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	4413      	add	r3, r2
 800c4da:	009b      	lsls	r3, r3, #2
 800c4dc:	4a15      	ldr	r2, [pc, #84]	; (800c534 <prvAddNewTaskToReadyList+0xd8>)
 800c4de:	441a      	add	r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	3304      	adds	r3, #4
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	4610      	mov	r0, r2
 800c4e8:	f7ff f80b 	bl	800b502 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c4ec:	f001 fba2 	bl	800dc34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c4f0:	4b0d      	ldr	r3, [pc, #52]	; (800c528 <prvAddNewTaskToReadyList+0xcc>)
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00e      	beq.n	800c516 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c4f8:	4b0a      	ldr	r3, [pc, #40]	; (800c524 <prvAddNewTaskToReadyList+0xc8>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c502:	429a      	cmp	r2, r3
 800c504:	d207      	bcs.n	800c516 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c506:	4b0c      	ldr	r3, [pc, #48]	; (800c538 <prvAddNewTaskToReadyList+0xdc>)
 800c508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c50c:	601a      	str	r2, [r3, #0]
 800c50e:	f3bf 8f4f 	dsb	sy
 800c512:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c516:	bf00      	nop
 800c518:	3708      	adds	r7, #8
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	200017b0 	.word	0x200017b0
 800c524:	200012dc 	.word	0x200012dc
 800c528:	200017bc 	.word	0x200017bc
 800c52c:	200017cc 	.word	0x200017cc
 800c530:	200017b8 	.word	0x200017b8
 800c534:	200012e0 	.word	0x200012e0
 800c538:	e000ed04 	.word	0xe000ed04

0800c53c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b08a      	sub	sp, #40	; 0x28
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
 800c544:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c546:	2300      	movs	r3, #0
 800c548:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d10a      	bne.n	800c566 <vTaskDelayUntil+0x2a>
	__asm volatile
 800c550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c554:	f383 8811 	msr	BASEPRI, r3
 800c558:	f3bf 8f6f 	isb	sy
 800c55c:	f3bf 8f4f 	dsb	sy
 800c560:	617b      	str	r3, [r7, #20]
}
 800c562:	bf00      	nop
 800c564:	e7fe      	b.n	800c564 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d10a      	bne.n	800c582 <vTaskDelayUntil+0x46>
	__asm volatile
 800c56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c570:	f383 8811 	msr	BASEPRI, r3
 800c574:	f3bf 8f6f 	isb	sy
 800c578:	f3bf 8f4f 	dsb	sy
 800c57c:	613b      	str	r3, [r7, #16]
}
 800c57e:	bf00      	nop
 800c580:	e7fe      	b.n	800c580 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c582:	4b2a      	ldr	r3, [pc, #168]	; (800c62c <vTaskDelayUntil+0xf0>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d00a      	beq.n	800c5a0 <vTaskDelayUntil+0x64>
	__asm volatile
 800c58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c58e:	f383 8811 	msr	BASEPRI, r3
 800c592:	f3bf 8f6f 	isb	sy
 800c596:	f3bf 8f4f 	dsb	sy
 800c59a:	60fb      	str	r3, [r7, #12]
}
 800c59c:	bf00      	nop
 800c59e:	e7fe      	b.n	800c59e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c5a0:	f000 f8ee 	bl	800c780 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c5a4:	4b22      	ldr	r3, [pc, #136]	; (800c630 <vTaskDelayUntil+0xf4>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	683a      	ldr	r2, [r7, #0]
 800c5b0:	4413      	add	r3, r2
 800c5b2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	6a3a      	ldr	r2, [r7, #32]
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d20b      	bcs.n	800c5d6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	69fa      	ldr	r2, [r7, #28]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d211      	bcs.n	800c5ec <vTaskDelayUntil+0xb0>
 800c5c8:	69fa      	ldr	r2, [r7, #28]
 800c5ca:	6a3b      	ldr	r3, [r7, #32]
 800c5cc:	429a      	cmp	r2, r3
 800c5ce:	d90d      	bls.n	800c5ec <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	627b      	str	r3, [r7, #36]	; 0x24
 800c5d4:	e00a      	b.n	800c5ec <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	69fa      	ldr	r2, [r7, #28]
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d303      	bcc.n	800c5e8 <vTaskDelayUntil+0xac>
 800c5e0:	69fa      	ldr	r2, [r7, #28]
 800c5e2:	6a3b      	ldr	r3, [r7, #32]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d901      	bls.n	800c5ec <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	69fa      	ldr	r2, [r7, #28]
 800c5f0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c5f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d006      	beq.n	800c606 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c5f8:	69fa      	ldr	r2, [r7, #28]
 800c5fa:	6a3b      	ldr	r3, [r7, #32]
 800c5fc:	1ad3      	subs	r3, r2, r3
 800c5fe:	2100      	movs	r1, #0
 800c600:	4618      	mov	r0, r3
 800c602:	f000 fd35 	bl	800d070 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c606:	f000 f8c9 	bl	800c79c <xTaskResumeAll>
 800c60a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c60c:	69bb      	ldr	r3, [r7, #24]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d107      	bne.n	800c622 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c612:	4b08      	ldr	r3, [pc, #32]	; (800c634 <vTaskDelayUntil+0xf8>)
 800c614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c618:	601a      	str	r2, [r3, #0]
 800c61a:	f3bf 8f4f 	dsb	sy
 800c61e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c622:	bf00      	nop
 800c624:	3728      	adds	r7, #40	; 0x28
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}
 800c62a:	bf00      	nop
 800c62c:	200017d8 	.word	0x200017d8
 800c630:	200017b4 	.word	0x200017b4
 800c634:	e000ed04 	.word	0xe000ed04

0800c638 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b084      	sub	sp, #16
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c640:	2300      	movs	r3, #0
 800c642:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d017      	beq.n	800c67a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c64a:	4b13      	ldr	r3, [pc, #76]	; (800c698 <vTaskDelay+0x60>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d00a      	beq.n	800c668 <vTaskDelay+0x30>
	__asm volatile
 800c652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c656:	f383 8811 	msr	BASEPRI, r3
 800c65a:	f3bf 8f6f 	isb	sy
 800c65e:	f3bf 8f4f 	dsb	sy
 800c662:	60bb      	str	r3, [r7, #8]
}
 800c664:	bf00      	nop
 800c666:	e7fe      	b.n	800c666 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c668:	f000 f88a 	bl	800c780 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c66c:	2100      	movs	r1, #0
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f000 fcfe 	bl	800d070 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c674:	f000 f892 	bl	800c79c <xTaskResumeAll>
 800c678:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d107      	bne.n	800c690 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c680:	4b06      	ldr	r3, [pc, #24]	; (800c69c <vTaskDelay+0x64>)
 800c682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c686:	601a      	str	r2, [r3, #0]
 800c688:	f3bf 8f4f 	dsb	sy
 800c68c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c690:	bf00      	nop
 800c692:	3710      	adds	r7, #16
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	200017d8 	.word	0x200017d8
 800c69c:	e000ed04 	.word	0xe000ed04

0800c6a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b08a      	sub	sp, #40	; 0x28
 800c6a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c6ae:	463a      	mov	r2, r7
 800c6b0:	1d39      	adds	r1, r7, #4
 800c6b2:	f107 0308 	add.w	r3, r7, #8
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7fe fec2 	bl	800b440 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c6bc:	6839      	ldr	r1, [r7, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	68ba      	ldr	r2, [r7, #8]
 800c6c2:	9202      	str	r2, [sp, #8]
 800c6c4:	9301      	str	r3, [sp, #4]
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	460a      	mov	r2, r1
 800c6ce:	4924      	ldr	r1, [pc, #144]	; (800c760 <vTaskStartScheduler+0xc0>)
 800c6d0:	4824      	ldr	r0, [pc, #144]	; (800c764 <vTaskStartScheduler+0xc4>)
 800c6d2:	f7ff fd7b 	bl	800c1cc <xTaskCreateStatic>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	4a23      	ldr	r2, [pc, #140]	; (800c768 <vTaskStartScheduler+0xc8>)
 800c6da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c6dc:	4b22      	ldr	r3, [pc, #136]	; (800c768 <vTaskStartScheduler+0xc8>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d002      	beq.n	800c6ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	617b      	str	r3, [r7, #20]
 800c6e8:	e001      	b.n	800c6ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	2b01      	cmp	r3, #1
 800c6f2:	d102      	bne.n	800c6fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c6f4:	f000 fd10 	bl	800d118 <xTimerCreateTimerTask>
 800c6f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	2b01      	cmp	r3, #1
 800c6fe:	d11b      	bne.n	800c738 <vTaskStartScheduler+0x98>
	__asm volatile
 800c700:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c704:	f383 8811 	msr	BASEPRI, r3
 800c708:	f3bf 8f6f 	isb	sy
 800c70c:	f3bf 8f4f 	dsb	sy
 800c710:	613b      	str	r3, [r7, #16]
}
 800c712:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c714:	4b15      	ldr	r3, [pc, #84]	; (800c76c <vTaskStartScheduler+0xcc>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	3354      	adds	r3, #84	; 0x54
 800c71a:	4a15      	ldr	r2, [pc, #84]	; (800c770 <vTaskStartScheduler+0xd0>)
 800c71c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c71e:	4b15      	ldr	r3, [pc, #84]	; (800c774 <vTaskStartScheduler+0xd4>)
 800c720:	f04f 32ff 	mov.w	r2, #4294967295
 800c724:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c726:	4b14      	ldr	r3, [pc, #80]	; (800c778 <vTaskStartScheduler+0xd8>)
 800c728:	2201      	movs	r2, #1
 800c72a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c72c:	4b13      	ldr	r3, [pc, #76]	; (800c77c <vTaskStartScheduler+0xdc>)
 800c72e:	2200      	movs	r2, #0
 800c730:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c732:	f001 f9ad 	bl	800da90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c736:	e00e      	b.n	800c756 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c73e:	d10a      	bne.n	800c756 <vTaskStartScheduler+0xb6>
	__asm volatile
 800c740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c744:	f383 8811 	msr	BASEPRI, r3
 800c748:	f3bf 8f6f 	isb	sy
 800c74c:	f3bf 8f4f 	dsb	sy
 800c750:	60fb      	str	r3, [r7, #12]
}
 800c752:	bf00      	nop
 800c754:	e7fe      	b.n	800c754 <vTaskStartScheduler+0xb4>
}
 800c756:	bf00      	nop
 800c758:	3718      	adds	r7, #24
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}
 800c75e:	bf00      	nop
 800c760:	08011f1c 	.word	0x08011f1c
 800c764:	0800cda5 	.word	0x0800cda5
 800c768:	200017d4 	.word	0x200017d4
 800c76c:	200012dc 	.word	0x200012dc
 800c770:	20000184 	.word	0x20000184
 800c774:	200017d0 	.word	0x200017d0
 800c778:	200017bc 	.word	0x200017bc
 800c77c:	200017b4 	.word	0x200017b4

0800c780 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c780:	b480      	push	{r7}
 800c782:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c784:	4b04      	ldr	r3, [pc, #16]	; (800c798 <vTaskSuspendAll+0x18>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	3301      	adds	r3, #1
 800c78a:	4a03      	ldr	r2, [pc, #12]	; (800c798 <vTaskSuspendAll+0x18>)
 800c78c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c78e:	bf00      	nop
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr
 800c798:	200017d8 	.word	0x200017d8

0800c79c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b084      	sub	sp, #16
 800c7a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c7aa:	4b42      	ldr	r3, [pc, #264]	; (800c8b4 <xTaskResumeAll+0x118>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d10a      	bne.n	800c7c8 <xTaskResumeAll+0x2c>
	__asm volatile
 800c7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7b6:	f383 8811 	msr	BASEPRI, r3
 800c7ba:	f3bf 8f6f 	isb	sy
 800c7be:	f3bf 8f4f 	dsb	sy
 800c7c2:	603b      	str	r3, [r7, #0]
}
 800c7c4:	bf00      	nop
 800c7c6:	e7fe      	b.n	800c7c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c7c8:	f001 fa04 	bl	800dbd4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c7cc:	4b39      	ldr	r3, [pc, #228]	; (800c8b4 <xTaskResumeAll+0x118>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	3b01      	subs	r3, #1
 800c7d2:	4a38      	ldr	r2, [pc, #224]	; (800c8b4 <xTaskResumeAll+0x118>)
 800c7d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7d6:	4b37      	ldr	r3, [pc, #220]	; (800c8b4 <xTaskResumeAll+0x118>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d162      	bne.n	800c8a4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c7de:	4b36      	ldr	r3, [pc, #216]	; (800c8b8 <xTaskResumeAll+0x11c>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d05e      	beq.n	800c8a4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c7e6:	e02f      	b.n	800c848 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7e8:	4b34      	ldr	r3, [pc, #208]	; (800c8bc <xTaskResumeAll+0x120>)
 800c7ea:	68db      	ldr	r3, [r3, #12]
 800c7ec:	68db      	ldr	r3, [r3, #12]
 800c7ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	3318      	adds	r3, #24
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f7fe fee1 	bl	800b5bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	3304      	adds	r3, #4
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7fe fedc 	bl	800b5bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c808:	4b2d      	ldr	r3, [pc, #180]	; (800c8c0 <xTaskResumeAll+0x124>)
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d903      	bls.n	800c818 <xTaskResumeAll+0x7c>
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c814:	4a2a      	ldr	r2, [pc, #168]	; (800c8c0 <xTaskResumeAll+0x124>)
 800c816:	6013      	str	r3, [r2, #0]
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c81c:	4613      	mov	r3, r2
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	4413      	add	r3, r2
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	4a27      	ldr	r2, [pc, #156]	; (800c8c4 <xTaskResumeAll+0x128>)
 800c826:	441a      	add	r2, r3
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	3304      	adds	r3, #4
 800c82c:	4619      	mov	r1, r3
 800c82e:	4610      	mov	r0, r2
 800c830:	f7fe fe67 	bl	800b502 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c838:	4b23      	ldr	r3, [pc, #140]	; (800c8c8 <xTaskResumeAll+0x12c>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c83e:	429a      	cmp	r2, r3
 800c840:	d302      	bcc.n	800c848 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c842:	4b22      	ldr	r3, [pc, #136]	; (800c8cc <xTaskResumeAll+0x130>)
 800c844:	2201      	movs	r2, #1
 800c846:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c848:	4b1c      	ldr	r3, [pc, #112]	; (800c8bc <xTaskResumeAll+0x120>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d1cb      	bne.n	800c7e8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d001      	beq.n	800c85a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c856:	f000 fb5f 	bl	800cf18 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c85a:	4b1d      	ldr	r3, [pc, #116]	; (800c8d0 <xTaskResumeAll+0x134>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d010      	beq.n	800c888 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c866:	f000 f847 	bl	800c8f8 <xTaskIncrementTick>
 800c86a:	4603      	mov	r3, r0
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d002      	beq.n	800c876 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c870:	4b16      	ldr	r3, [pc, #88]	; (800c8cc <xTaskResumeAll+0x130>)
 800c872:	2201      	movs	r2, #1
 800c874:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	3b01      	subs	r3, #1
 800c87a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d1f1      	bne.n	800c866 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c882:	4b13      	ldr	r3, [pc, #76]	; (800c8d0 <xTaskResumeAll+0x134>)
 800c884:	2200      	movs	r2, #0
 800c886:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c888:	4b10      	ldr	r3, [pc, #64]	; (800c8cc <xTaskResumeAll+0x130>)
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d009      	beq.n	800c8a4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c890:	2301      	movs	r3, #1
 800c892:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c894:	4b0f      	ldr	r3, [pc, #60]	; (800c8d4 <xTaskResumeAll+0x138>)
 800c896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c89a:	601a      	str	r2, [r3, #0]
 800c89c:	f3bf 8f4f 	dsb	sy
 800c8a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c8a4:	f001 f9c6 	bl	800dc34 <vPortExitCritical>

	return xAlreadyYielded;
 800c8a8:	68bb      	ldr	r3, [r7, #8]
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	3710      	adds	r7, #16
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bd80      	pop	{r7, pc}
 800c8b2:	bf00      	nop
 800c8b4:	200017d8 	.word	0x200017d8
 800c8b8:	200017b0 	.word	0x200017b0
 800c8bc:	20001770 	.word	0x20001770
 800c8c0:	200017b8 	.word	0x200017b8
 800c8c4:	200012e0 	.word	0x200012e0
 800c8c8:	200012dc 	.word	0x200012dc
 800c8cc:	200017c4 	.word	0x200017c4
 800c8d0:	200017c0 	.word	0x200017c0
 800c8d4:	e000ed04 	.word	0xe000ed04

0800c8d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c8de:	4b05      	ldr	r3, [pc, #20]	; (800c8f4 <xTaskGetTickCount+0x1c>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c8e4:	687b      	ldr	r3, [r7, #4]
}
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	370c      	adds	r7, #12
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f0:	4770      	bx	lr
 800c8f2:	bf00      	nop
 800c8f4:	200017b4 	.word	0x200017b4

0800c8f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b086      	sub	sp, #24
 800c8fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c8fe:	2300      	movs	r3, #0
 800c900:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c902:	4b4f      	ldr	r3, [pc, #316]	; (800ca40 <xTaskIncrementTick+0x148>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	2b00      	cmp	r3, #0
 800c908:	f040 808f 	bne.w	800ca2a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c90c:	4b4d      	ldr	r3, [pc, #308]	; (800ca44 <xTaskIncrementTick+0x14c>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	3301      	adds	r3, #1
 800c912:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c914:	4a4b      	ldr	r2, [pc, #300]	; (800ca44 <xTaskIncrementTick+0x14c>)
 800c916:	693b      	ldr	r3, [r7, #16]
 800c918:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c91a:	693b      	ldr	r3, [r7, #16]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d120      	bne.n	800c962 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c920:	4b49      	ldr	r3, [pc, #292]	; (800ca48 <xTaskIncrementTick+0x150>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d00a      	beq.n	800c940 <xTaskIncrementTick+0x48>
	__asm volatile
 800c92a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c92e:	f383 8811 	msr	BASEPRI, r3
 800c932:	f3bf 8f6f 	isb	sy
 800c936:	f3bf 8f4f 	dsb	sy
 800c93a:	603b      	str	r3, [r7, #0]
}
 800c93c:	bf00      	nop
 800c93e:	e7fe      	b.n	800c93e <xTaskIncrementTick+0x46>
 800c940:	4b41      	ldr	r3, [pc, #260]	; (800ca48 <xTaskIncrementTick+0x150>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	60fb      	str	r3, [r7, #12]
 800c946:	4b41      	ldr	r3, [pc, #260]	; (800ca4c <xTaskIncrementTick+0x154>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	4a3f      	ldr	r2, [pc, #252]	; (800ca48 <xTaskIncrementTick+0x150>)
 800c94c:	6013      	str	r3, [r2, #0]
 800c94e:	4a3f      	ldr	r2, [pc, #252]	; (800ca4c <xTaskIncrementTick+0x154>)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	6013      	str	r3, [r2, #0]
 800c954:	4b3e      	ldr	r3, [pc, #248]	; (800ca50 <xTaskIncrementTick+0x158>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	3301      	adds	r3, #1
 800c95a:	4a3d      	ldr	r2, [pc, #244]	; (800ca50 <xTaskIncrementTick+0x158>)
 800c95c:	6013      	str	r3, [r2, #0]
 800c95e:	f000 fadb 	bl	800cf18 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c962:	4b3c      	ldr	r3, [pc, #240]	; (800ca54 <xTaskIncrementTick+0x15c>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	693a      	ldr	r2, [r7, #16]
 800c968:	429a      	cmp	r2, r3
 800c96a:	d349      	bcc.n	800ca00 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c96c:	4b36      	ldr	r3, [pc, #216]	; (800ca48 <xTaskIncrementTick+0x150>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d104      	bne.n	800c980 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c976:	4b37      	ldr	r3, [pc, #220]	; (800ca54 <xTaskIncrementTick+0x15c>)
 800c978:	f04f 32ff 	mov.w	r2, #4294967295
 800c97c:	601a      	str	r2, [r3, #0]
					break;
 800c97e:	e03f      	b.n	800ca00 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c980:	4b31      	ldr	r3, [pc, #196]	; (800ca48 <xTaskIncrementTick+0x150>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	68db      	ldr	r3, [r3, #12]
 800c986:	68db      	ldr	r3, [r3, #12]
 800c988:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c990:	693a      	ldr	r2, [r7, #16]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	429a      	cmp	r2, r3
 800c996:	d203      	bcs.n	800c9a0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c998:	4a2e      	ldr	r2, [pc, #184]	; (800ca54 <xTaskIncrementTick+0x15c>)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c99e:	e02f      	b.n	800ca00 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	f7fe fe09 	bl	800b5bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d004      	beq.n	800c9bc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	3318      	adds	r3, #24
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f7fe fe00 	bl	800b5bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9c0:	4b25      	ldr	r3, [pc, #148]	; (800ca58 <xTaskIncrementTick+0x160>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d903      	bls.n	800c9d0 <xTaskIncrementTick+0xd8>
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9cc:	4a22      	ldr	r2, [pc, #136]	; (800ca58 <xTaskIncrementTick+0x160>)
 800c9ce:	6013      	str	r3, [r2, #0]
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9d4:	4613      	mov	r3, r2
 800c9d6:	009b      	lsls	r3, r3, #2
 800c9d8:	4413      	add	r3, r2
 800c9da:	009b      	lsls	r3, r3, #2
 800c9dc:	4a1f      	ldr	r2, [pc, #124]	; (800ca5c <xTaskIncrementTick+0x164>)
 800c9de:	441a      	add	r2, r3
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	3304      	adds	r3, #4
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	4610      	mov	r0, r2
 800c9e8:	f7fe fd8b 	bl	800b502 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9f0:	4b1b      	ldr	r3, [pc, #108]	; (800ca60 <xTaskIncrementTick+0x168>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d3b8      	bcc.n	800c96c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c9fe:	e7b5      	b.n	800c96c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ca00:	4b17      	ldr	r3, [pc, #92]	; (800ca60 <xTaskIncrementTick+0x168>)
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca06:	4915      	ldr	r1, [pc, #84]	; (800ca5c <xTaskIncrementTick+0x164>)
 800ca08:	4613      	mov	r3, r2
 800ca0a:	009b      	lsls	r3, r3, #2
 800ca0c:	4413      	add	r3, r2
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	440b      	add	r3, r1
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d901      	bls.n	800ca1c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ca18:	2301      	movs	r3, #1
 800ca1a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ca1c:	4b11      	ldr	r3, [pc, #68]	; (800ca64 <xTaskIncrementTick+0x16c>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d007      	beq.n	800ca34 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ca24:	2301      	movs	r3, #1
 800ca26:	617b      	str	r3, [r7, #20]
 800ca28:	e004      	b.n	800ca34 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ca2a:	4b0f      	ldr	r3, [pc, #60]	; (800ca68 <xTaskIncrementTick+0x170>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	3301      	adds	r3, #1
 800ca30:	4a0d      	ldr	r2, [pc, #52]	; (800ca68 <xTaskIncrementTick+0x170>)
 800ca32:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ca34:	697b      	ldr	r3, [r7, #20]
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	3718      	adds	r7, #24
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	200017d8 	.word	0x200017d8
 800ca44:	200017b4 	.word	0x200017b4
 800ca48:	20001768 	.word	0x20001768
 800ca4c:	2000176c 	.word	0x2000176c
 800ca50:	200017c8 	.word	0x200017c8
 800ca54:	200017d0 	.word	0x200017d0
 800ca58:	200017b8 	.word	0x200017b8
 800ca5c:	200012e0 	.word	0x200012e0
 800ca60:	200012dc 	.word	0x200012dc
 800ca64:	200017c4 	.word	0x200017c4
 800ca68:	200017c0 	.word	0x200017c0

0800ca6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b085      	sub	sp, #20
 800ca70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ca72:	4b2a      	ldr	r3, [pc, #168]	; (800cb1c <vTaskSwitchContext+0xb0>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d003      	beq.n	800ca82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ca7a:	4b29      	ldr	r3, [pc, #164]	; (800cb20 <vTaskSwitchContext+0xb4>)
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ca80:	e046      	b.n	800cb10 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ca82:	4b27      	ldr	r3, [pc, #156]	; (800cb20 <vTaskSwitchContext+0xb4>)
 800ca84:	2200      	movs	r2, #0
 800ca86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca88:	4b26      	ldr	r3, [pc, #152]	; (800cb24 <vTaskSwitchContext+0xb8>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	60fb      	str	r3, [r7, #12]
 800ca8e:	e010      	b.n	800cab2 <vTaskSwitchContext+0x46>
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d10a      	bne.n	800caac <vTaskSwitchContext+0x40>
	__asm volatile
 800ca96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca9a:	f383 8811 	msr	BASEPRI, r3
 800ca9e:	f3bf 8f6f 	isb	sy
 800caa2:	f3bf 8f4f 	dsb	sy
 800caa6:	607b      	str	r3, [r7, #4]
}
 800caa8:	bf00      	nop
 800caaa:	e7fe      	b.n	800caaa <vTaskSwitchContext+0x3e>
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	3b01      	subs	r3, #1
 800cab0:	60fb      	str	r3, [r7, #12]
 800cab2:	491d      	ldr	r1, [pc, #116]	; (800cb28 <vTaskSwitchContext+0xbc>)
 800cab4:	68fa      	ldr	r2, [r7, #12]
 800cab6:	4613      	mov	r3, r2
 800cab8:	009b      	lsls	r3, r3, #2
 800caba:	4413      	add	r3, r2
 800cabc:	009b      	lsls	r3, r3, #2
 800cabe:	440b      	add	r3, r1
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d0e4      	beq.n	800ca90 <vTaskSwitchContext+0x24>
 800cac6:	68fa      	ldr	r2, [r7, #12]
 800cac8:	4613      	mov	r3, r2
 800caca:	009b      	lsls	r3, r3, #2
 800cacc:	4413      	add	r3, r2
 800cace:	009b      	lsls	r3, r3, #2
 800cad0:	4a15      	ldr	r2, [pc, #84]	; (800cb28 <vTaskSwitchContext+0xbc>)
 800cad2:	4413      	add	r3, r2
 800cad4:	60bb      	str	r3, [r7, #8]
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	685a      	ldr	r2, [r3, #4]
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	605a      	str	r2, [r3, #4]
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	685a      	ldr	r2, [r3, #4]
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	3308      	adds	r3, #8
 800cae8:	429a      	cmp	r2, r3
 800caea:	d104      	bne.n	800caf6 <vTaskSwitchContext+0x8a>
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	685b      	ldr	r3, [r3, #4]
 800caf0:	685a      	ldr	r2, [r3, #4]
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	605a      	str	r2, [r3, #4]
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	685b      	ldr	r3, [r3, #4]
 800cafa:	68db      	ldr	r3, [r3, #12]
 800cafc:	4a0b      	ldr	r2, [pc, #44]	; (800cb2c <vTaskSwitchContext+0xc0>)
 800cafe:	6013      	str	r3, [r2, #0]
 800cb00:	4a08      	ldr	r2, [pc, #32]	; (800cb24 <vTaskSwitchContext+0xb8>)
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb06:	4b09      	ldr	r3, [pc, #36]	; (800cb2c <vTaskSwitchContext+0xc0>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	3354      	adds	r3, #84	; 0x54
 800cb0c:	4a08      	ldr	r2, [pc, #32]	; (800cb30 <vTaskSwitchContext+0xc4>)
 800cb0e:	6013      	str	r3, [r2, #0]
}
 800cb10:	bf00      	nop
 800cb12:	3714      	adds	r7, #20
 800cb14:	46bd      	mov	sp, r7
 800cb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1a:	4770      	bx	lr
 800cb1c:	200017d8 	.word	0x200017d8
 800cb20:	200017c4 	.word	0x200017c4
 800cb24:	200017b8 	.word	0x200017b8
 800cb28:	200012e0 	.word	0x200012e0
 800cb2c:	200012dc 	.word	0x200012dc
 800cb30:	20000184 	.word	0x20000184

0800cb34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b084      	sub	sp, #16
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d10a      	bne.n	800cb5a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cb44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb48:	f383 8811 	msr	BASEPRI, r3
 800cb4c:	f3bf 8f6f 	isb	sy
 800cb50:	f3bf 8f4f 	dsb	sy
 800cb54:	60fb      	str	r3, [r7, #12]
}
 800cb56:	bf00      	nop
 800cb58:	e7fe      	b.n	800cb58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cb5a:	4b07      	ldr	r3, [pc, #28]	; (800cb78 <vTaskPlaceOnEventList+0x44>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	3318      	adds	r3, #24
 800cb60:	4619      	mov	r1, r3
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f7fe fcf1 	bl	800b54a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cb68:	2101      	movs	r1, #1
 800cb6a:	6838      	ldr	r0, [r7, #0]
 800cb6c:	f000 fa80 	bl	800d070 <prvAddCurrentTaskToDelayedList>
}
 800cb70:	bf00      	nop
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}
 800cb78:	200012dc 	.word	0x200012dc

0800cb7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b086      	sub	sp, #24
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	60f8      	str	r0, [r7, #12]
 800cb84:	60b9      	str	r1, [r7, #8]
 800cb86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d10a      	bne.n	800cba4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cb8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb92:	f383 8811 	msr	BASEPRI, r3
 800cb96:	f3bf 8f6f 	isb	sy
 800cb9a:	f3bf 8f4f 	dsb	sy
 800cb9e:	617b      	str	r3, [r7, #20]
}
 800cba0:	bf00      	nop
 800cba2:	e7fe      	b.n	800cba2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cba4:	4b0a      	ldr	r3, [pc, #40]	; (800cbd0 <vTaskPlaceOnEventListRestricted+0x54>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	3318      	adds	r3, #24
 800cbaa:	4619      	mov	r1, r3
 800cbac:	68f8      	ldr	r0, [r7, #12]
 800cbae:	f7fe fca8 	bl	800b502 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d002      	beq.n	800cbbe <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cbb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbbc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cbbe:	6879      	ldr	r1, [r7, #4]
 800cbc0:	68b8      	ldr	r0, [r7, #8]
 800cbc2:	f000 fa55 	bl	800d070 <prvAddCurrentTaskToDelayedList>
	}
 800cbc6:	bf00      	nop
 800cbc8:	3718      	adds	r7, #24
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}
 800cbce:	bf00      	nop
 800cbd0:	200012dc 	.word	0x200012dc

0800cbd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b086      	sub	sp, #24
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	68db      	ldr	r3, [r3, #12]
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cbe4:	693b      	ldr	r3, [r7, #16]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d10a      	bne.n	800cc00 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cbea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbee:	f383 8811 	msr	BASEPRI, r3
 800cbf2:	f3bf 8f6f 	isb	sy
 800cbf6:	f3bf 8f4f 	dsb	sy
 800cbfa:	60fb      	str	r3, [r7, #12]
}
 800cbfc:	bf00      	nop
 800cbfe:	e7fe      	b.n	800cbfe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	3318      	adds	r3, #24
 800cc04:	4618      	mov	r0, r3
 800cc06:	f7fe fcd9 	bl	800b5bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc0a:	4b1e      	ldr	r3, [pc, #120]	; (800cc84 <xTaskRemoveFromEventList+0xb0>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d11d      	bne.n	800cc4e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	3304      	adds	r3, #4
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7fe fcd0 	bl	800b5bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc20:	4b19      	ldr	r3, [pc, #100]	; (800cc88 <xTaskRemoveFromEventList+0xb4>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d903      	bls.n	800cc30 <xTaskRemoveFromEventList+0x5c>
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc2c:	4a16      	ldr	r2, [pc, #88]	; (800cc88 <xTaskRemoveFromEventList+0xb4>)
 800cc2e:	6013      	str	r3, [r2, #0]
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc34:	4613      	mov	r3, r2
 800cc36:	009b      	lsls	r3, r3, #2
 800cc38:	4413      	add	r3, r2
 800cc3a:	009b      	lsls	r3, r3, #2
 800cc3c:	4a13      	ldr	r2, [pc, #76]	; (800cc8c <xTaskRemoveFromEventList+0xb8>)
 800cc3e:	441a      	add	r2, r3
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	3304      	adds	r3, #4
 800cc44:	4619      	mov	r1, r3
 800cc46:	4610      	mov	r0, r2
 800cc48:	f7fe fc5b 	bl	800b502 <vListInsertEnd>
 800cc4c:	e005      	b.n	800cc5a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	3318      	adds	r3, #24
 800cc52:	4619      	mov	r1, r3
 800cc54:	480e      	ldr	r0, [pc, #56]	; (800cc90 <xTaskRemoveFromEventList+0xbc>)
 800cc56:	f7fe fc54 	bl	800b502 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc5e:	4b0d      	ldr	r3, [pc, #52]	; (800cc94 <xTaskRemoveFromEventList+0xc0>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d905      	bls.n	800cc74 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cc68:	2301      	movs	r3, #1
 800cc6a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cc6c:	4b0a      	ldr	r3, [pc, #40]	; (800cc98 <xTaskRemoveFromEventList+0xc4>)
 800cc6e:	2201      	movs	r2, #1
 800cc70:	601a      	str	r2, [r3, #0]
 800cc72:	e001      	b.n	800cc78 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cc74:	2300      	movs	r3, #0
 800cc76:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cc78:	697b      	ldr	r3, [r7, #20]
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3718      	adds	r7, #24
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}
 800cc82:	bf00      	nop
 800cc84:	200017d8 	.word	0x200017d8
 800cc88:	200017b8 	.word	0x200017b8
 800cc8c:	200012e0 	.word	0x200012e0
 800cc90:	20001770 	.word	0x20001770
 800cc94:	200012dc 	.word	0x200012dc
 800cc98:	200017c4 	.word	0x200017c4

0800cc9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	b083      	sub	sp, #12
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cca4:	4b06      	ldr	r3, [pc, #24]	; (800ccc0 <vTaskInternalSetTimeOutState+0x24>)
 800cca6:	681a      	ldr	r2, [r3, #0]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ccac:	4b05      	ldr	r3, [pc, #20]	; (800ccc4 <vTaskInternalSetTimeOutState+0x28>)
 800ccae:	681a      	ldr	r2, [r3, #0]
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	605a      	str	r2, [r3, #4]
}
 800ccb4:	bf00      	nop
 800ccb6:	370c      	adds	r7, #12
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbe:	4770      	bx	lr
 800ccc0:	200017c8 	.word	0x200017c8
 800ccc4:	200017b4 	.word	0x200017b4

0800ccc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b088      	sub	sp, #32
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d10a      	bne.n	800ccee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ccd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccdc:	f383 8811 	msr	BASEPRI, r3
 800cce0:	f3bf 8f6f 	isb	sy
 800cce4:	f3bf 8f4f 	dsb	sy
 800cce8:	613b      	str	r3, [r7, #16]
}
 800ccea:	bf00      	nop
 800ccec:	e7fe      	b.n	800ccec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d10a      	bne.n	800cd0a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ccf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf8:	f383 8811 	msr	BASEPRI, r3
 800ccfc:	f3bf 8f6f 	isb	sy
 800cd00:	f3bf 8f4f 	dsb	sy
 800cd04:	60fb      	str	r3, [r7, #12]
}
 800cd06:	bf00      	nop
 800cd08:	e7fe      	b.n	800cd08 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cd0a:	f000 ff63 	bl	800dbd4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cd0e:	4b1d      	ldr	r3, [pc, #116]	; (800cd84 <xTaskCheckForTimeOut+0xbc>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	685b      	ldr	r3, [r3, #4]
 800cd18:	69ba      	ldr	r2, [r7, #24]
 800cd1a:	1ad3      	subs	r3, r2, r3
 800cd1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd26:	d102      	bne.n	800cd2e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	61fb      	str	r3, [r7, #28]
 800cd2c:	e023      	b.n	800cd76 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681a      	ldr	r2, [r3, #0]
 800cd32:	4b15      	ldr	r3, [pc, #84]	; (800cd88 <xTaskCheckForTimeOut+0xc0>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	429a      	cmp	r2, r3
 800cd38:	d007      	beq.n	800cd4a <xTaskCheckForTimeOut+0x82>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	685b      	ldr	r3, [r3, #4]
 800cd3e:	69ba      	ldr	r2, [r7, #24]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d302      	bcc.n	800cd4a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cd44:	2301      	movs	r3, #1
 800cd46:	61fb      	str	r3, [r7, #28]
 800cd48:	e015      	b.n	800cd76 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	697a      	ldr	r2, [r7, #20]
 800cd50:	429a      	cmp	r2, r3
 800cd52:	d20b      	bcs.n	800cd6c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	681a      	ldr	r2, [r3, #0]
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	1ad2      	subs	r2, r2, r3
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f7ff ff9b 	bl	800cc9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cd66:	2300      	movs	r3, #0
 800cd68:	61fb      	str	r3, [r7, #28]
 800cd6a:	e004      	b.n	800cd76 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cd72:	2301      	movs	r3, #1
 800cd74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cd76:	f000 ff5d 	bl	800dc34 <vPortExitCritical>

	return xReturn;
 800cd7a:	69fb      	ldr	r3, [r7, #28]
}
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	3720      	adds	r7, #32
 800cd80:	46bd      	mov	sp, r7
 800cd82:	bd80      	pop	{r7, pc}
 800cd84:	200017b4 	.word	0x200017b4
 800cd88:	200017c8 	.word	0x200017c8

0800cd8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cd90:	4b03      	ldr	r3, [pc, #12]	; (800cda0 <vTaskMissedYield+0x14>)
 800cd92:	2201      	movs	r2, #1
 800cd94:	601a      	str	r2, [r3, #0]
}
 800cd96:	bf00      	nop
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr
 800cda0:	200017c4 	.word	0x200017c4

0800cda4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b082      	sub	sp, #8
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cdac:	f000 f852 	bl	800ce54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cdb0:	4b06      	ldr	r3, [pc, #24]	; (800cdcc <prvIdleTask+0x28>)
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d9f9      	bls.n	800cdac <prvIdleTask+0x8>
			{
				taskYIELD();
 800cdb8:	4b05      	ldr	r3, [pc, #20]	; (800cdd0 <prvIdleTask+0x2c>)
 800cdba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdbe:	601a      	str	r2, [r3, #0]
 800cdc0:	f3bf 8f4f 	dsb	sy
 800cdc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cdc8:	e7f0      	b.n	800cdac <prvIdleTask+0x8>
 800cdca:	bf00      	nop
 800cdcc:	200012e0 	.word	0x200012e0
 800cdd0:	e000ed04 	.word	0xe000ed04

0800cdd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cdda:	2300      	movs	r3, #0
 800cddc:	607b      	str	r3, [r7, #4]
 800cdde:	e00c      	b.n	800cdfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cde0:	687a      	ldr	r2, [r7, #4]
 800cde2:	4613      	mov	r3, r2
 800cde4:	009b      	lsls	r3, r3, #2
 800cde6:	4413      	add	r3, r2
 800cde8:	009b      	lsls	r3, r3, #2
 800cdea:	4a12      	ldr	r2, [pc, #72]	; (800ce34 <prvInitialiseTaskLists+0x60>)
 800cdec:	4413      	add	r3, r2
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7fe fb5a 	bl	800b4a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	3301      	adds	r3, #1
 800cdf8:	607b      	str	r3, [r7, #4]
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2b37      	cmp	r3, #55	; 0x37
 800cdfe:	d9ef      	bls.n	800cde0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ce00:	480d      	ldr	r0, [pc, #52]	; (800ce38 <prvInitialiseTaskLists+0x64>)
 800ce02:	f7fe fb51 	bl	800b4a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ce06:	480d      	ldr	r0, [pc, #52]	; (800ce3c <prvInitialiseTaskLists+0x68>)
 800ce08:	f7fe fb4e 	bl	800b4a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ce0c:	480c      	ldr	r0, [pc, #48]	; (800ce40 <prvInitialiseTaskLists+0x6c>)
 800ce0e:	f7fe fb4b 	bl	800b4a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ce12:	480c      	ldr	r0, [pc, #48]	; (800ce44 <prvInitialiseTaskLists+0x70>)
 800ce14:	f7fe fb48 	bl	800b4a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ce18:	480b      	ldr	r0, [pc, #44]	; (800ce48 <prvInitialiseTaskLists+0x74>)
 800ce1a:	f7fe fb45 	bl	800b4a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ce1e:	4b0b      	ldr	r3, [pc, #44]	; (800ce4c <prvInitialiseTaskLists+0x78>)
 800ce20:	4a05      	ldr	r2, [pc, #20]	; (800ce38 <prvInitialiseTaskLists+0x64>)
 800ce22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ce24:	4b0a      	ldr	r3, [pc, #40]	; (800ce50 <prvInitialiseTaskLists+0x7c>)
 800ce26:	4a05      	ldr	r2, [pc, #20]	; (800ce3c <prvInitialiseTaskLists+0x68>)
 800ce28:	601a      	str	r2, [r3, #0]
}
 800ce2a:	bf00      	nop
 800ce2c:	3708      	adds	r7, #8
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}
 800ce32:	bf00      	nop
 800ce34:	200012e0 	.word	0x200012e0
 800ce38:	20001740 	.word	0x20001740
 800ce3c:	20001754 	.word	0x20001754
 800ce40:	20001770 	.word	0x20001770
 800ce44:	20001784 	.word	0x20001784
 800ce48:	2000179c 	.word	0x2000179c
 800ce4c:	20001768 	.word	0x20001768
 800ce50:	2000176c 	.word	0x2000176c

0800ce54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ce5a:	e019      	b.n	800ce90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ce5c:	f000 feba 	bl	800dbd4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce60:	4b10      	ldr	r3, [pc, #64]	; (800cea4 <prvCheckTasksWaitingTermination+0x50>)
 800ce62:	68db      	ldr	r3, [r3, #12]
 800ce64:	68db      	ldr	r3, [r3, #12]
 800ce66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	3304      	adds	r3, #4
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f7fe fba5 	bl	800b5bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ce72:	4b0d      	ldr	r3, [pc, #52]	; (800cea8 <prvCheckTasksWaitingTermination+0x54>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	3b01      	subs	r3, #1
 800ce78:	4a0b      	ldr	r2, [pc, #44]	; (800cea8 <prvCheckTasksWaitingTermination+0x54>)
 800ce7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ce7c:	4b0b      	ldr	r3, [pc, #44]	; (800ceac <prvCheckTasksWaitingTermination+0x58>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	3b01      	subs	r3, #1
 800ce82:	4a0a      	ldr	r2, [pc, #40]	; (800ceac <prvCheckTasksWaitingTermination+0x58>)
 800ce84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ce86:	f000 fed5 	bl	800dc34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f000 f810 	bl	800ceb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ce90:	4b06      	ldr	r3, [pc, #24]	; (800ceac <prvCheckTasksWaitingTermination+0x58>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d1e1      	bne.n	800ce5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ce98:	bf00      	nop
 800ce9a:	bf00      	nop
 800ce9c:	3708      	adds	r7, #8
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop
 800cea4:	20001784 	.word	0x20001784
 800cea8:	200017b0 	.word	0x200017b0
 800ceac:	20001798 	.word	0x20001798

0800ceb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	3354      	adds	r3, #84	; 0x54
 800cebc:	4618      	mov	r0, r3
 800cebe:	f001 fbd5 	bl	800e66c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d108      	bne.n	800cede <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ced0:	4618      	mov	r0, r3
 800ced2:	f001 f86d 	bl	800dfb0 <vPortFree>
				vPortFree( pxTCB );
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f001 f86a 	bl	800dfb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cedc:	e018      	b.n	800cf10 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cee4:	2b01      	cmp	r3, #1
 800cee6:	d103      	bne.n	800cef0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f001 f861 	bl	800dfb0 <vPortFree>
	}
 800ceee:	e00f      	b.n	800cf10 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cef6:	2b02      	cmp	r3, #2
 800cef8:	d00a      	beq.n	800cf10 <prvDeleteTCB+0x60>
	__asm volatile
 800cefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cefe:	f383 8811 	msr	BASEPRI, r3
 800cf02:	f3bf 8f6f 	isb	sy
 800cf06:	f3bf 8f4f 	dsb	sy
 800cf0a:	60fb      	str	r3, [r7, #12]
}
 800cf0c:	bf00      	nop
 800cf0e:	e7fe      	b.n	800cf0e <prvDeleteTCB+0x5e>
	}
 800cf10:	bf00      	nop
 800cf12:	3710      	adds	r7, #16
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}

0800cf18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cf18:	b480      	push	{r7}
 800cf1a:	b083      	sub	sp, #12
 800cf1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cf1e:	4b0c      	ldr	r3, [pc, #48]	; (800cf50 <prvResetNextTaskUnblockTime+0x38>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d104      	bne.n	800cf32 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cf28:	4b0a      	ldr	r3, [pc, #40]	; (800cf54 <prvResetNextTaskUnblockTime+0x3c>)
 800cf2a:	f04f 32ff 	mov.w	r2, #4294967295
 800cf2e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cf30:	e008      	b.n	800cf44 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf32:	4b07      	ldr	r3, [pc, #28]	; (800cf50 <prvResetNextTaskUnblockTime+0x38>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	4a04      	ldr	r2, [pc, #16]	; (800cf54 <prvResetNextTaskUnblockTime+0x3c>)
 800cf42:	6013      	str	r3, [r2, #0]
}
 800cf44:	bf00      	nop
 800cf46:	370c      	adds	r7, #12
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4e:	4770      	bx	lr
 800cf50:	20001768 	.word	0x20001768
 800cf54:	200017d0 	.word	0x200017d0

0800cf58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cf58:	b480      	push	{r7}
 800cf5a:	b083      	sub	sp, #12
 800cf5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cf5e:	4b0b      	ldr	r3, [pc, #44]	; (800cf8c <xTaskGetSchedulerState+0x34>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d102      	bne.n	800cf6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cf66:	2301      	movs	r3, #1
 800cf68:	607b      	str	r3, [r7, #4]
 800cf6a:	e008      	b.n	800cf7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf6c:	4b08      	ldr	r3, [pc, #32]	; (800cf90 <xTaskGetSchedulerState+0x38>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d102      	bne.n	800cf7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cf74:	2302      	movs	r3, #2
 800cf76:	607b      	str	r3, [r7, #4]
 800cf78:	e001      	b.n	800cf7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cf7e:	687b      	ldr	r3, [r7, #4]
	}
 800cf80:	4618      	mov	r0, r3
 800cf82:	370c      	adds	r7, #12
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr
 800cf8c:	200017bc 	.word	0x200017bc
 800cf90:	200017d8 	.word	0x200017d8

0800cf94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b086      	sub	sp, #24
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d056      	beq.n	800d058 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cfaa:	4b2e      	ldr	r3, [pc, #184]	; (800d064 <xTaskPriorityDisinherit+0xd0>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	693a      	ldr	r2, [r7, #16]
 800cfb0:	429a      	cmp	r2, r3
 800cfb2:	d00a      	beq.n	800cfca <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cfb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb8:	f383 8811 	msr	BASEPRI, r3
 800cfbc:	f3bf 8f6f 	isb	sy
 800cfc0:	f3bf 8f4f 	dsb	sy
 800cfc4:	60fb      	str	r3, [r7, #12]
}
 800cfc6:	bf00      	nop
 800cfc8:	e7fe      	b.n	800cfc8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d10a      	bne.n	800cfe8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cfd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfd6:	f383 8811 	msr	BASEPRI, r3
 800cfda:	f3bf 8f6f 	isb	sy
 800cfde:	f3bf 8f4f 	dsb	sy
 800cfe2:	60bb      	str	r3, [r7, #8]
}
 800cfe4:	bf00      	nop
 800cfe6:	e7fe      	b.n	800cfe6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfec:	1e5a      	subs	r2, r3, #1
 800cfee:	693b      	ldr	r3, [r7, #16]
 800cff0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cff6:	693b      	ldr	r3, [r7, #16]
 800cff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d02c      	beq.n	800d058 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d002:	2b00      	cmp	r3, #0
 800d004:	d128      	bne.n	800d058 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	3304      	adds	r3, #4
 800d00a:	4618      	mov	r0, r3
 800d00c:	f7fe fad6 	bl	800b5bc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d01c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d028:	4b0f      	ldr	r3, [pc, #60]	; (800d068 <xTaskPriorityDisinherit+0xd4>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	429a      	cmp	r2, r3
 800d02e:	d903      	bls.n	800d038 <xTaskPriorityDisinherit+0xa4>
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d034:	4a0c      	ldr	r2, [pc, #48]	; (800d068 <xTaskPriorityDisinherit+0xd4>)
 800d036:	6013      	str	r3, [r2, #0]
 800d038:	693b      	ldr	r3, [r7, #16]
 800d03a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d03c:	4613      	mov	r3, r2
 800d03e:	009b      	lsls	r3, r3, #2
 800d040:	4413      	add	r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	4a09      	ldr	r2, [pc, #36]	; (800d06c <xTaskPriorityDisinherit+0xd8>)
 800d046:	441a      	add	r2, r3
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	3304      	adds	r3, #4
 800d04c:	4619      	mov	r1, r3
 800d04e:	4610      	mov	r0, r2
 800d050:	f7fe fa57 	bl	800b502 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d054:	2301      	movs	r3, #1
 800d056:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d058:	697b      	ldr	r3, [r7, #20]
	}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3718      	adds	r7, #24
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
 800d062:	bf00      	nop
 800d064:	200012dc 	.word	0x200012dc
 800d068:	200017b8 	.word	0x200017b8
 800d06c:	200012e0 	.word	0x200012e0

0800d070 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b084      	sub	sp, #16
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d07a:	4b21      	ldr	r3, [pc, #132]	; (800d100 <prvAddCurrentTaskToDelayedList+0x90>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d080:	4b20      	ldr	r3, [pc, #128]	; (800d104 <prvAddCurrentTaskToDelayedList+0x94>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	3304      	adds	r3, #4
 800d086:	4618      	mov	r0, r3
 800d088:	f7fe fa98 	bl	800b5bc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d092:	d10a      	bne.n	800d0aa <prvAddCurrentTaskToDelayedList+0x3a>
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d007      	beq.n	800d0aa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d09a:	4b1a      	ldr	r3, [pc, #104]	; (800d104 <prvAddCurrentTaskToDelayedList+0x94>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	3304      	adds	r3, #4
 800d0a0:	4619      	mov	r1, r3
 800d0a2:	4819      	ldr	r0, [pc, #100]	; (800d108 <prvAddCurrentTaskToDelayedList+0x98>)
 800d0a4:	f7fe fa2d 	bl	800b502 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d0a8:	e026      	b.n	800d0f8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d0aa:	68fa      	ldr	r2, [r7, #12]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	4413      	add	r3, r2
 800d0b0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d0b2:	4b14      	ldr	r3, [pc, #80]	; (800d104 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	68ba      	ldr	r2, [r7, #8]
 800d0b8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	429a      	cmp	r2, r3
 800d0c0:	d209      	bcs.n	800d0d6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0c2:	4b12      	ldr	r3, [pc, #72]	; (800d10c <prvAddCurrentTaskToDelayedList+0x9c>)
 800d0c4:	681a      	ldr	r2, [r3, #0]
 800d0c6:	4b0f      	ldr	r3, [pc, #60]	; (800d104 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	3304      	adds	r3, #4
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	4610      	mov	r0, r2
 800d0d0:	f7fe fa3b 	bl	800b54a <vListInsert>
}
 800d0d4:	e010      	b.n	800d0f8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0d6:	4b0e      	ldr	r3, [pc, #56]	; (800d110 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d0d8:	681a      	ldr	r2, [r3, #0]
 800d0da:	4b0a      	ldr	r3, [pc, #40]	; (800d104 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	3304      	adds	r3, #4
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	4610      	mov	r0, r2
 800d0e4:	f7fe fa31 	bl	800b54a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d0e8:	4b0a      	ldr	r3, [pc, #40]	; (800d114 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	68ba      	ldr	r2, [r7, #8]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d202      	bcs.n	800d0f8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d0f2:	4a08      	ldr	r2, [pc, #32]	; (800d114 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	6013      	str	r3, [r2, #0]
}
 800d0f8:	bf00      	nop
 800d0fa:	3710      	adds	r7, #16
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	200017b4 	.word	0x200017b4
 800d104:	200012dc 	.word	0x200012dc
 800d108:	2000179c 	.word	0x2000179c
 800d10c:	2000176c 	.word	0x2000176c
 800d110:	20001768 	.word	0x20001768
 800d114:	200017d0 	.word	0x200017d0

0800d118 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b08a      	sub	sp, #40	; 0x28
 800d11c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d11e:	2300      	movs	r3, #0
 800d120:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d122:	f000 fba1 	bl	800d868 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d126:	4b1c      	ldr	r3, [pc, #112]	; (800d198 <xTimerCreateTimerTask+0x80>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d021      	beq.n	800d172 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d12e:	2300      	movs	r3, #0
 800d130:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d132:	2300      	movs	r3, #0
 800d134:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d136:	1d3a      	adds	r2, r7, #4
 800d138:	f107 0108 	add.w	r1, r7, #8
 800d13c:	f107 030c 	add.w	r3, r7, #12
 800d140:	4618      	mov	r0, r3
 800d142:	f7fe f997 	bl	800b474 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d146:	6879      	ldr	r1, [r7, #4]
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	68fa      	ldr	r2, [r7, #12]
 800d14c:	9202      	str	r2, [sp, #8]
 800d14e:	9301      	str	r3, [sp, #4]
 800d150:	2302      	movs	r3, #2
 800d152:	9300      	str	r3, [sp, #0]
 800d154:	2300      	movs	r3, #0
 800d156:	460a      	mov	r2, r1
 800d158:	4910      	ldr	r1, [pc, #64]	; (800d19c <xTimerCreateTimerTask+0x84>)
 800d15a:	4811      	ldr	r0, [pc, #68]	; (800d1a0 <xTimerCreateTimerTask+0x88>)
 800d15c:	f7ff f836 	bl	800c1cc <xTaskCreateStatic>
 800d160:	4603      	mov	r3, r0
 800d162:	4a10      	ldr	r2, [pc, #64]	; (800d1a4 <xTimerCreateTimerTask+0x8c>)
 800d164:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d166:	4b0f      	ldr	r3, [pc, #60]	; (800d1a4 <xTimerCreateTimerTask+0x8c>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d001      	beq.n	800d172 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d16e:	2301      	movs	r3, #1
 800d170:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d172:	697b      	ldr	r3, [r7, #20]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d10a      	bne.n	800d18e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d17c:	f383 8811 	msr	BASEPRI, r3
 800d180:	f3bf 8f6f 	isb	sy
 800d184:	f3bf 8f4f 	dsb	sy
 800d188:	613b      	str	r3, [r7, #16]
}
 800d18a:	bf00      	nop
 800d18c:	e7fe      	b.n	800d18c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d18e:	697b      	ldr	r3, [r7, #20]
}
 800d190:	4618      	mov	r0, r3
 800d192:	3718      	adds	r7, #24
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}
 800d198:	2000180c 	.word	0x2000180c
 800d19c:	08011f24 	.word	0x08011f24
 800d1a0:	0800d411 	.word	0x0800d411
 800d1a4:	20001810 	.word	0x20001810

0800d1a8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b088      	sub	sp, #32
 800d1ac:	af02      	add	r7, sp, #8
 800d1ae:	60f8      	str	r0, [r7, #12]
 800d1b0:	60b9      	str	r1, [r7, #8]
 800d1b2:	607a      	str	r2, [r7, #4]
 800d1b4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d1b6:	202c      	movs	r0, #44	; 0x2c
 800d1b8:	f000 fe2e 	bl	800de18 <pvPortMalloc>
 800d1bc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d1be:	697b      	ldr	r3, [r7, #20]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d00d      	beq.n	800d1e0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	9301      	str	r3, [sp, #4]
 800d1d0:	6a3b      	ldr	r3, [r7, #32]
 800d1d2:	9300      	str	r3, [sp, #0]
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	68b9      	ldr	r1, [r7, #8]
 800d1da:	68f8      	ldr	r0, [r7, #12]
 800d1dc:	f000 f843 	bl	800d266 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d1e0:	697b      	ldr	r3, [r7, #20]
	}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3718      	adds	r7, #24
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}

0800d1ea <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b08a      	sub	sp, #40	; 0x28
 800d1ee:	af02      	add	r7, sp, #8
 800d1f0:	60f8      	str	r0, [r7, #12]
 800d1f2:	60b9      	str	r1, [r7, #8]
 800d1f4:	607a      	str	r2, [r7, #4]
 800d1f6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d1f8:	232c      	movs	r3, #44	; 0x2c
 800d1fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	2b2c      	cmp	r3, #44	; 0x2c
 800d200:	d00a      	beq.n	800d218 <xTimerCreateStatic+0x2e>
	__asm volatile
 800d202:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d206:	f383 8811 	msr	BASEPRI, r3
 800d20a:	f3bf 8f6f 	isb	sy
 800d20e:	f3bf 8f4f 	dsb	sy
 800d212:	61bb      	str	r3, [r7, #24]
}
 800d214:	bf00      	nop
 800d216:	e7fe      	b.n	800d216 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d218:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d21a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d10a      	bne.n	800d236 <xTimerCreateStatic+0x4c>
	__asm volatile
 800d220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d224:	f383 8811 	msr	BASEPRI, r3
 800d228:	f3bf 8f6f 	isb	sy
 800d22c:	f3bf 8f4f 	dsb	sy
 800d230:	617b      	str	r3, [r7, #20]
}
 800d232:	bf00      	nop
 800d234:	e7fe      	b.n	800d234 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d238:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d23a:	69fb      	ldr	r3, [r7, #28]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d00d      	beq.n	800d25c <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d240:	69fb      	ldr	r3, [r7, #28]
 800d242:	2202      	movs	r2, #2
 800d244:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d248:	69fb      	ldr	r3, [r7, #28]
 800d24a:	9301      	str	r3, [sp, #4]
 800d24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d24e:	9300      	str	r3, [sp, #0]
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	687a      	ldr	r2, [r7, #4]
 800d254:	68b9      	ldr	r1, [r7, #8]
 800d256:	68f8      	ldr	r0, [r7, #12]
 800d258:	f000 f805 	bl	800d266 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d25c:	69fb      	ldr	r3, [r7, #28]
	}
 800d25e:	4618      	mov	r0, r3
 800d260:	3720      	adds	r7, #32
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}

0800d266 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d266:	b580      	push	{r7, lr}
 800d268:	b086      	sub	sp, #24
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	60f8      	str	r0, [r7, #12]
 800d26e:	60b9      	str	r1, [r7, #8]
 800d270:	607a      	str	r2, [r7, #4]
 800d272:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d10a      	bne.n	800d290 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800d27a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d27e:	f383 8811 	msr	BASEPRI, r3
 800d282:	f3bf 8f6f 	isb	sy
 800d286:	f3bf 8f4f 	dsb	sy
 800d28a:	617b      	str	r3, [r7, #20]
}
 800d28c:	bf00      	nop
 800d28e:	e7fe      	b.n	800d28e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800d290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d292:	2b00      	cmp	r3, #0
 800d294:	d01e      	beq.n	800d2d4 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d296:	f000 fae7 	bl	800d868 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d29c:	68fa      	ldr	r2, [r7, #12]
 800d29e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a2:	68ba      	ldr	r2, [r7, #8]
 800d2a4:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a8:	683a      	ldr	r2, [r7, #0]
 800d2aa:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2ae:	6a3a      	ldr	r2, [r7, #32]
 800d2b0:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2b4:	3304      	adds	r3, #4
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7fe f916 	bl	800b4e8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d008      	beq.n	800d2d4 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d2c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2c8:	f043 0304 	orr.w	r3, r3, #4
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d2d4:	bf00      	nop
 800d2d6:	3718      	adds	r7, #24
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}

0800d2dc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b08a      	sub	sp, #40	; 0x28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	60f8      	str	r0, [r7, #12]
 800d2e4:	60b9      	str	r1, [r7, #8]
 800d2e6:	607a      	str	r2, [r7, #4]
 800d2e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d10a      	bne.n	800d30a <xTimerGenericCommand+0x2e>
	__asm volatile
 800d2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f8:	f383 8811 	msr	BASEPRI, r3
 800d2fc:	f3bf 8f6f 	isb	sy
 800d300:	f3bf 8f4f 	dsb	sy
 800d304:	623b      	str	r3, [r7, #32]
}
 800d306:	bf00      	nop
 800d308:	e7fe      	b.n	800d308 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d30a:	4b1a      	ldr	r3, [pc, #104]	; (800d374 <xTimerGenericCommand+0x98>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d02a      	beq.n	800d368 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d312:	68bb      	ldr	r3, [r7, #8]
 800d314:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	2b05      	cmp	r3, #5
 800d322:	dc18      	bgt.n	800d356 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d324:	f7ff fe18 	bl	800cf58 <xTaskGetSchedulerState>
 800d328:	4603      	mov	r3, r0
 800d32a:	2b02      	cmp	r3, #2
 800d32c:	d109      	bne.n	800d342 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d32e:	4b11      	ldr	r3, [pc, #68]	; (800d374 <xTimerGenericCommand+0x98>)
 800d330:	6818      	ldr	r0, [r3, #0]
 800d332:	f107 0110 	add.w	r1, r7, #16
 800d336:	2300      	movs	r3, #0
 800d338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d33a:	f7fe fb11 	bl	800b960 <xQueueGenericSend>
 800d33e:	6278      	str	r0, [r7, #36]	; 0x24
 800d340:	e012      	b.n	800d368 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d342:	4b0c      	ldr	r3, [pc, #48]	; (800d374 <xTimerGenericCommand+0x98>)
 800d344:	6818      	ldr	r0, [r3, #0]
 800d346:	f107 0110 	add.w	r1, r7, #16
 800d34a:	2300      	movs	r3, #0
 800d34c:	2200      	movs	r2, #0
 800d34e:	f7fe fb07 	bl	800b960 <xQueueGenericSend>
 800d352:	6278      	str	r0, [r7, #36]	; 0x24
 800d354:	e008      	b.n	800d368 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d356:	4b07      	ldr	r3, [pc, #28]	; (800d374 <xTimerGenericCommand+0x98>)
 800d358:	6818      	ldr	r0, [r3, #0]
 800d35a:	f107 0110 	add.w	r1, r7, #16
 800d35e:	2300      	movs	r3, #0
 800d360:	683a      	ldr	r2, [r7, #0]
 800d362:	f7fe fbfb 	bl	800bb5c <xQueueGenericSendFromISR>
 800d366:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3728      	adds	r7, #40	; 0x28
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	2000180c 	.word	0x2000180c

0800d378 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b088      	sub	sp, #32
 800d37c:	af02      	add	r7, sp, #8
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d382:	4b22      	ldr	r3, [pc, #136]	; (800d40c <prvProcessExpiredTimer+0x94>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	68db      	ldr	r3, [r3, #12]
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	3304      	adds	r3, #4
 800d390:	4618      	mov	r0, r3
 800d392:	f7fe f913 	bl	800b5bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d396:	697b      	ldr	r3, [r7, #20]
 800d398:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d39c:	f003 0304 	and.w	r3, r3, #4
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d022      	beq.n	800d3ea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	699a      	ldr	r2, [r3, #24]
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	18d1      	adds	r1, r2, r3
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	683a      	ldr	r2, [r7, #0]
 800d3b0:	6978      	ldr	r0, [r7, #20]
 800d3b2:	f000 f8d1 	bl	800d558 <prvInsertTimerInActiveList>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d01f      	beq.n	800d3fc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3bc:	2300      	movs	r3, #0
 800d3be:	9300      	str	r3, [sp, #0]
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	2100      	movs	r1, #0
 800d3c6:	6978      	ldr	r0, [r7, #20]
 800d3c8:	f7ff ff88 	bl	800d2dc <xTimerGenericCommand>
 800d3cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d113      	bne.n	800d3fc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d8:	f383 8811 	msr	BASEPRI, r3
 800d3dc:	f3bf 8f6f 	isb	sy
 800d3e0:	f3bf 8f4f 	dsb	sy
 800d3e4:	60fb      	str	r3, [r7, #12]
}
 800d3e6:	bf00      	nop
 800d3e8:	e7fe      	b.n	800d3e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d3ea:	697b      	ldr	r3, [r7, #20]
 800d3ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3f0:	f023 0301 	bic.w	r3, r3, #1
 800d3f4:	b2da      	uxtb	r2, r3
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	6a1b      	ldr	r3, [r3, #32]
 800d400:	6978      	ldr	r0, [r7, #20]
 800d402:	4798      	blx	r3
}
 800d404:	bf00      	nop
 800d406:	3718      	adds	r7, #24
 800d408:	46bd      	mov	sp, r7
 800d40a:	bd80      	pop	{r7, pc}
 800d40c:	20001804 	.word	0x20001804

0800d410 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d418:	f107 0308 	add.w	r3, r7, #8
 800d41c:	4618      	mov	r0, r3
 800d41e:	f000 f857 	bl	800d4d0 <prvGetNextExpireTime>
 800d422:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	4619      	mov	r1, r3
 800d428:	68f8      	ldr	r0, [r7, #12]
 800d42a:	f000 f803 	bl	800d434 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d42e:	f000 f8d5 	bl	800d5dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d432:	e7f1      	b.n	800d418 <prvTimerTask+0x8>

0800d434 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b084      	sub	sp, #16
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
 800d43c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d43e:	f7ff f99f 	bl	800c780 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d442:	f107 0308 	add.w	r3, r7, #8
 800d446:	4618      	mov	r0, r3
 800d448:	f000 f866 	bl	800d518 <prvSampleTimeNow>
 800d44c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d130      	bne.n	800d4b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d10a      	bne.n	800d470 <prvProcessTimerOrBlockTask+0x3c>
 800d45a:	687a      	ldr	r2, [r7, #4]
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	429a      	cmp	r2, r3
 800d460:	d806      	bhi.n	800d470 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d462:	f7ff f99b 	bl	800c79c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d466:	68f9      	ldr	r1, [r7, #12]
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f7ff ff85 	bl	800d378 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d46e:	e024      	b.n	800d4ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d008      	beq.n	800d488 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d476:	4b13      	ldr	r3, [pc, #76]	; (800d4c4 <prvProcessTimerOrBlockTask+0x90>)
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d101      	bne.n	800d484 <prvProcessTimerOrBlockTask+0x50>
 800d480:	2301      	movs	r3, #1
 800d482:	e000      	b.n	800d486 <prvProcessTimerOrBlockTask+0x52>
 800d484:	2300      	movs	r3, #0
 800d486:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d488:	4b0f      	ldr	r3, [pc, #60]	; (800d4c8 <prvProcessTimerOrBlockTask+0x94>)
 800d48a:	6818      	ldr	r0, [r3, #0]
 800d48c:	687a      	ldr	r2, [r7, #4]
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	1ad3      	subs	r3, r2, r3
 800d492:	683a      	ldr	r2, [r7, #0]
 800d494:	4619      	mov	r1, r3
 800d496:	f7fe fe65 	bl	800c164 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d49a:	f7ff f97f 	bl	800c79c <xTaskResumeAll>
 800d49e:	4603      	mov	r3, r0
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d10a      	bne.n	800d4ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d4a4:	4b09      	ldr	r3, [pc, #36]	; (800d4cc <prvProcessTimerOrBlockTask+0x98>)
 800d4a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4aa:	601a      	str	r2, [r3, #0]
 800d4ac:	f3bf 8f4f 	dsb	sy
 800d4b0:	f3bf 8f6f 	isb	sy
}
 800d4b4:	e001      	b.n	800d4ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d4b6:	f7ff f971 	bl	800c79c <xTaskResumeAll>
}
 800d4ba:	bf00      	nop
 800d4bc:	3710      	adds	r7, #16
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	20001808 	.word	0x20001808
 800d4c8:	2000180c 	.word	0x2000180c
 800d4cc:	e000ed04 	.word	0xe000ed04

0800d4d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	b085      	sub	sp, #20
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d4d8:	4b0e      	ldr	r3, [pc, #56]	; (800d514 <prvGetNextExpireTime+0x44>)
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d101      	bne.n	800d4e6 <prvGetNextExpireTime+0x16>
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	e000      	b.n	800d4e8 <prvGetNextExpireTime+0x18>
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d105      	bne.n	800d500 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d4f4:	4b07      	ldr	r3, [pc, #28]	; (800d514 <prvGetNextExpireTime+0x44>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	60fb      	str	r3, [r7, #12]
 800d4fe:	e001      	b.n	800d504 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d500:	2300      	movs	r3, #0
 800d502:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d504:	68fb      	ldr	r3, [r7, #12]
}
 800d506:	4618      	mov	r0, r3
 800d508:	3714      	adds	r7, #20
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr
 800d512:	bf00      	nop
 800d514:	20001804 	.word	0x20001804

0800d518 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d520:	f7ff f9da 	bl	800c8d8 <xTaskGetTickCount>
 800d524:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d526:	4b0b      	ldr	r3, [pc, #44]	; (800d554 <prvSampleTimeNow+0x3c>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	68fa      	ldr	r2, [r7, #12]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d205      	bcs.n	800d53c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d530:	f000 f936 	bl	800d7a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2201      	movs	r2, #1
 800d538:	601a      	str	r2, [r3, #0]
 800d53a:	e002      	b.n	800d542 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2200      	movs	r2, #0
 800d540:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d542:	4a04      	ldr	r2, [pc, #16]	; (800d554 <prvSampleTimeNow+0x3c>)
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d548:	68fb      	ldr	r3, [r7, #12]
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3710      	adds	r7, #16
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}
 800d552:	bf00      	nop
 800d554:	20001814 	.word	0x20001814

0800d558 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b086      	sub	sp, #24
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	60f8      	str	r0, [r7, #12]
 800d560:	60b9      	str	r1, [r7, #8]
 800d562:	607a      	str	r2, [r7, #4]
 800d564:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d566:	2300      	movs	r3, #0
 800d568:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	68ba      	ldr	r2, [r7, #8]
 800d56e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	68fa      	ldr	r2, [r7, #12]
 800d574:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d576:	68ba      	ldr	r2, [r7, #8]
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	429a      	cmp	r2, r3
 800d57c:	d812      	bhi.n	800d5a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d57e:	687a      	ldr	r2, [r7, #4]
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	1ad2      	subs	r2, r2, r3
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	699b      	ldr	r3, [r3, #24]
 800d588:	429a      	cmp	r2, r3
 800d58a:	d302      	bcc.n	800d592 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d58c:	2301      	movs	r3, #1
 800d58e:	617b      	str	r3, [r7, #20]
 800d590:	e01b      	b.n	800d5ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d592:	4b10      	ldr	r3, [pc, #64]	; (800d5d4 <prvInsertTimerInActiveList+0x7c>)
 800d594:	681a      	ldr	r2, [r3, #0]
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	3304      	adds	r3, #4
 800d59a:	4619      	mov	r1, r3
 800d59c:	4610      	mov	r0, r2
 800d59e:	f7fd ffd4 	bl	800b54a <vListInsert>
 800d5a2:	e012      	b.n	800d5ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d5a4:	687a      	ldr	r2, [r7, #4]
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d206      	bcs.n	800d5ba <prvInsertTimerInActiveList+0x62>
 800d5ac:	68ba      	ldr	r2, [r7, #8]
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d302      	bcc.n	800d5ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	617b      	str	r3, [r7, #20]
 800d5b8:	e007      	b.n	800d5ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d5ba:	4b07      	ldr	r3, [pc, #28]	; (800d5d8 <prvInsertTimerInActiveList+0x80>)
 800d5bc:	681a      	ldr	r2, [r3, #0]
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	3304      	adds	r3, #4
 800d5c2:	4619      	mov	r1, r3
 800d5c4:	4610      	mov	r0, r2
 800d5c6:	f7fd ffc0 	bl	800b54a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d5ca:	697b      	ldr	r3, [r7, #20]
}
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	3718      	adds	r7, #24
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}
 800d5d4:	20001808 	.word	0x20001808
 800d5d8:	20001804 	.word	0x20001804

0800d5dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b08e      	sub	sp, #56	; 0x38
 800d5e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d5e2:	e0ca      	b.n	800d77a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	da18      	bge.n	800d61c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d5ea:	1d3b      	adds	r3, r7, #4
 800d5ec:	3304      	adds	r3, #4
 800d5ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d5f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d10a      	bne.n	800d60c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5fa:	f383 8811 	msr	BASEPRI, r3
 800d5fe:	f3bf 8f6f 	isb	sy
 800d602:	f3bf 8f4f 	dsb	sy
 800d606:	61fb      	str	r3, [r7, #28]
}
 800d608:	bf00      	nop
 800d60a:	e7fe      	b.n	800d60a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d60c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d612:	6850      	ldr	r0, [r2, #4]
 800d614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d616:	6892      	ldr	r2, [r2, #8]
 800d618:	4611      	mov	r1, r2
 800d61a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	f2c0 80aa 	blt.w	800d778 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d62a:	695b      	ldr	r3, [r3, #20]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d004      	beq.n	800d63a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d632:	3304      	adds	r3, #4
 800d634:	4618      	mov	r0, r3
 800d636:	f7fd ffc1 	bl	800b5bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d63a:	463b      	mov	r3, r7
 800d63c:	4618      	mov	r0, r3
 800d63e:	f7ff ff6b 	bl	800d518 <prvSampleTimeNow>
 800d642:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2b09      	cmp	r3, #9
 800d648:	f200 8097 	bhi.w	800d77a <prvProcessReceivedCommands+0x19e>
 800d64c:	a201      	add	r2, pc, #4	; (adr r2, 800d654 <prvProcessReceivedCommands+0x78>)
 800d64e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d652:	bf00      	nop
 800d654:	0800d67d 	.word	0x0800d67d
 800d658:	0800d67d 	.word	0x0800d67d
 800d65c:	0800d67d 	.word	0x0800d67d
 800d660:	0800d6f1 	.word	0x0800d6f1
 800d664:	0800d705 	.word	0x0800d705
 800d668:	0800d74f 	.word	0x0800d74f
 800d66c:	0800d67d 	.word	0x0800d67d
 800d670:	0800d67d 	.word	0x0800d67d
 800d674:	0800d6f1 	.word	0x0800d6f1
 800d678:	0800d705 	.word	0x0800d705
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d67c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d67e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d682:	f043 0301 	orr.w	r3, r3, #1
 800d686:	b2da      	uxtb	r2, r3
 800d688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d68a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d68e:	68ba      	ldr	r2, [r7, #8]
 800d690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d692:	699b      	ldr	r3, [r3, #24]
 800d694:	18d1      	adds	r1, r2, r3
 800d696:	68bb      	ldr	r3, [r7, #8]
 800d698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d69a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d69c:	f7ff ff5c 	bl	800d558 <prvInsertTimerInActiveList>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d069      	beq.n	800d77a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a8:	6a1b      	ldr	r3, [r3, #32]
 800d6aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d6ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6b4:	f003 0304 	and.w	r3, r3, #4
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d05e      	beq.n	800d77a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d6bc:	68ba      	ldr	r2, [r7, #8]
 800d6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6c0:	699b      	ldr	r3, [r3, #24]
 800d6c2:	441a      	add	r2, r3
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	9300      	str	r3, [sp, #0]
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	2100      	movs	r1, #0
 800d6cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6ce:	f7ff fe05 	bl	800d2dc <xTimerGenericCommand>
 800d6d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d6d4:	6a3b      	ldr	r3, [r7, #32]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d14f      	bne.n	800d77a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d6da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6de:	f383 8811 	msr	BASEPRI, r3
 800d6e2:	f3bf 8f6f 	isb	sy
 800d6e6:	f3bf 8f4f 	dsb	sy
 800d6ea:	61bb      	str	r3, [r7, #24]
}
 800d6ec:	bf00      	nop
 800d6ee:	e7fe      	b.n	800d6ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d6f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6f6:	f023 0301 	bic.w	r3, r3, #1
 800d6fa:	b2da      	uxtb	r2, r3
 800d6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d702:	e03a      	b.n	800d77a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d706:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d70a:	f043 0301 	orr.w	r3, r3, #1
 800d70e:	b2da      	uxtb	r2, r3
 800d710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d712:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d716:	68ba      	ldr	r2, [r7, #8]
 800d718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d71a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d71e:	699b      	ldr	r3, [r3, #24]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d10a      	bne.n	800d73a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d724:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d728:	f383 8811 	msr	BASEPRI, r3
 800d72c:	f3bf 8f6f 	isb	sy
 800d730:	f3bf 8f4f 	dsb	sy
 800d734:	617b      	str	r3, [r7, #20]
}
 800d736:	bf00      	nop
 800d738:	e7fe      	b.n	800d738 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d73a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d73c:	699a      	ldr	r2, [r3, #24]
 800d73e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d740:	18d1      	adds	r1, r2, r3
 800d742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d746:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d748:	f7ff ff06 	bl	800d558 <prvInsertTimerInActiveList>
					break;
 800d74c:	e015      	b.n	800d77a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d74e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d750:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d754:	f003 0302 	and.w	r3, r3, #2
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d103      	bne.n	800d764 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d75c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d75e:	f000 fc27 	bl	800dfb0 <vPortFree>
 800d762:	e00a      	b.n	800d77a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d76a:	f023 0301 	bic.w	r3, r3, #1
 800d76e:	b2da      	uxtb	r2, r3
 800d770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d772:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d776:	e000      	b.n	800d77a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d778:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d77a:	4b08      	ldr	r3, [pc, #32]	; (800d79c <prvProcessReceivedCommands+0x1c0>)
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	1d39      	adds	r1, r7, #4
 800d780:	2200      	movs	r2, #0
 800d782:	4618      	mov	r0, r3
 800d784:	f7fe fa86 	bl	800bc94 <xQueueReceive>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	f47f af2a 	bne.w	800d5e4 <prvProcessReceivedCommands+0x8>
	}
}
 800d790:	bf00      	nop
 800d792:	bf00      	nop
 800d794:	3730      	adds	r7, #48	; 0x30
 800d796:	46bd      	mov	sp, r7
 800d798:	bd80      	pop	{r7, pc}
 800d79a:	bf00      	nop
 800d79c:	2000180c 	.word	0x2000180c

0800d7a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b088      	sub	sp, #32
 800d7a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d7a6:	e048      	b.n	800d83a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7a8:	4b2d      	ldr	r3, [pc, #180]	; (800d860 <prvSwitchTimerLists+0xc0>)
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	68db      	ldr	r3, [r3, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7b2:	4b2b      	ldr	r3, [pc, #172]	; (800d860 <prvSwitchTimerLists+0xc0>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	68db      	ldr	r3, [r3, #12]
 800d7b8:	68db      	ldr	r3, [r3, #12]
 800d7ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	3304      	adds	r3, #4
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	f7fd fefb 	bl	800b5bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	6a1b      	ldr	r3, [r3, #32]
 800d7ca:	68f8      	ldr	r0, [r7, #12]
 800d7cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7d4:	f003 0304 	and.w	r3, r3, #4
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d02e      	beq.n	800d83a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	699b      	ldr	r3, [r3, #24]
 800d7e0:	693a      	ldr	r2, [r7, #16]
 800d7e2:	4413      	add	r3, r2
 800d7e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d7e6:	68ba      	ldr	r2, [r7, #8]
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d90e      	bls.n	800d80c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	68ba      	ldr	r2, [r7, #8]
 800d7f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	68fa      	ldr	r2, [r7, #12]
 800d7f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d7fa:	4b19      	ldr	r3, [pc, #100]	; (800d860 <prvSwitchTimerLists+0xc0>)
 800d7fc:	681a      	ldr	r2, [r3, #0]
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	3304      	adds	r3, #4
 800d802:	4619      	mov	r1, r3
 800d804:	4610      	mov	r0, r2
 800d806:	f7fd fea0 	bl	800b54a <vListInsert>
 800d80a:	e016      	b.n	800d83a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d80c:	2300      	movs	r3, #0
 800d80e:	9300      	str	r3, [sp, #0]
 800d810:	2300      	movs	r3, #0
 800d812:	693a      	ldr	r2, [r7, #16]
 800d814:	2100      	movs	r1, #0
 800d816:	68f8      	ldr	r0, [r7, #12]
 800d818:	f7ff fd60 	bl	800d2dc <xTimerGenericCommand>
 800d81c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d10a      	bne.n	800d83a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d828:	f383 8811 	msr	BASEPRI, r3
 800d82c:	f3bf 8f6f 	isb	sy
 800d830:	f3bf 8f4f 	dsb	sy
 800d834:	603b      	str	r3, [r7, #0]
}
 800d836:	bf00      	nop
 800d838:	e7fe      	b.n	800d838 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d83a:	4b09      	ldr	r3, [pc, #36]	; (800d860 <prvSwitchTimerLists+0xc0>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d1b1      	bne.n	800d7a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d844:	4b06      	ldr	r3, [pc, #24]	; (800d860 <prvSwitchTimerLists+0xc0>)
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d84a:	4b06      	ldr	r3, [pc, #24]	; (800d864 <prvSwitchTimerLists+0xc4>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	4a04      	ldr	r2, [pc, #16]	; (800d860 <prvSwitchTimerLists+0xc0>)
 800d850:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d852:	4a04      	ldr	r2, [pc, #16]	; (800d864 <prvSwitchTimerLists+0xc4>)
 800d854:	697b      	ldr	r3, [r7, #20]
 800d856:	6013      	str	r3, [r2, #0]
}
 800d858:	bf00      	nop
 800d85a:	3718      	adds	r7, #24
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}
 800d860:	20001804 	.word	0x20001804
 800d864:	20001808 	.word	0x20001808

0800d868 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d86e:	f000 f9b1 	bl	800dbd4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d872:	4b15      	ldr	r3, [pc, #84]	; (800d8c8 <prvCheckForValidListAndQueue+0x60>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d120      	bne.n	800d8bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d87a:	4814      	ldr	r0, [pc, #80]	; (800d8cc <prvCheckForValidListAndQueue+0x64>)
 800d87c:	f7fd fe14 	bl	800b4a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d880:	4813      	ldr	r0, [pc, #76]	; (800d8d0 <prvCheckForValidListAndQueue+0x68>)
 800d882:	f7fd fe11 	bl	800b4a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d886:	4b13      	ldr	r3, [pc, #76]	; (800d8d4 <prvCheckForValidListAndQueue+0x6c>)
 800d888:	4a10      	ldr	r2, [pc, #64]	; (800d8cc <prvCheckForValidListAndQueue+0x64>)
 800d88a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d88c:	4b12      	ldr	r3, [pc, #72]	; (800d8d8 <prvCheckForValidListAndQueue+0x70>)
 800d88e:	4a10      	ldr	r2, [pc, #64]	; (800d8d0 <prvCheckForValidListAndQueue+0x68>)
 800d890:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d892:	2300      	movs	r3, #0
 800d894:	9300      	str	r3, [sp, #0]
 800d896:	4b11      	ldr	r3, [pc, #68]	; (800d8dc <prvCheckForValidListAndQueue+0x74>)
 800d898:	4a11      	ldr	r2, [pc, #68]	; (800d8e0 <prvCheckForValidListAndQueue+0x78>)
 800d89a:	2110      	movs	r1, #16
 800d89c:	200a      	movs	r0, #10
 800d89e:	f7fd ff1f 	bl	800b6e0 <xQueueGenericCreateStatic>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	4a08      	ldr	r2, [pc, #32]	; (800d8c8 <prvCheckForValidListAndQueue+0x60>)
 800d8a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d8a8:	4b07      	ldr	r3, [pc, #28]	; (800d8c8 <prvCheckForValidListAndQueue+0x60>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d005      	beq.n	800d8bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d8b0:	4b05      	ldr	r3, [pc, #20]	; (800d8c8 <prvCheckForValidListAndQueue+0x60>)
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	490b      	ldr	r1, [pc, #44]	; (800d8e4 <prvCheckForValidListAndQueue+0x7c>)
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	f7fe fc00 	bl	800c0bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d8bc:	f000 f9ba 	bl	800dc34 <vPortExitCritical>
}
 800d8c0:	bf00      	nop
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	2000180c 	.word	0x2000180c
 800d8cc:	200017dc 	.word	0x200017dc
 800d8d0:	200017f0 	.word	0x200017f0
 800d8d4:	20001804 	.word	0x20001804
 800d8d8:	20001808 	.word	0x20001808
 800d8dc:	200018b8 	.word	0x200018b8
 800d8e0:	20001818 	.word	0x20001818
 800d8e4:	08011f2c 	.word	0x08011f2c

0800d8e8 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b086      	sub	sp, #24
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d10a      	bne.n	800d910 <xTimerIsTimerActive+0x28>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	60fb      	str	r3, [r7, #12]
}
 800d90c:	bf00      	nop
 800d90e:	e7fe      	b.n	800d90e <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800d910:	f000 f960 	bl	800dbd4 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d91a:	f003 0301 	and.w	r3, r3, #1
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d102      	bne.n	800d928 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800d922:	2300      	movs	r3, #0
 800d924:	617b      	str	r3, [r7, #20]
 800d926:	e001      	b.n	800d92c <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800d928:	2301      	movs	r3, #1
 800d92a:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d92c:	f000 f982 	bl	800dc34 <vPortExitCritical>

	return xReturn;
 800d930:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800d932:	4618      	mov	r0, r3
 800d934:	3718      	adds	r7, #24
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}

0800d93a <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d93a:	b580      	push	{r7, lr}
 800d93c:	b086      	sub	sp, #24
 800d93e:	af00      	add	r7, sp, #0
 800d940:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d10a      	bne.n	800d962 <pvTimerGetTimerID+0x28>
	__asm volatile
 800d94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d950:	f383 8811 	msr	BASEPRI, r3
 800d954:	f3bf 8f6f 	isb	sy
 800d958:	f3bf 8f4f 	dsb	sy
 800d95c:	60fb      	str	r3, [r7, #12]
}
 800d95e:	bf00      	nop
 800d960:	e7fe      	b.n	800d960 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800d962:	f000 f937 	bl	800dbd4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d966:	697b      	ldr	r3, [r7, #20]
 800d968:	69db      	ldr	r3, [r3, #28]
 800d96a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d96c:	f000 f962 	bl	800dc34 <vPortExitCritical>

	return pvReturn;
 800d970:	693b      	ldr	r3, [r7, #16]
}
 800d972:	4618      	mov	r0, r3
 800d974:	3718      	adds	r7, #24
 800d976:	46bd      	mov	sp, r7
 800d978:	bd80      	pop	{r7, pc}
	...

0800d97c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d97c:	b480      	push	{r7}
 800d97e:	b085      	sub	sp, #20
 800d980:	af00      	add	r7, sp, #0
 800d982:	60f8      	str	r0, [r7, #12]
 800d984:	60b9      	str	r1, [r7, #8]
 800d986:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	3b04      	subs	r3, #4
 800d98c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d994:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	3b04      	subs	r3, #4
 800d99a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	f023 0201 	bic.w	r2, r3, #1
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	3b04      	subs	r3, #4
 800d9aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d9ac:	4a0c      	ldr	r2, [pc, #48]	; (800d9e0 <pxPortInitialiseStack+0x64>)
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	3b14      	subs	r3, #20
 800d9b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d9b8:	687a      	ldr	r2, [r7, #4]
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	3b04      	subs	r3, #4
 800d9c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	f06f 0202 	mvn.w	r2, #2
 800d9ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	3b20      	subs	r3, #32
 800d9d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	3714      	adds	r7, #20
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9de:	4770      	bx	lr
 800d9e0:	0800d9e5 	.word	0x0800d9e5

0800d9e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b085      	sub	sp, #20
 800d9e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d9ee:	4b12      	ldr	r3, [pc, #72]	; (800da38 <prvTaskExitError+0x54>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9f6:	d00a      	beq.n	800da0e <prvTaskExitError+0x2a>
	__asm volatile
 800d9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9fc:	f383 8811 	msr	BASEPRI, r3
 800da00:	f3bf 8f6f 	isb	sy
 800da04:	f3bf 8f4f 	dsb	sy
 800da08:	60fb      	str	r3, [r7, #12]
}
 800da0a:	bf00      	nop
 800da0c:	e7fe      	b.n	800da0c <prvTaskExitError+0x28>
	__asm volatile
 800da0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da12:	f383 8811 	msr	BASEPRI, r3
 800da16:	f3bf 8f6f 	isb	sy
 800da1a:	f3bf 8f4f 	dsb	sy
 800da1e:	60bb      	str	r3, [r7, #8]
}
 800da20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800da22:	bf00      	nop
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d0fc      	beq.n	800da24 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800da2a:	bf00      	nop
 800da2c:	bf00      	nop
 800da2e:	3714      	adds	r7, #20
 800da30:	46bd      	mov	sp, r7
 800da32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da36:	4770      	bx	lr
 800da38:	20000180 	.word	0x20000180
 800da3c:	00000000 	.word	0x00000000

0800da40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800da40:	4b07      	ldr	r3, [pc, #28]	; (800da60 <pxCurrentTCBConst2>)
 800da42:	6819      	ldr	r1, [r3, #0]
 800da44:	6808      	ldr	r0, [r1, #0]
 800da46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4a:	f380 8809 	msr	PSP, r0
 800da4e:	f3bf 8f6f 	isb	sy
 800da52:	f04f 0000 	mov.w	r0, #0
 800da56:	f380 8811 	msr	BASEPRI, r0
 800da5a:	4770      	bx	lr
 800da5c:	f3af 8000 	nop.w

0800da60 <pxCurrentTCBConst2>:
 800da60:	200012dc 	.word	0x200012dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800da64:	bf00      	nop
 800da66:	bf00      	nop

0800da68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800da68:	4808      	ldr	r0, [pc, #32]	; (800da8c <prvPortStartFirstTask+0x24>)
 800da6a:	6800      	ldr	r0, [r0, #0]
 800da6c:	6800      	ldr	r0, [r0, #0]
 800da6e:	f380 8808 	msr	MSP, r0
 800da72:	f04f 0000 	mov.w	r0, #0
 800da76:	f380 8814 	msr	CONTROL, r0
 800da7a:	b662      	cpsie	i
 800da7c:	b661      	cpsie	f
 800da7e:	f3bf 8f4f 	dsb	sy
 800da82:	f3bf 8f6f 	isb	sy
 800da86:	df00      	svc	0
 800da88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800da8a:	bf00      	nop
 800da8c:	e000ed08 	.word	0xe000ed08

0800da90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b086      	sub	sp, #24
 800da94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800da96:	4b46      	ldr	r3, [pc, #280]	; (800dbb0 <xPortStartScheduler+0x120>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4a46      	ldr	r2, [pc, #280]	; (800dbb4 <xPortStartScheduler+0x124>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d10a      	bne.n	800dab6 <xPortStartScheduler+0x26>
	__asm volatile
 800daa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daa4:	f383 8811 	msr	BASEPRI, r3
 800daa8:	f3bf 8f6f 	isb	sy
 800daac:	f3bf 8f4f 	dsb	sy
 800dab0:	613b      	str	r3, [r7, #16]
}
 800dab2:	bf00      	nop
 800dab4:	e7fe      	b.n	800dab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800dab6:	4b3e      	ldr	r3, [pc, #248]	; (800dbb0 <xPortStartScheduler+0x120>)
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	4a3f      	ldr	r2, [pc, #252]	; (800dbb8 <xPortStartScheduler+0x128>)
 800dabc:	4293      	cmp	r3, r2
 800dabe:	d10a      	bne.n	800dad6 <xPortStartScheduler+0x46>
	__asm volatile
 800dac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac4:	f383 8811 	msr	BASEPRI, r3
 800dac8:	f3bf 8f6f 	isb	sy
 800dacc:	f3bf 8f4f 	dsb	sy
 800dad0:	60fb      	str	r3, [r7, #12]
}
 800dad2:	bf00      	nop
 800dad4:	e7fe      	b.n	800dad4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dad6:	4b39      	ldr	r3, [pc, #228]	; (800dbbc <xPortStartScheduler+0x12c>)
 800dad8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	781b      	ldrb	r3, [r3, #0]
 800dade:	b2db      	uxtb	r3, r3
 800dae0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	22ff      	movs	r2, #255	; 0xff
 800dae6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	781b      	ldrb	r3, [r3, #0]
 800daec:	b2db      	uxtb	r3, r3
 800daee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800daf0:	78fb      	ldrb	r3, [r7, #3]
 800daf2:	b2db      	uxtb	r3, r3
 800daf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800daf8:	b2da      	uxtb	r2, r3
 800dafa:	4b31      	ldr	r3, [pc, #196]	; (800dbc0 <xPortStartScheduler+0x130>)
 800dafc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dafe:	4b31      	ldr	r3, [pc, #196]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db00:	2207      	movs	r2, #7
 800db02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db04:	e009      	b.n	800db1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800db06:	4b2f      	ldr	r3, [pc, #188]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	3b01      	subs	r3, #1
 800db0c:	4a2d      	ldr	r2, [pc, #180]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800db10:	78fb      	ldrb	r3, [r7, #3]
 800db12:	b2db      	uxtb	r3, r3
 800db14:	005b      	lsls	r3, r3, #1
 800db16:	b2db      	uxtb	r3, r3
 800db18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db1a:	78fb      	ldrb	r3, [r7, #3]
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db22:	2b80      	cmp	r3, #128	; 0x80
 800db24:	d0ef      	beq.n	800db06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800db26:	4b27      	ldr	r3, [pc, #156]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	f1c3 0307 	rsb	r3, r3, #7
 800db2e:	2b04      	cmp	r3, #4
 800db30:	d00a      	beq.n	800db48 <xPortStartScheduler+0xb8>
	__asm volatile
 800db32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db36:	f383 8811 	msr	BASEPRI, r3
 800db3a:	f3bf 8f6f 	isb	sy
 800db3e:	f3bf 8f4f 	dsb	sy
 800db42:	60bb      	str	r3, [r7, #8]
}
 800db44:	bf00      	nop
 800db46:	e7fe      	b.n	800db46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800db48:	4b1e      	ldr	r3, [pc, #120]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	021b      	lsls	r3, r3, #8
 800db4e:	4a1d      	ldr	r2, [pc, #116]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800db52:	4b1c      	ldr	r3, [pc, #112]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800db5a:	4a1a      	ldr	r2, [pc, #104]	; (800dbc4 <xPortStartScheduler+0x134>)
 800db5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	b2da      	uxtb	r2, r3
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800db66:	4b18      	ldr	r3, [pc, #96]	; (800dbc8 <xPortStartScheduler+0x138>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a17      	ldr	r2, [pc, #92]	; (800dbc8 <xPortStartScheduler+0x138>)
 800db6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800db70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800db72:	4b15      	ldr	r3, [pc, #84]	; (800dbc8 <xPortStartScheduler+0x138>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4a14      	ldr	r2, [pc, #80]	; (800dbc8 <xPortStartScheduler+0x138>)
 800db78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800db7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800db7e:	f000 f8dd 	bl	800dd3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800db82:	4b12      	ldr	r3, [pc, #72]	; (800dbcc <xPortStartScheduler+0x13c>)
 800db84:	2200      	movs	r2, #0
 800db86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800db88:	f000 f8fc 	bl	800dd84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db8c:	4b10      	ldr	r3, [pc, #64]	; (800dbd0 <xPortStartScheduler+0x140>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	4a0f      	ldr	r2, [pc, #60]	; (800dbd0 <xPortStartScheduler+0x140>)
 800db92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800db96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800db98:	f7ff ff66 	bl	800da68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800db9c:	f7fe ff66 	bl	800ca6c <vTaskSwitchContext>
	prvTaskExitError();
 800dba0:	f7ff ff20 	bl	800d9e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dba4:	2300      	movs	r3, #0
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	3718      	adds	r7, #24
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}
 800dbae:	bf00      	nop
 800dbb0:	e000ed00 	.word	0xe000ed00
 800dbb4:	410fc271 	.word	0x410fc271
 800dbb8:	410fc270 	.word	0x410fc270
 800dbbc:	e000e400 	.word	0xe000e400
 800dbc0:	20001908 	.word	0x20001908
 800dbc4:	2000190c 	.word	0x2000190c
 800dbc8:	e000ed20 	.word	0xe000ed20
 800dbcc:	20000180 	.word	0x20000180
 800dbd0:	e000ef34 	.word	0xe000ef34

0800dbd4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dbd4:	b480      	push	{r7}
 800dbd6:	b083      	sub	sp, #12
 800dbd8:	af00      	add	r7, sp, #0
	__asm volatile
 800dbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbde:	f383 8811 	msr	BASEPRI, r3
 800dbe2:	f3bf 8f6f 	isb	sy
 800dbe6:	f3bf 8f4f 	dsb	sy
 800dbea:	607b      	str	r3, [r7, #4]
}
 800dbec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dbee:	4b0f      	ldr	r3, [pc, #60]	; (800dc2c <vPortEnterCritical+0x58>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	3301      	adds	r3, #1
 800dbf4:	4a0d      	ldr	r2, [pc, #52]	; (800dc2c <vPortEnterCritical+0x58>)
 800dbf6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dbf8:	4b0c      	ldr	r3, [pc, #48]	; (800dc2c <vPortEnterCritical+0x58>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	2b01      	cmp	r3, #1
 800dbfe:	d10f      	bne.n	800dc20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dc00:	4b0b      	ldr	r3, [pc, #44]	; (800dc30 <vPortEnterCritical+0x5c>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d00a      	beq.n	800dc20 <vPortEnterCritical+0x4c>
	__asm volatile
 800dc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc0e:	f383 8811 	msr	BASEPRI, r3
 800dc12:	f3bf 8f6f 	isb	sy
 800dc16:	f3bf 8f4f 	dsb	sy
 800dc1a:	603b      	str	r3, [r7, #0]
}
 800dc1c:	bf00      	nop
 800dc1e:	e7fe      	b.n	800dc1e <vPortEnterCritical+0x4a>
	}
}
 800dc20:	bf00      	nop
 800dc22:	370c      	adds	r7, #12
 800dc24:	46bd      	mov	sp, r7
 800dc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2a:	4770      	bx	lr
 800dc2c:	20000180 	.word	0x20000180
 800dc30:	e000ed04 	.word	0xe000ed04

0800dc34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dc34:	b480      	push	{r7}
 800dc36:	b083      	sub	sp, #12
 800dc38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dc3a:	4b12      	ldr	r3, [pc, #72]	; (800dc84 <vPortExitCritical+0x50>)
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d10a      	bne.n	800dc58 <vPortExitCritical+0x24>
	__asm volatile
 800dc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc46:	f383 8811 	msr	BASEPRI, r3
 800dc4a:	f3bf 8f6f 	isb	sy
 800dc4e:	f3bf 8f4f 	dsb	sy
 800dc52:	607b      	str	r3, [r7, #4]
}
 800dc54:	bf00      	nop
 800dc56:	e7fe      	b.n	800dc56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dc58:	4b0a      	ldr	r3, [pc, #40]	; (800dc84 <vPortExitCritical+0x50>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	3b01      	subs	r3, #1
 800dc5e:	4a09      	ldr	r2, [pc, #36]	; (800dc84 <vPortExitCritical+0x50>)
 800dc60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dc62:	4b08      	ldr	r3, [pc, #32]	; (800dc84 <vPortExitCritical+0x50>)
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d105      	bne.n	800dc76 <vPortExitCritical+0x42>
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	f383 8811 	msr	BASEPRI, r3
}
 800dc74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dc76:	bf00      	nop
 800dc78:	370c      	adds	r7, #12
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc80:	4770      	bx	lr
 800dc82:	bf00      	nop
 800dc84:	20000180 	.word	0x20000180
	...

0800dc90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dc90:	f3ef 8009 	mrs	r0, PSP
 800dc94:	f3bf 8f6f 	isb	sy
 800dc98:	4b15      	ldr	r3, [pc, #84]	; (800dcf0 <pxCurrentTCBConst>)
 800dc9a:	681a      	ldr	r2, [r3, #0]
 800dc9c:	f01e 0f10 	tst.w	lr, #16
 800dca0:	bf08      	it	eq
 800dca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcaa:	6010      	str	r0, [r2, #0]
 800dcac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dcb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dcb4:	f380 8811 	msr	BASEPRI, r0
 800dcb8:	f3bf 8f4f 	dsb	sy
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	f7fe fed4 	bl	800ca6c <vTaskSwitchContext>
 800dcc4:	f04f 0000 	mov.w	r0, #0
 800dcc8:	f380 8811 	msr	BASEPRI, r0
 800dccc:	bc09      	pop	{r0, r3}
 800dcce:	6819      	ldr	r1, [r3, #0]
 800dcd0:	6808      	ldr	r0, [r1, #0]
 800dcd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd6:	f01e 0f10 	tst.w	lr, #16
 800dcda:	bf08      	it	eq
 800dcdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dce0:	f380 8809 	msr	PSP, r0
 800dce4:	f3bf 8f6f 	isb	sy
 800dce8:	4770      	bx	lr
 800dcea:	bf00      	nop
 800dcec:	f3af 8000 	nop.w

0800dcf0 <pxCurrentTCBConst>:
 800dcf0:	200012dc 	.word	0x200012dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dcf4:	bf00      	nop
 800dcf6:	bf00      	nop

0800dcf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b082      	sub	sp, #8
 800dcfc:	af00      	add	r7, sp, #0
	__asm volatile
 800dcfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd02:	f383 8811 	msr	BASEPRI, r3
 800dd06:	f3bf 8f6f 	isb	sy
 800dd0a:	f3bf 8f4f 	dsb	sy
 800dd0e:	607b      	str	r3, [r7, #4]
}
 800dd10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dd12:	f7fe fdf1 	bl	800c8f8 <xTaskIncrementTick>
 800dd16:	4603      	mov	r3, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d003      	beq.n	800dd24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dd1c:	4b06      	ldr	r3, [pc, #24]	; (800dd38 <xPortSysTickHandler+0x40>)
 800dd1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd22:	601a      	str	r2, [r3, #0]
 800dd24:	2300      	movs	r3, #0
 800dd26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	f383 8811 	msr	BASEPRI, r3
}
 800dd2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dd30:	bf00      	nop
 800dd32:	3708      	adds	r7, #8
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd80      	pop	{r7, pc}
 800dd38:	e000ed04 	.word	0xe000ed04

0800dd3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dd3c:	b480      	push	{r7}
 800dd3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dd40:	4b0b      	ldr	r3, [pc, #44]	; (800dd70 <vPortSetupTimerInterrupt+0x34>)
 800dd42:	2200      	movs	r2, #0
 800dd44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dd46:	4b0b      	ldr	r3, [pc, #44]	; (800dd74 <vPortSetupTimerInterrupt+0x38>)
 800dd48:	2200      	movs	r2, #0
 800dd4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dd4c:	4b0a      	ldr	r3, [pc, #40]	; (800dd78 <vPortSetupTimerInterrupt+0x3c>)
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	4a0a      	ldr	r2, [pc, #40]	; (800dd7c <vPortSetupTimerInterrupt+0x40>)
 800dd52:	fba2 2303 	umull	r2, r3, r2, r3
 800dd56:	099b      	lsrs	r3, r3, #6
 800dd58:	4a09      	ldr	r2, [pc, #36]	; (800dd80 <vPortSetupTimerInterrupt+0x44>)
 800dd5a:	3b01      	subs	r3, #1
 800dd5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dd5e:	4b04      	ldr	r3, [pc, #16]	; (800dd70 <vPortSetupTimerInterrupt+0x34>)
 800dd60:	2207      	movs	r2, #7
 800dd62:	601a      	str	r2, [r3, #0]
}
 800dd64:	bf00      	nop
 800dd66:	46bd      	mov	sp, r7
 800dd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6c:	4770      	bx	lr
 800dd6e:	bf00      	nop
 800dd70:	e000e010 	.word	0xe000e010
 800dd74:	e000e018 	.word	0xe000e018
 800dd78:	20000174 	.word	0x20000174
 800dd7c:	10624dd3 	.word	0x10624dd3
 800dd80:	e000e014 	.word	0xe000e014

0800dd84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dd84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dd94 <vPortEnableVFP+0x10>
 800dd88:	6801      	ldr	r1, [r0, #0]
 800dd8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dd8e:	6001      	str	r1, [r0, #0]
 800dd90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dd92:	bf00      	nop
 800dd94:	e000ed88 	.word	0xe000ed88

0800dd98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dd98:	b480      	push	{r7}
 800dd9a:	b085      	sub	sp, #20
 800dd9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dd9e:	f3ef 8305 	mrs	r3, IPSR
 800dda2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	2b0f      	cmp	r3, #15
 800dda8:	d914      	bls.n	800ddd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ddaa:	4a17      	ldr	r2, [pc, #92]	; (800de08 <vPortValidateInterruptPriority+0x70>)
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	4413      	add	r3, r2
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ddb4:	4b15      	ldr	r3, [pc, #84]	; (800de0c <vPortValidateInterruptPriority+0x74>)
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	7afa      	ldrb	r2, [r7, #11]
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	d20a      	bcs.n	800ddd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ddbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddc2:	f383 8811 	msr	BASEPRI, r3
 800ddc6:	f3bf 8f6f 	isb	sy
 800ddca:	f3bf 8f4f 	dsb	sy
 800ddce:	607b      	str	r3, [r7, #4]
}
 800ddd0:	bf00      	nop
 800ddd2:	e7fe      	b.n	800ddd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ddd4:	4b0e      	ldr	r3, [pc, #56]	; (800de10 <vPortValidateInterruptPriority+0x78>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dddc:	4b0d      	ldr	r3, [pc, #52]	; (800de14 <vPortValidateInterruptPriority+0x7c>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	429a      	cmp	r2, r3
 800dde2:	d90a      	bls.n	800ddfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800dde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde8:	f383 8811 	msr	BASEPRI, r3
 800ddec:	f3bf 8f6f 	isb	sy
 800ddf0:	f3bf 8f4f 	dsb	sy
 800ddf4:	603b      	str	r3, [r7, #0]
}
 800ddf6:	bf00      	nop
 800ddf8:	e7fe      	b.n	800ddf8 <vPortValidateInterruptPriority+0x60>
	}
 800ddfa:	bf00      	nop
 800ddfc:	3714      	adds	r7, #20
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	e000e3f0 	.word	0xe000e3f0
 800de0c:	20001908 	.word	0x20001908
 800de10:	e000ed0c 	.word	0xe000ed0c
 800de14:	2000190c 	.word	0x2000190c

0800de18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b08a      	sub	sp, #40	; 0x28
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800de20:	2300      	movs	r3, #0
 800de22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800de24:	f7fe fcac 	bl	800c780 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800de28:	4b5b      	ldr	r3, [pc, #364]	; (800df98 <pvPortMalloc+0x180>)
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d101      	bne.n	800de34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800de30:	f000 f920 	bl	800e074 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800de34:	4b59      	ldr	r3, [pc, #356]	; (800df9c <pvPortMalloc+0x184>)
 800de36:	681a      	ldr	r2, [r3, #0]
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	4013      	ands	r3, r2
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	f040 8093 	bne.w	800df68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d01d      	beq.n	800de84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800de48:	2208      	movs	r2, #8
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	4413      	add	r3, r2
 800de4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f003 0307 	and.w	r3, r3, #7
 800de56:	2b00      	cmp	r3, #0
 800de58:	d014      	beq.n	800de84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f023 0307 	bic.w	r3, r3, #7
 800de60:	3308      	adds	r3, #8
 800de62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f003 0307 	and.w	r3, r3, #7
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d00a      	beq.n	800de84 <pvPortMalloc+0x6c>
	__asm volatile
 800de6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de72:	f383 8811 	msr	BASEPRI, r3
 800de76:	f3bf 8f6f 	isb	sy
 800de7a:	f3bf 8f4f 	dsb	sy
 800de7e:	617b      	str	r3, [r7, #20]
}
 800de80:	bf00      	nop
 800de82:	e7fe      	b.n	800de82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d06e      	beq.n	800df68 <pvPortMalloc+0x150>
 800de8a:	4b45      	ldr	r3, [pc, #276]	; (800dfa0 <pvPortMalloc+0x188>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	687a      	ldr	r2, [r7, #4]
 800de90:	429a      	cmp	r2, r3
 800de92:	d869      	bhi.n	800df68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800de94:	4b43      	ldr	r3, [pc, #268]	; (800dfa4 <pvPortMalloc+0x18c>)
 800de96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800de98:	4b42      	ldr	r3, [pc, #264]	; (800dfa4 <pvPortMalloc+0x18c>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de9e:	e004      	b.n	800deaa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800deaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	687a      	ldr	r2, [r7, #4]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d903      	bls.n	800debc <pvPortMalloc+0xa4>
 800deb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d1f1      	bne.n	800dea0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800debc:	4b36      	ldr	r3, [pc, #216]	; (800df98 <pvPortMalloc+0x180>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dec2:	429a      	cmp	r2, r3
 800dec4:	d050      	beq.n	800df68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dec6:	6a3b      	ldr	r3, [r7, #32]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	2208      	movs	r2, #8
 800decc:	4413      	add	r3, r2
 800dece:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ded0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded2:	681a      	ldr	r2, [r3, #0]
 800ded4:	6a3b      	ldr	r3, [r7, #32]
 800ded6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ded8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deda:	685a      	ldr	r2, [r3, #4]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	1ad2      	subs	r2, r2, r3
 800dee0:	2308      	movs	r3, #8
 800dee2:	005b      	lsls	r3, r3, #1
 800dee4:	429a      	cmp	r2, r3
 800dee6:	d91f      	bls.n	800df28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	4413      	add	r3, r2
 800deee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800def0:	69bb      	ldr	r3, [r7, #24]
 800def2:	f003 0307 	and.w	r3, r3, #7
 800def6:	2b00      	cmp	r3, #0
 800def8:	d00a      	beq.n	800df10 <pvPortMalloc+0xf8>
	__asm volatile
 800defa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800defe:	f383 8811 	msr	BASEPRI, r3
 800df02:	f3bf 8f6f 	isb	sy
 800df06:	f3bf 8f4f 	dsb	sy
 800df0a:	613b      	str	r3, [r7, #16]
}
 800df0c:	bf00      	nop
 800df0e:	e7fe      	b.n	800df0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800df10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df12:	685a      	ldr	r2, [r3, #4]
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	1ad2      	subs	r2, r2, r3
 800df18:	69bb      	ldr	r3, [r7, #24]
 800df1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800df1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df1e:	687a      	ldr	r2, [r7, #4]
 800df20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800df22:	69b8      	ldr	r0, [r7, #24]
 800df24:	f000 f908 	bl	800e138 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800df28:	4b1d      	ldr	r3, [pc, #116]	; (800dfa0 <pvPortMalloc+0x188>)
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2e:	685b      	ldr	r3, [r3, #4]
 800df30:	1ad3      	subs	r3, r2, r3
 800df32:	4a1b      	ldr	r2, [pc, #108]	; (800dfa0 <pvPortMalloc+0x188>)
 800df34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800df36:	4b1a      	ldr	r3, [pc, #104]	; (800dfa0 <pvPortMalloc+0x188>)
 800df38:	681a      	ldr	r2, [r3, #0]
 800df3a:	4b1b      	ldr	r3, [pc, #108]	; (800dfa8 <pvPortMalloc+0x190>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	429a      	cmp	r2, r3
 800df40:	d203      	bcs.n	800df4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800df42:	4b17      	ldr	r3, [pc, #92]	; (800dfa0 <pvPortMalloc+0x188>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	4a18      	ldr	r2, [pc, #96]	; (800dfa8 <pvPortMalloc+0x190>)
 800df48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800df4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df4c:	685a      	ldr	r2, [r3, #4]
 800df4e:	4b13      	ldr	r3, [pc, #76]	; (800df9c <pvPortMalloc+0x184>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	431a      	orrs	r2, r3
 800df54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800df58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5a:	2200      	movs	r2, #0
 800df5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800df5e:	4b13      	ldr	r3, [pc, #76]	; (800dfac <pvPortMalloc+0x194>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	3301      	adds	r3, #1
 800df64:	4a11      	ldr	r2, [pc, #68]	; (800dfac <pvPortMalloc+0x194>)
 800df66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800df68:	f7fe fc18 	bl	800c79c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800df6c:	69fb      	ldr	r3, [r7, #28]
 800df6e:	f003 0307 	and.w	r3, r3, #7
 800df72:	2b00      	cmp	r3, #0
 800df74:	d00a      	beq.n	800df8c <pvPortMalloc+0x174>
	__asm volatile
 800df76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df7a:	f383 8811 	msr	BASEPRI, r3
 800df7e:	f3bf 8f6f 	isb	sy
 800df82:	f3bf 8f4f 	dsb	sy
 800df86:	60fb      	str	r3, [r7, #12]
}
 800df88:	bf00      	nop
 800df8a:	e7fe      	b.n	800df8a <pvPortMalloc+0x172>
	return pvReturn;
 800df8c:	69fb      	ldr	r3, [r7, #28]
}
 800df8e:	4618      	mov	r0, r3
 800df90:	3728      	adds	r7, #40	; 0x28
 800df92:	46bd      	mov	sp, r7
 800df94:	bd80      	pop	{r7, pc}
 800df96:	bf00      	nop
 800df98:	20002ca0 	.word	0x20002ca0
 800df9c:	20002cb4 	.word	0x20002cb4
 800dfa0:	20002ca4 	.word	0x20002ca4
 800dfa4:	20002c98 	.word	0x20002c98
 800dfa8:	20002ca8 	.word	0x20002ca8
 800dfac:	20002cac 	.word	0x20002cac

0800dfb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b086      	sub	sp, #24
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d04d      	beq.n	800e05e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dfc2:	2308      	movs	r3, #8
 800dfc4:	425b      	negs	r3, r3
 800dfc6:	697a      	ldr	r2, [r7, #20]
 800dfc8:	4413      	add	r3, r2
 800dfca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dfcc:	697b      	ldr	r3, [r7, #20]
 800dfce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dfd0:	693b      	ldr	r3, [r7, #16]
 800dfd2:	685a      	ldr	r2, [r3, #4]
 800dfd4:	4b24      	ldr	r3, [pc, #144]	; (800e068 <vPortFree+0xb8>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	4013      	ands	r3, r2
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d10a      	bne.n	800dff4 <vPortFree+0x44>
	__asm volatile
 800dfde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfe2:	f383 8811 	msr	BASEPRI, r3
 800dfe6:	f3bf 8f6f 	isb	sy
 800dfea:	f3bf 8f4f 	dsb	sy
 800dfee:	60fb      	str	r3, [r7, #12]
}
 800dff0:	bf00      	nop
 800dff2:	e7fe      	b.n	800dff2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dff4:	693b      	ldr	r3, [r7, #16]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d00a      	beq.n	800e012 <vPortFree+0x62>
	__asm volatile
 800dffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e000:	f383 8811 	msr	BASEPRI, r3
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	f3bf 8f4f 	dsb	sy
 800e00c:	60bb      	str	r3, [r7, #8]
}
 800e00e:	bf00      	nop
 800e010:	e7fe      	b.n	800e010 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e012:	693b      	ldr	r3, [r7, #16]
 800e014:	685a      	ldr	r2, [r3, #4]
 800e016:	4b14      	ldr	r3, [pc, #80]	; (800e068 <vPortFree+0xb8>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	4013      	ands	r3, r2
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d01e      	beq.n	800e05e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e020:	693b      	ldr	r3, [r7, #16]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d11a      	bne.n	800e05e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	685a      	ldr	r2, [r3, #4]
 800e02c:	4b0e      	ldr	r3, [pc, #56]	; (800e068 <vPortFree+0xb8>)
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	43db      	mvns	r3, r3
 800e032:	401a      	ands	r2, r3
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e038:	f7fe fba2 	bl	800c780 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	685a      	ldr	r2, [r3, #4]
 800e040:	4b0a      	ldr	r3, [pc, #40]	; (800e06c <vPortFree+0xbc>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4413      	add	r3, r2
 800e046:	4a09      	ldr	r2, [pc, #36]	; (800e06c <vPortFree+0xbc>)
 800e048:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e04a:	6938      	ldr	r0, [r7, #16]
 800e04c:	f000 f874 	bl	800e138 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e050:	4b07      	ldr	r3, [pc, #28]	; (800e070 <vPortFree+0xc0>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	3301      	adds	r3, #1
 800e056:	4a06      	ldr	r2, [pc, #24]	; (800e070 <vPortFree+0xc0>)
 800e058:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e05a:	f7fe fb9f 	bl	800c79c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e05e:	bf00      	nop
 800e060:	3718      	adds	r7, #24
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}
 800e066:	bf00      	nop
 800e068:	20002cb4 	.word	0x20002cb4
 800e06c:	20002ca4 	.word	0x20002ca4
 800e070:	20002cb0 	.word	0x20002cb0

0800e074 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e074:	b480      	push	{r7}
 800e076:	b085      	sub	sp, #20
 800e078:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e07a:	f241 3388 	movw	r3, #5000	; 0x1388
 800e07e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e080:	4b27      	ldr	r3, [pc, #156]	; (800e120 <prvHeapInit+0xac>)
 800e082:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f003 0307 	and.w	r3, r3, #7
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d00c      	beq.n	800e0a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	3307      	adds	r3, #7
 800e092:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	f023 0307 	bic.w	r3, r3, #7
 800e09a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e09c:	68ba      	ldr	r2, [r7, #8]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	1ad3      	subs	r3, r2, r3
 800e0a2:	4a1f      	ldr	r2, [pc, #124]	; (800e120 <prvHeapInit+0xac>)
 800e0a4:	4413      	add	r3, r2
 800e0a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e0ac:	4a1d      	ldr	r2, [pc, #116]	; (800e124 <prvHeapInit+0xb0>)
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e0b2:	4b1c      	ldr	r3, [pc, #112]	; (800e124 <prvHeapInit+0xb0>)
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	68ba      	ldr	r2, [r7, #8]
 800e0bc:	4413      	add	r3, r2
 800e0be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e0c0:	2208      	movs	r2, #8
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	1a9b      	subs	r3, r3, r2
 800e0c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	f023 0307 	bic.w	r3, r3, #7
 800e0ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	4a15      	ldr	r2, [pc, #84]	; (800e128 <prvHeapInit+0xb4>)
 800e0d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e0d6:	4b14      	ldr	r3, [pc, #80]	; (800e128 <prvHeapInit+0xb4>)
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	2200      	movs	r2, #0
 800e0dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e0de:	4b12      	ldr	r3, [pc, #72]	; (800e128 <prvHeapInit+0xb4>)
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	68fa      	ldr	r2, [r7, #12]
 800e0ee:	1ad2      	subs	r2, r2, r3
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e0f4:	4b0c      	ldr	r3, [pc, #48]	; (800e128 <prvHeapInit+0xb4>)
 800e0f6:	681a      	ldr	r2, [r3, #0]
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	685b      	ldr	r3, [r3, #4]
 800e100:	4a0a      	ldr	r2, [pc, #40]	; (800e12c <prvHeapInit+0xb8>)
 800e102:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	685b      	ldr	r3, [r3, #4]
 800e108:	4a09      	ldr	r2, [pc, #36]	; (800e130 <prvHeapInit+0xbc>)
 800e10a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e10c:	4b09      	ldr	r3, [pc, #36]	; (800e134 <prvHeapInit+0xc0>)
 800e10e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e112:	601a      	str	r2, [r3, #0]
}
 800e114:	bf00      	nop
 800e116:	3714      	adds	r7, #20
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr
 800e120:	20001910 	.word	0x20001910
 800e124:	20002c98 	.word	0x20002c98
 800e128:	20002ca0 	.word	0x20002ca0
 800e12c:	20002ca8 	.word	0x20002ca8
 800e130:	20002ca4 	.word	0x20002ca4
 800e134:	20002cb4 	.word	0x20002cb4

0800e138 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e138:	b480      	push	{r7}
 800e13a:	b085      	sub	sp, #20
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e140:	4b28      	ldr	r3, [pc, #160]	; (800e1e4 <prvInsertBlockIntoFreeList+0xac>)
 800e142:	60fb      	str	r3, [r7, #12]
 800e144:	e002      	b.n	800e14c <prvInsertBlockIntoFreeList+0x14>
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	60fb      	str	r3, [r7, #12]
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	687a      	ldr	r2, [r7, #4]
 800e152:	429a      	cmp	r2, r3
 800e154:	d8f7      	bhi.n	800e146 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	685b      	ldr	r3, [r3, #4]
 800e15e:	68ba      	ldr	r2, [r7, #8]
 800e160:	4413      	add	r3, r2
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	429a      	cmp	r2, r3
 800e166:	d108      	bne.n	800e17a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	685a      	ldr	r2, [r3, #4]
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	685b      	ldr	r3, [r3, #4]
 800e170:	441a      	add	r2, r3
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	685b      	ldr	r3, [r3, #4]
 800e182:	68ba      	ldr	r2, [r7, #8]
 800e184:	441a      	add	r2, r3
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	429a      	cmp	r2, r3
 800e18c:	d118      	bne.n	800e1c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	681a      	ldr	r2, [r3, #0]
 800e192:	4b15      	ldr	r3, [pc, #84]	; (800e1e8 <prvInsertBlockIntoFreeList+0xb0>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	429a      	cmp	r2, r3
 800e198:	d00d      	beq.n	800e1b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	685a      	ldr	r2, [r3, #4]
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	441a      	add	r2, r3
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	681a      	ldr	r2, [r3, #0]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	601a      	str	r2, [r3, #0]
 800e1b4:	e008      	b.n	800e1c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e1b6:	4b0c      	ldr	r3, [pc, #48]	; (800e1e8 <prvInsertBlockIntoFreeList+0xb0>)
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	601a      	str	r2, [r3, #0]
 800e1be:	e003      	b.n	800e1c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681a      	ldr	r2, [r3, #0]
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e1c8:	68fa      	ldr	r2, [r7, #12]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	429a      	cmp	r2, r3
 800e1ce:	d002      	beq.n	800e1d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	687a      	ldr	r2, [r7, #4]
 800e1d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e1d6:	bf00      	nop
 800e1d8:	3714      	adds	r7, #20
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e0:	4770      	bx	lr
 800e1e2:	bf00      	nop
 800e1e4:	20002c98 	.word	0x20002c98
 800e1e8:	20002ca0 	.word	0x20002ca0

0800e1ec <__errno>:
 800e1ec:	4b01      	ldr	r3, [pc, #4]	; (800e1f4 <__errno+0x8>)
 800e1ee:	6818      	ldr	r0, [r3, #0]
 800e1f0:	4770      	bx	lr
 800e1f2:	bf00      	nop
 800e1f4:	20000184 	.word	0x20000184

0800e1f8 <std>:
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	b510      	push	{r4, lr}
 800e1fc:	4604      	mov	r4, r0
 800e1fe:	e9c0 3300 	strd	r3, r3, [r0]
 800e202:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e206:	6083      	str	r3, [r0, #8]
 800e208:	8181      	strh	r1, [r0, #12]
 800e20a:	6643      	str	r3, [r0, #100]	; 0x64
 800e20c:	81c2      	strh	r2, [r0, #14]
 800e20e:	6183      	str	r3, [r0, #24]
 800e210:	4619      	mov	r1, r3
 800e212:	2208      	movs	r2, #8
 800e214:	305c      	adds	r0, #92	; 0x5c
 800e216:	f000 f92b 	bl	800e470 <memset>
 800e21a:	4b05      	ldr	r3, [pc, #20]	; (800e230 <std+0x38>)
 800e21c:	6263      	str	r3, [r4, #36]	; 0x24
 800e21e:	4b05      	ldr	r3, [pc, #20]	; (800e234 <std+0x3c>)
 800e220:	62a3      	str	r3, [r4, #40]	; 0x28
 800e222:	4b05      	ldr	r3, [pc, #20]	; (800e238 <std+0x40>)
 800e224:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e226:	4b05      	ldr	r3, [pc, #20]	; (800e23c <std+0x44>)
 800e228:	6224      	str	r4, [r4, #32]
 800e22a:	6323      	str	r3, [r4, #48]	; 0x30
 800e22c:	bd10      	pop	{r4, pc}
 800e22e:	bf00      	nop
 800e230:	0800e7dd 	.word	0x0800e7dd
 800e234:	0800e803 	.word	0x0800e803
 800e238:	0800e83b 	.word	0x0800e83b
 800e23c:	0800e85f 	.word	0x0800e85f

0800e240 <_cleanup_r>:
 800e240:	4901      	ldr	r1, [pc, #4]	; (800e248 <_cleanup_r+0x8>)
 800e242:	f000 b8af 	b.w	800e3a4 <_fwalk_reent>
 800e246:	bf00      	nop
 800e248:	0800f64d 	.word	0x0800f64d

0800e24c <__sfmoreglue>:
 800e24c:	b570      	push	{r4, r5, r6, lr}
 800e24e:	2268      	movs	r2, #104	; 0x68
 800e250:	1e4d      	subs	r5, r1, #1
 800e252:	4355      	muls	r5, r2
 800e254:	460e      	mov	r6, r1
 800e256:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e25a:	f000 f97d 	bl	800e558 <_malloc_r>
 800e25e:	4604      	mov	r4, r0
 800e260:	b140      	cbz	r0, 800e274 <__sfmoreglue+0x28>
 800e262:	2100      	movs	r1, #0
 800e264:	e9c0 1600 	strd	r1, r6, [r0]
 800e268:	300c      	adds	r0, #12
 800e26a:	60a0      	str	r0, [r4, #8]
 800e26c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e270:	f000 f8fe 	bl	800e470 <memset>
 800e274:	4620      	mov	r0, r4
 800e276:	bd70      	pop	{r4, r5, r6, pc}

0800e278 <__sfp_lock_acquire>:
 800e278:	4801      	ldr	r0, [pc, #4]	; (800e280 <__sfp_lock_acquire+0x8>)
 800e27a:	f000 b8d8 	b.w	800e42e <__retarget_lock_acquire_recursive>
 800e27e:	bf00      	nop
 800e280:	20002cb9 	.word	0x20002cb9

0800e284 <__sfp_lock_release>:
 800e284:	4801      	ldr	r0, [pc, #4]	; (800e28c <__sfp_lock_release+0x8>)
 800e286:	f000 b8d3 	b.w	800e430 <__retarget_lock_release_recursive>
 800e28a:	bf00      	nop
 800e28c:	20002cb9 	.word	0x20002cb9

0800e290 <__sinit_lock_acquire>:
 800e290:	4801      	ldr	r0, [pc, #4]	; (800e298 <__sinit_lock_acquire+0x8>)
 800e292:	f000 b8cc 	b.w	800e42e <__retarget_lock_acquire_recursive>
 800e296:	bf00      	nop
 800e298:	20002cba 	.word	0x20002cba

0800e29c <__sinit_lock_release>:
 800e29c:	4801      	ldr	r0, [pc, #4]	; (800e2a4 <__sinit_lock_release+0x8>)
 800e29e:	f000 b8c7 	b.w	800e430 <__retarget_lock_release_recursive>
 800e2a2:	bf00      	nop
 800e2a4:	20002cba 	.word	0x20002cba

0800e2a8 <__sinit>:
 800e2a8:	b510      	push	{r4, lr}
 800e2aa:	4604      	mov	r4, r0
 800e2ac:	f7ff fff0 	bl	800e290 <__sinit_lock_acquire>
 800e2b0:	69a3      	ldr	r3, [r4, #24]
 800e2b2:	b11b      	cbz	r3, 800e2bc <__sinit+0x14>
 800e2b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2b8:	f7ff bff0 	b.w	800e29c <__sinit_lock_release>
 800e2bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e2c0:	6523      	str	r3, [r4, #80]	; 0x50
 800e2c2:	4b13      	ldr	r3, [pc, #76]	; (800e310 <__sinit+0x68>)
 800e2c4:	4a13      	ldr	r2, [pc, #76]	; (800e314 <__sinit+0x6c>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	62a2      	str	r2, [r4, #40]	; 0x28
 800e2ca:	42a3      	cmp	r3, r4
 800e2cc:	bf04      	itt	eq
 800e2ce:	2301      	moveq	r3, #1
 800e2d0:	61a3      	streq	r3, [r4, #24]
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	f000 f820 	bl	800e318 <__sfp>
 800e2d8:	6060      	str	r0, [r4, #4]
 800e2da:	4620      	mov	r0, r4
 800e2dc:	f000 f81c 	bl	800e318 <__sfp>
 800e2e0:	60a0      	str	r0, [r4, #8]
 800e2e2:	4620      	mov	r0, r4
 800e2e4:	f000 f818 	bl	800e318 <__sfp>
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	60e0      	str	r0, [r4, #12]
 800e2ec:	2104      	movs	r1, #4
 800e2ee:	6860      	ldr	r0, [r4, #4]
 800e2f0:	f7ff ff82 	bl	800e1f8 <std>
 800e2f4:	68a0      	ldr	r0, [r4, #8]
 800e2f6:	2201      	movs	r2, #1
 800e2f8:	2109      	movs	r1, #9
 800e2fa:	f7ff ff7d 	bl	800e1f8 <std>
 800e2fe:	68e0      	ldr	r0, [r4, #12]
 800e300:	2202      	movs	r2, #2
 800e302:	2112      	movs	r1, #18
 800e304:	f7ff ff78 	bl	800e1f8 <std>
 800e308:	2301      	movs	r3, #1
 800e30a:	61a3      	str	r3, [r4, #24]
 800e30c:	e7d2      	b.n	800e2b4 <__sinit+0xc>
 800e30e:	bf00      	nop
 800e310:	080121b4 	.word	0x080121b4
 800e314:	0800e241 	.word	0x0800e241

0800e318 <__sfp>:
 800e318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e31a:	4607      	mov	r7, r0
 800e31c:	f7ff ffac 	bl	800e278 <__sfp_lock_acquire>
 800e320:	4b1e      	ldr	r3, [pc, #120]	; (800e39c <__sfp+0x84>)
 800e322:	681e      	ldr	r6, [r3, #0]
 800e324:	69b3      	ldr	r3, [r6, #24]
 800e326:	b913      	cbnz	r3, 800e32e <__sfp+0x16>
 800e328:	4630      	mov	r0, r6
 800e32a:	f7ff ffbd 	bl	800e2a8 <__sinit>
 800e32e:	3648      	adds	r6, #72	; 0x48
 800e330:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e334:	3b01      	subs	r3, #1
 800e336:	d503      	bpl.n	800e340 <__sfp+0x28>
 800e338:	6833      	ldr	r3, [r6, #0]
 800e33a:	b30b      	cbz	r3, 800e380 <__sfp+0x68>
 800e33c:	6836      	ldr	r6, [r6, #0]
 800e33e:	e7f7      	b.n	800e330 <__sfp+0x18>
 800e340:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e344:	b9d5      	cbnz	r5, 800e37c <__sfp+0x64>
 800e346:	4b16      	ldr	r3, [pc, #88]	; (800e3a0 <__sfp+0x88>)
 800e348:	60e3      	str	r3, [r4, #12]
 800e34a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e34e:	6665      	str	r5, [r4, #100]	; 0x64
 800e350:	f000 f86c 	bl	800e42c <__retarget_lock_init_recursive>
 800e354:	f7ff ff96 	bl	800e284 <__sfp_lock_release>
 800e358:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e35c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e360:	6025      	str	r5, [r4, #0]
 800e362:	61a5      	str	r5, [r4, #24]
 800e364:	2208      	movs	r2, #8
 800e366:	4629      	mov	r1, r5
 800e368:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e36c:	f000 f880 	bl	800e470 <memset>
 800e370:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e374:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e378:	4620      	mov	r0, r4
 800e37a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e37c:	3468      	adds	r4, #104	; 0x68
 800e37e:	e7d9      	b.n	800e334 <__sfp+0x1c>
 800e380:	2104      	movs	r1, #4
 800e382:	4638      	mov	r0, r7
 800e384:	f7ff ff62 	bl	800e24c <__sfmoreglue>
 800e388:	4604      	mov	r4, r0
 800e38a:	6030      	str	r0, [r6, #0]
 800e38c:	2800      	cmp	r0, #0
 800e38e:	d1d5      	bne.n	800e33c <__sfp+0x24>
 800e390:	f7ff ff78 	bl	800e284 <__sfp_lock_release>
 800e394:	230c      	movs	r3, #12
 800e396:	603b      	str	r3, [r7, #0]
 800e398:	e7ee      	b.n	800e378 <__sfp+0x60>
 800e39a:	bf00      	nop
 800e39c:	080121b4 	.word	0x080121b4
 800e3a0:	ffff0001 	.word	0xffff0001

0800e3a4 <_fwalk_reent>:
 800e3a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3a8:	4606      	mov	r6, r0
 800e3aa:	4688      	mov	r8, r1
 800e3ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e3b0:	2700      	movs	r7, #0
 800e3b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e3b6:	f1b9 0901 	subs.w	r9, r9, #1
 800e3ba:	d505      	bpl.n	800e3c8 <_fwalk_reent+0x24>
 800e3bc:	6824      	ldr	r4, [r4, #0]
 800e3be:	2c00      	cmp	r4, #0
 800e3c0:	d1f7      	bne.n	800e3b2 <_fwalk_reent+0xe>
 800e3c2:	4638      	mov	r0, r7
 800e3c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3c8:	89ab      	ldrh	r3, [r5, #12]
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d907      	bls.n	800e3de <_fwalk_reent+0x3a>
 800e3ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	d003      	beq.n	800e3de <_fwalk_reent+0x3a>
 800e3d6:	4629      	mov	r1, r5
 800e3d8:	4630      	mov	r0, r6
 800e3da:	47c0      	blx	r8
 800e3dc:	4307      	orrs	r7, r0
 800e3de:	3568      	adds	r5, #104	; 0x68
 800e3e0:	e7e9      	b.n	800e3b6 <_fwalk_reent+0x12>
	...

0800e3e4 <__libc_init_array>:
 800e3e4:	b570      	push	{r4, r5, r6, lr}
 800e3e6:	4d0d      	ldr	r5, [pc, #52]	; (800e41c <__libc_init_array+0x38>)
 800e3e8:	4c0d      	ldr	r4, [pc, #52]	; (800e420 <__libc_init_array+0x3c>)
 800e3ea:	1b64      	subs	r4, r4, r5
 800e3ec:	10a4      	asrs	r4, r4, #2
 800e3ee:	2600      	movs	r6, #0
 800e3f0:	42a6      	cmp	r6, r4
 800e3f2:	d109      	bne.n	800e408 <__libc_init_array+0x24>
 800e3f4:	4d0b      	ldr	r5, [pc, #44]	; (800e424 <__libc_init_array+0x40>)
 800e3f6:	4c0c      	ldr	r4, [pc, #48]	; (800e428 <__libc_init_array+0x44>)
 800e3f8:	f003 fcf0 	bl	8011ddc <_init>
 800e3fc:	1b64      	subs	r4, r4, r5
 800e3fe:	10a4      	asrs	r4, r4, #2
 800e400:	2600      	movs	r6, #0
 800e402:	42a6      	cmp	r6, r4
 800e404:	d105      	bne.n	800e412 <__libc_init_array+0x2e>
 800e406:	bd70      	pop	{r4, r5, r6, pc}
 800e408:	f855 3b04 	ldr.w	r3, [r5], #4
 800e40c:	4798      	blx	r3
 800e40e:	3601      	adds	r6, #1
 800e410:	e7ee      	b.n	800e3f0 <__libc_init_array+0xc>
 800e412:	f855 3b04 	ldr.w	r3, [r5], #4
 800e416:	4798      	blx	r3
 800e418:	3601      	adds	r6, #1
 800e41a:	e7f2      	b.n	800e402 <__libc_init_array+0x1e>
 800e41c:	080124a8 	.word	0x080124a8
 800e420:	080124a8 	.word	0x080124a8
 800e424:	080124a8 	.word	0x080124a8
 800e428:	080124ac 	.word	0x080124ac

0800e42c <__retarget_lock_init_recursive>:
 800e42c:	4770      	bx	lr

0800e42e <__retarget_lock_acquire_recursive>:
 800e42e:	4770      	bx	lr

0800e430 <__retarget_lock_release_recursive>:
 800e430:	4770      	bx	lr
	...

0800e434 <malloc>:
 800e434:	4b02      	ldr	r3, [pc, #8]	; (800e440 <malloc+0xc>)
 800e436:	4601      	mov	r1, r0
 800e438:	6818      	ldr	r0, [r3, #0]
 800e43a:	f000 b88d 	b.w	800e558 <_malloc_r>
 800e43e:	bf00      	nop
 800e440:	20000184 	.word	0x20000184

0800e444 <free>:
 800e444:	4b02      	ldr	r3, [pc, #8]	; (800e450 <free+0xc>)
 800e446:	4601      	mov	r1, r0
 800e448:	6818      	ldr	r0, [r3, #0]
 800e44a:	f000 b819 	b.w	800e480 <_free_r>
 800e44e:	bf00      	nop
 800e450:	20000184 	.word	0x20000184

0800e454 <memcpy>:
 800e454:	440a      	add	r2, r1
 800e456:	4291      	cmp	r1, r2
 800e458:	f100 33ff 	add.w	r3, r0, #4294967295
 800e45c:	d100      	bne.n	800e460 <memcpy+0xc>
 800e45e:	4770      	bx	lr
 800e460:	b510      	push	{r4, lr}
 800e462:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e466:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e46a:	4291      	cmp	r1, r2
 800e46c:	d1f9      	bne.n	800e462 <memcpy+0xe>
 800e46e:	bd10      	pop	{r4, pc}

0800e470 <memset>:
 800e470:	4402      	add	r2, r0
 800e472:	4603      	mov	r3, r0
 800e474:	4293      	cmp	r3, r2
 800e476:	d100      	bne.n	800e47a <memset+0xa>
 800e478:	4770      	bx	lr
 800e47a:	f803 1b01 	strb.w	r1, [r3], #1
 800e47e:	e7f9      	b.n	800e474 <memset+0x4>

0800e480 <_free_r>:
 800e480:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e482:	2900      	cmp	r1, #0
 800e484:	d044      	beq.n	800e510 <_free_r+0x90>
 800e486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e48a:	9001      	str	r0, [sp, #4]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	f1a1 0404 	sub.w	r4, r1, #4
 800e492:	bfb8      	it	lt
 800e494:	18e4      	addlt	r4, r4, r3
 800e496:	f001 fca9 	bl	800fdec <__malloc_lock>
 800e49a:	4a1e      	ldr	r2, [pc, #120]	; (800e514 <_free_r+0x94>)
 800e49c:	9801      	ldr	r0, [sp, #4]
 800e49e:	6813      	ldr	r3, [r2, #0]
 800e4a0:	b933      	cbnz	r3, 800e4b0 <_free_r+0x30>
 800e4a2:	6063      	str	r3, [r4, #4]
 800e4a4:	6014      	str	r4, [r2, #0]
 800e4a6:	b003      	add	sp, #12
 800e4a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e4ac:	f001 bca4 	b.w	800fdf8 <__malloc_unlock>
 800e4b0:	42a3      	cmp	r3, r4
 800e4b2:	d908      	bls.n	800e4c6 <_free_r+0x46>
 800e4b4:	6825      	ldr	r5, [r4, #0]
 800e4b6:	1961      	adds	r1, r4, r5
 800e4b8:	428b      	cmp	r3, r1
 800e4ba:	bf01      	itttt	eq
 800e4bc:	6819      	ldreq	r1, [r3, #0]
 800e4be:	685b      	ldreq	r3, [r3, #4]
 800e4c0:	1949      	addeq	r1, r1, r5
 800e4c2:	6021      	streq	r1, [r4, #0]
 800e4c4:	e7ed      	b.n	800e4a2 <_free_r+0x22>
 800e4c6:	461a      	mov	r2, r3
 800e4c8:	685b      	ldr	r3, [r3, #4]
 800e4ca:	b10b      	cbz	r3, 800e4d0 <_free_r+0x50>
 800e4cc:	42a3      	cmp	r3, r4
 800e4ce:	d9fa      	bls.n	800e4c6 <_free_r+0x46>
 800e4d0:	6811      	ldr	r1, [r2, #0]
 800e4d2:	1855      	adds	r5, r2, r1
 800e4d4:	42a5      	cmp	r5, r4
 800e4d6:	d10b      	bne.n	800e4f0 <_free_r+0x70>
 800e4d8:	6824      	ldr	r4, [r4, #0]
 800e4da:	4421      	add	r1, r4
 800e4dc:	1854      	adds	r4, r2, r1
 800e4de:	42a3      	cmp	r3, r4
 800e4e0:	6011      	str	r1, [r2, #0]
 800e4e2:	d1e0      	bne.n	800e4a6 <_free_r+0x26>
 800e4e4:	681c      	ldr	r4, [r3, #0]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	6053      	str	r3, [r2, #4]
 800e4ea:	4421      	add	r1, r4
 800e4ec:	6011      	str	r1, [r2, #0]
 800e4ee:	e7da      	b.n	800e4a6 <_free_r+0x26>
 800e4f0:	d902      	bls.n	800e4f8 <_free_r+0x78>
 800e4f2:	230c      	movs	r3, #12
 800e4f4:	6003      	str	r3, [r0, #0]
 800e4f6:	e7d6      	b.n	800e4a6 <_free_r+0x26>
 800e4f8:	6825      	ldr	r5, [r4, #0]
 800e4fa:	1961      	adds	r1, r4, r5
 800e4fc:	428b      	cmp	r3, r1
 800e4fe:	bf04      	itt	eq
 800e500:	6819      	ldreq	r1, [r3, #0]
 800e502:	685b      	ldreq	r3, [r3, #4]
 800e504:	6063      	str	r3, [r4, #4]
 800e506:	bf04      	itt	eq
 800e508:	1949      	addeq	r1, r1, r5
 800e50a:	6021      	streq	r1, [r4, #0]
 800e50c:	6054      	str	r4, [r2, #4]
 800e50e:	e7ca      	b.n	800e4a6 <_free_r+0x26>
 800e510:	b003      	add	sp, #12
 800e512:	bd30      	pop	{r4, r5, pc}
 800e514:	20002cbc 	.word	0x20002cbc

0800e518 <sbrk_aligned>:
 800e518:	b570      	push	{r4, r5, r6, lr}
 800e51a:	4e0e      	ldr	r6, [pc, #56]	; (800e554 <sbrk_aligned+0x3c>)
 800e51c:	460c      	mov	r4, r1
 800e51e:	6831      	ldr	r1, [r6, #0]
 800e520:	4605      	mov	r5, r0
 800e522:	b911      	cbnz	r1, 800e52a <sbrk_aligned+0x12>
 800e524:	f000 f8fe 	bl	800e724 <_sbrk_r>
 800e528:	6030      	str	r0, [r6, #0]
 800e52a:	4621      	mov	r1, r4
 800e52c:	4628      	mov	r0, r5
 800e52e:	f000 f8f9 	bl	800e724 <_sbrk_r>
 800e532:	1c43      	adds	r3, r0, #1
 800e534:	d00a      	beq.n	800e54c <sbrk_aligned+0x34>
 800e536:	1cc4      	adds	r4, r0, #3
 800e538:	f024 0403 	bic.w	r4, r4, #3
 800e53c:	42a0      	cmp	r0, r4
 800e53e:	d007      	beq.n	800e550 <sbrk_aligned+0x38>
 800e540:	1a21      	subs	r1, r4, r0
 800e542:	4628      	mov	r0, r5
 800e544:	f000 f8ee 	bl	800e724 <_sbrk_r>
 800e548:	3001      	adds	r0, #1
 800e54a:	d101      	bne.n	800e550 <sbrk_aligned+0x38>
 800e54c:	f04f 34ff 	mov.w	r4, #4294967295
 800e550:	4620      	mov	r0, r4
 800e552:	bd70      	pop	{r4, r5, r6, pc}
 800e554:	20002cc0 	.word	0x20002cc0

0800e558 <_malloc_r>:
 800e558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e55c:	1ccd      	adds	r5, r1, #3
 800e55e:	f025 0503 	bic.w	r5, r5, #3
 800e562:	3508      	adds	r5, #8
 800e564:	2d0c      	cmp	r5, #12
 800e566:	bf38      	it	cc
 800e568:	250c      	movcc	r5, #12
 800e56a:	2d00      	cmp	r5, #0
 800e56c:	4607      	mov	r7, r0
 800e56e:	db01      	blt.n	800e574 <_malloc_r+0x1c>
 800e570:	42a9      	cmp	r1, r5
 800e572:	d905      	bls.n	800e580 <_malloc_r+0x28>
 800e574:	230c      	movs	r3, #12
 800e576:	603b      	str	r3, [r7, #0]
 800e578:	2600      	movs	r6, #0
 800e57a:	4630      	mov	r0, r6
 800e57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e580:	4e2e      	ldr	r6, [pc, #184]	; (800e63c <_malloc_r+0xe4>)
 800e582:	f001 fc33 	bl	800fdec <__malloc_lock>
 800e586:	6833      	ldr	r3, [r6, #0]
 800e588:	461c      	mov	r4, r3
 800e58a:	bb34      	cbnz	r4, 800e5da <_malloc_r+0x82>
 800e58c:	4629      	mov	r1, r5
 800e58e:	4638      	mov	r0, r7
 800e590:	f7ff ffc2 	bl	800e518 <sbrk_aligned>
 800e594:	1c43      	adds	r3, r0, #1
 800e596:	4604      	mov	r4, r0
 800e598:	d14d      	bne.n	800e636 <_malloc_r+0xde>
 800e59a:	6834      	ldr	r4, [r6, #0]
 800e59c:	4626      	mov	r6, r4
 800e59e:	2e00      	cmp	r6, #0
 800e5a0:	d140      	bne.n	800e624 <_malloc_r+0xcc>
 800e5a2:	6823      	ldr	r3, [r4, #0]
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4638      	mov	r0, r7
 800e5a8:	eb04 0803 	add.w	r8, r4, r3
 800e5ac:	f000 f8ba 	bl	800e724 <_sbrk_r>
 800e5b0:	4580      	cmp	r8, r0
 800e5b2:	d13a      	bne.n	800e62a <_malloc_r+0xd2>
 800e5b4:	6821      	ldr	r1, [r4, #0]
 800e5b6:	3503      	adds	r5, #3
 800e5b8:	1a6d      	subs	r5, r5, r1
 800e5ba:	f025 0503 	bic.w	r5, r5, #3
 800e5be:	3508      	adds	r5, #8
 800e5c0:	2d0c      	cmp	r5, #12
 800e5c2:	bf38      	it	cc
 800e5c4:	250c      	movcc	r5, #12
 800e5c6:	4629      	mov	r1, r5
 800e5c8:	4638      	mov	r0, r7
 800e5ca:	f7ff ffa5 	bl	800e518 <sbrk_aligned>
 800e5ce:	3001      	adds	r0, #1
 800e5d0:	d02b      	beq.n	800e62a <_malloc_r+0xd2>
 800e5d2:	6823      	ldr	r3, [r4, #0]
 800e5d4:	442b      	add	r3, r5
 800e5d6:	6023      	str	r3, [r4, #0]
 800e5d8:	e00e      	b.n	800e5f8 <_malloc_r+0xa0>
 800e5da:	6822      	ldr	r2, [r4, #0]
 800e5dc:	1b52      	subs	r2, r2, r5
 800e5de:	d41e      	bmi.n	800e61e <_malloc_r+0xc6>
 800e5e0:	2a0b      	cmp	r2, #11
 800e5e2:	d916      	bls.n	800e612 <_malloc_r+0xba>
 800e5e4:	1961      	adds	r1, r4, r5
 800e5e6:	42a3      	cmp	r3, r4
 800e5e8:	6025      	str	r5, [r4, #0]
 800e5ea:	bf18      	it	ne
 800e5ec:	6059      	strne	r1, [r3, #4]
 800e5ee:	6863      	ldr	r3, [r4, #4]
 800e5f0:	bf08      	it	eq
 800e5f2:	6031      	streq	r1, [r6, #0]
 800e5f4:	5162      	str	r2, [r4, r5]
 800e5f6:	604b      	str	r3, [r1, #4]
 800e5f8:	4638      	mov	r0, r7
 800e5fa:	f104 060b 	add.w	r6, r4, #11
 800e5fe:	f001 fbfb 	bl	800fdf8 <__malloc_unlock>
 800e602:	f026 0607 	bic.w	r6, r6, #7
 800e606:	1d23      	adds	r3, r4, #4
 800e608:	1af2      	subs	r2, r6, r3
 800e60a:	d0b6      	beq.n	800e57a <_malloc_r+0x22>
 800e60c:	1b9b      	subs	r3, r3, r6
 800e60e:	50a3      	str	r3, [r4, r2]
 800e610:	e7b3      	b.n	800e57a <_malloc_r+0x22>
 800e612:	6862      	ldr	r2, [r4, #4]
 800e614:	42a3      	cmp	r3, r4
 800e616:	bf0c      	ite	eq
 800e618:	6032      	streq	r2, [r6, #0]
 800e61a:	605a      	strne	r2, [r3, #4]
 800e61c:	e7ec      	b.n	800e5f8 <_malloc_r+0xa0>
 800e61e:	4623      	mov	r3, r4
 800e620:	6864      	ldr	r4, [r4, #4]
 800e622:	e7b2      	b.n	800e58a <_malloc_r+0x32>
 800e624:	4634      	mov	r4, r6
 800e626:	6876      	ldr	r6, [r6, #4]
 800e628:	e7b9      	b.n	800e59e <_malloc_r+0x46>
 800e62a:	230c      	movs	r3, #12
 800e62c:	603b      	str	r3, [r7, #0]
 800e62e:	4638      	mov	r0, r7
 800e630:	f001 fbe2 	bl	800fdf8 <__malloc_unlock>
 800e634:	e7a1      	b.n	800e57a <_malloc_r+0x22>
 800e636:	6025      	str	r5, [r4, #0]
 800e638:	e7de      	b.n	800e5f8 <_malloc_r+0xa0>
 800e63a:	bf00      	nop
 800e63c:	20002cbc 	.word	0x20002cbc

0800e640 <realloc>:
 800e640:	4b02      	ldr	r3, [pc, #8]	; (800e64c <realloc+0xc>)
 800e642:	460a      	mov	r2, r1
 800e644:	4601      	mov	r1, r0
 800e646:	6818      	ldr	r0, [r3, #0]
 800e648:	f002 b8b3 	b.w	80107b2 <_realloc_r>
 800e64c:	20000184 	.word	0x20000184

0800e650 <cleanup_glue>:
 800e650:	b538      	push	{r3, r4, r5, lr}
 800e652:	460c      	mov	r4, r1
 800e654:	6809      	ldr	r1, [r1, #0]
 800e656:	4605      	mov	r5, r0
 800e658:	b109      	cbz	r1, 800e65e <cleanup_glue+0xe>
 800e65a:	f7ff fff9 	bl	800e650 <cleanup_glue>
 800e65e:	4621      	mov	r1, r4
 800e660:	4628      	mov	r0, r5
 800e662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e666:	f7ff bf0b 	b.w	800e480 <_free_r>
	...

0800e66c <_reclaim_reent>:
 800e66c:	4b2c      	ldr	r3, [pc, #176]	; (800e720 <_reclaim_reent+0xb4>)
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	4283      	cmp	r3, r0
 800e672:	b570      	push	{r4, r5, r6, lr}
 800e674:	4604      	mov	r4, r0
 800e676:	d051      	beq.n	800e71c <_reclaim_reent+0xb0>
 800e678:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e67a:	b143      	cbz	r3, 800e68e <_reclaim_reent+0x22>
 800e67c:	68db      	ldr	r3, [r3, #12]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d14a      	bne.n	800e718 <_reclaim_reent+0xac>
 800e682:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e684:	6819      	ldr	r1, [r3, #0]
 800e686:	b111      	cbz	r1, 800e68e <_reclaim_reent+0x22>
 800e688:	4620      	mov	r0, r4
 800e68a:	f7ff fef9 	bl	800e480 <_free_r>
 800e68e:	6961      	ldr	r1, [r4, #20]
 800e690:	b111      	cbz	r1, 800e698 <_reclaim_reent+0x2c>
 800e692:	4620      	mov	r0, r4
 800e694:	f7ff fef4 	bl	800e480 <_free_r>
 800e698:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e69a:	b111      	cbz	r1, 800e6a2 <_reclaim_reent+0x36>
 800e69c:	4620      	mov	r0, r4
 800e69e:	f7ff feef 	bl	800e480 <_free_r>
 800e6a2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e6a4:	b111      	cbz	r1, 800e6ac <_reclaim_reent+0x40>
 800e6a6:	4620      	mov	r0, r4
 800e6a8:	f7ff feea 	bl	800e480 <_free_r>
 800e6ac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e6ae:	b111      	cbz	r1, 800e6b6 <_reclaim_reent+0x4a>
 800e6b0:	4620      	mov	r0, r4
 800e6b2:	f7ff fee5 	bl	800e480 <_free_r>
 800e6b6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e6b8:	b111      	cbz	r1, 800e6c0 <_reclaim_reent+0x54>
 800e6ba:	4620      	mov	r0, r4
 800e6bc:	f7ff fee0 	bl	800e480 <_free_r>
 800e6c0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e6c2:	b111      	cbz	r1, 800e6ca <_reclaim_reent+0x5e>
 800e6c4:	4620      	mov	r0, r4
 800e6c6:	f7ff fedb 	bl	800e480 <_free_r>
 800e6ca:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e6cc:	b111      	cbz	r1, 800e6d4 <_reclaim_reent+0x68>
 800e6ce:	4620      	mov	r0, r4
 800e6d0:	f7ff fed6 	bl	800e480 <_free_r>
 800e6d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6d6:	b111      	cbz	r1, 800e6de <_reclaim_reent+0x72>
 800e6d8:	4620      	mov	r0, r4
 800e6da:	f7ff fed1 	bl	800e480 <_free_r>
 800e6de:	69a3      	ldr	r3, [r4, #24]
 800e6e0:	b1e3      	cbz	r3, 800e71c <_reclaim_reent+0xb0>
 800e6e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e6e4:	4620      	mov	r0, r4
 800e6e6:	4798      	blx	r3
 800e6e8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e6ea:	b1b9      	cbz	r1, 800e71c <_reclaim_reent+0xb0>
 800e6ec:	4620      	mov	r0, r4
 800e6ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e6f2:	f7ff bfad 	b.w	800e650 <cleanup_glue>
 800e6f6:	5949      	ldr	r1, [r1, r5]
 800e6f8:	b941      	cbnz	r1, 800e70c <_reclaim_reent+0xa0>
 800e6fa:	3504      	adds	r5, #4
 800e6fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e6fe:	2d80      	cmp	r5, #128	; 0x80
 800e700:	68d9      	ldr	r1, [r3, #12]
 800e702:	d1f8      	bne.n	800e6f6 <_reclaim_reent+0x8a>
 800e704:	4620      	mov	r0, r4
 800e706:	f7ff febb 	bl	800e480 <_free_r>
 800e70a:	e7ba      	b.n	800e682 <_reclaim_reent+0x16>
 800e70c:	680e      	ldr	r6, [r1, #0]
 800e70e:	4620      	mov	r0, r4
 800e710:	f7ff feb6 	bl	800e480 <_free_r>
 800e714:	4631      	mov	r1, r6
 800e716:	e7ef      	b.n	800e6f8 <_reclaim_reent+0x8c>
 800e718:	2500      	movs	r5, #0
 800e71a:	e7ef      	b.n	800e6fc <_reclaim_reent+0x90>
 800e71c:	bd70      	pop	{r4, r5, r6, pc}
 800e71e:	bf00      	nop
 800e720:	20000184 	.word	0x20000184

0800e724 <_sbrk_r>:
 800e724:	b538      	push	{r3, r4, r5, lr}
 800e726:	4d06      	ldr	r5, [pc, #24]	; (800e740 <_sbrk_r+0x1c>)
 800e728:	2300      	movs	r3, #0
 800e72a:	4604      	mov	r4, r0
 800e72c:	4608      	mov	r0, r1
 800e72e:	602b      	str	r3, [r5, #0]
 800e730:	f7f6 fe6e 	bl	8005410 <_sbrk>
 800e734:	1c43      	adds	r3, r0, #1
 800e736:	d102      	bne.n	800e73e <_sbrk_r+0x1a>
 800e738:	682b      	ldr	r3, [r5, #0]
 800e73a:	b103      	cbz	r3, 800e73e <_sbrk_r+0x1a>
 800e73c:	6023      	str	r3, [r4, #0]
 800e73e:	bd38      	pop	{r3, r4, r5, pc}
 800e740:	20002cc4 	.word	0x20002cc4

0800e744 <siprintf>:
 800e744:	b40e      	push	{r1, r2, r3}
 800e746:	b500      	push	{lr}
 800e748:	b09c      	sub	sp, #112	; 0x70
 800e74a:	ab1d      	add	r3, sp, #116	; 0x74
 800e74c:	9002      	str	r0, [sp, #8]
 800e74e:	9006      	str	r0, [sp, #24]
 800e750:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e754:	4809      	ldr	r0, [pc, #36]	; (800e77c <siprintf+0x38>)
 800e756:	9107      	str	r1, [sp, #28]
 800e758:	9104      	str	r1, [sp, #16]
 800e75a:	4909      	ldr	r1, [pc, #36]	; (800e780 <siprintf+0x3c>)
 800e75c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e760:	9105      	str	r1, [sp, #20]
 800e762:	6800      	ldr	r0, [r0, #0]
 800e764:	9301      	str	r3, [sp, #4]
 800e766:	a902      	add	r1, sp, #8
 800e768:	f002 f8ae 	bl	80108c8 <_svfiprintf_r>
 800e76c:	9b02      	ldr	r3, [sp, #8]
 800e76e:	2200      	movs	r2, #0
 800e770:	701a      	strb	r2, [r3, #0]
 800e772:	b01c      	add	sp, #112	; 0x70
 800e774:	f85d eb04 	ldr.w	lr, [sp], #4
 800e778:	b003      	add	sp, #12
 800e77a:	4770      	bx	lr
 800e77c:	20000184 	.word	0x20000184
 800e780:	ffff0208 	.word	0xffff0208

0800e784 <siscanf>:
 800e784:	b40e      	push	{r1, r2, r3}
 800e786:	b510      	push	{r4, lr}
 800e788:	b09f      	sub	sp, #124	; 0x7c
 800e78a:	ac21      	add	r4, sp, #132	; 0x84
 800e78c:	f44f 7101 	mov.w	r1, #516	; 0x204
 800e790:	f854 2b04 	ldr.w	r2, [r4], #4
 800e794:	9201      	str	r2, [sp, #4]
 800e796:	f8ad 101c 	strh.w	r1, [sp, #28]
 800e79a:	9004      	str	r0, [sp, #16]
 800e79c:	9008      	str	r0, [sp, #32]
 800e79e:	f7f1 fd29 	bl	80001f4 <strlen>
 800e7a2:	4b0c      	ldr	r3, [pc, #48]	; (800e7d4 <siscanf+0x50>)
 800e7a4:	9005      	str	r0, [sp, #20]
 800e7a6:	9009      	str	r0, [sp, #36]	; 0x24
 800e7a8:	930d      	str	r3, [sp, #52]	; 0x34
 800e7aa:	480b      	ldr	r0, [pc, #44]	; (800e7d8 <siscanf+0x54>)
 800e7ac:	9a01      	ldr	r2, [sp, #4]
 800e7ae:	6800      	ldr	r0, [r0, #0]
 800e7b0:	9403      	str	r4, [sp, #12]
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	9311      	str	r3, [sp, #68]	; 0x44
 800e7b6:	9316      	str	r3, [sp, #88]	; 0x58
 800e7b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e7bc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800e7c0:	a904      	add	r1, sp, #16
 800e7c2:	4623      	mov	r3, r4
 800e7c4:	f002 f9da 	bl	8010b7c <__ssvfiscanf_r>
 800e7c8:	b01f      	add	sp, #124	; 0x7c
 800e7ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7ce:	b003      	add	sp, #12
 800e7d0:	4770      	bx	lr
 800e7d2:	bf00      	nop
 800e7d4:	0800e7ff 	.word	0x0800e7ff
 800e7d8:	20000184 	.word	0x20000184

0800e7dc <__sread>:
 800e7dc:	b510      	push	{r4, lr}
 800e7de:	460c      	mov	r4, r1
 800e7e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7e4:	f002 fe28 	bl	8011438 <_read_r>
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	bfab      	itete	ge
 800e7ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e7ee:	89a3      	ldrhlt	r3, [r4, #12]
 800e7f0:	181b      	addge	r3, r3, r0
 800e7f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e7f6:	bfac      	ite	ge
 800e7f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800e7fa:	81a3      	strhlt	r3, [r4, #12]
 800e7fc:	bd10      	pop	{r4, pc}

0800e7fe <__seofread>:
 800e7fe:	2000      	movs	r0, #0
 800e800:	4770      	bx	lr

0800e802 <__swrite>:
 800e802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e806:	461f      	mov	r7, r3
 800e808:	898b      	ldrh	r3, [r1, #12]
 800e80a:	05db      	lsls	r3, r3, #23
 800e80c:	4605      	mov	r5, r0
 800e80e:	460c      	mov	r4, r1
 800e810:	4616      	mov	r6, r2
 800e812:	d505      	bpl.n	800e820 <__swrite+0x1e>
 800e814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e818:	2302      	movs	r3, #2
 800e81a:	2200      	movs	r2, #0
 800e81c:	f001 fac2 	bl	800fda4 <_lseek_r>
 800e820:	89a3      	ldrh	r3, [r4, #12]
 800e822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e826:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e82a:	81a3      	strh	r3, [r4, #12]
 800e82c:	4632      	mov	r2, r6
 800e82e:	463b      	mov	r3, r7
 800e830:	4628      	mov	r0, r5
 800e832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e836:	f000 be61 	b.w	800f4fc <_write_r>

0800e83a <__sseek>:
 800e83a:	b510      	push	{r4, lr}
 800e83c:	460c      	mov	r4, r1
 800e83e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e842:	f001 faaf 	bl	800fda4 <_lseek_r>
 800e846:	1c43      	adds	r3, r0, #1
 800e848:	89a3      	ldrh	r3, [r4, #12]
 800e84a:	bf15      	itete	ne
 800e84c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e84e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e852:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e856:	81a3      	strheq	r3, [r4, #12]
 800e858:	bf18      	it	ne
 800e85a:	81a3      	strhne	r3, [r4, #12]
 800e85c:	bd10      	pop	{r4, pc}

0800e85e <__sclose>:
 800e85e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e862:	f000 be5d 	b.w	800f520 <_close_r>

0800e866 <strcpy>:
 800e866:	4603      	mov	r3, r0
 800e868:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e86c:	f803 2b01 	strb.w	r2, [r3], #1
 800e870:	2a00      	cmp	r2, #0
 800e872:	d1f9      	bne.n	800e868 <strcpy+0x2>
 800e874:	4770      	bx	lr

0800e876 <strncmp>:
 800e876:	b510      	push	{r4, lr}
 800e878:	b17a      	cbz	r2, 800e89a <strncmp+0x24>
 800e87a:	4603      	mov	r3, r0
 800e87c:	3901      	subs	r1, #1
 800e87e:	1884      	adds	r4, r0, r2
 800e880:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e884:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e888:	4290      	cmp	r0, r2
 800e88a:	d101      	bne.n	800e890 <strncmp+0x1a>
 800e88c:	42a3      	cmp	r3, r4
 800e88e:	d101      	bne.n	800e894 <strncmp+0x1e>
 800e890:	1a80      	subs	r0, r0, r2
 800e892:	bd10      	pop	{r4, pc}
 800e894:	2800      	cmp	r0, #0
 800e896:	d1f3      	bne.n	800e880 <strncmp+0xa>
 800e898:	e7fa      	b.n	800e890 <strncmp+0x1a>
 800e89a:	4610      	mov	r0, r2
 800e89c:	e7f9      	b.n	800e892 <strncmp+0x1c>

0800e89e <sulp>:
 800e89e:	b570      	push	{r4, r5, r6, lr}
 800e8a0:	4604      	mov	r4, r0
 800e8a2:	460d      	mov	r5, r1
 800e8a4:	ec45 4b10 	vmov	d0, r4, r5
 800e8a8:	4616      	mov	r6, r2
 800e8aa:	f001 fe1d 	bl	80104e8 <__ulp>
 800e8ae:	ec51 0b10 	vmov	r0, r1, d0
 800e8b2:	b17e      	cbz	r6, 800e8d4 <sulp+0x36>
 800e8b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e8b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	dd09      	ble.n	800e8d4 <sulp+0x36>
 800e8c0:	051b      	lsls	r3, r3, #20
 800e8c2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e8c6:	2400      	movs	r4, #0
 800e8c8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e8cc:	4622      	mov	r2, r4
 800e8ce:	462b      	mov	r3, r5
 800e8d0:	f7f1 feaa 	bl	8000628 <__aeabi_dmul>
 800e8d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e8d8 <_strtod_l>:
 800e8d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8dc:	ed2d 8b02 	vpush	{d8}
 800e8e0:	b09d      	sub	sp, #116	; 0x74
 800e8e2:	461f      	mov	r7, r3
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	9318      	str	r3, [sp, #96]	; 0x60
 800e8e8:	4ba2      	ldr	r3, [pc, #648]	; (800eb74 <_strtod_l+0x29c>)
 800e8ea:	9213      	str	r2, [sp, #76]	; 0x4c
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	9305      	str	r3, [sp, #20]
 800e8f0:	4604      	mov	r4, r0
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	4688      	mov	r8, r1
 800e8f6:	f7f1 fc7d 	bl	80001f4 <strlen>
 800e8fa:	f04f 0a00 	mov.w	sl, #0
 800e8fe:	4605      	mov	r5, r0
 800e900:	f04f 0b00 	mov.w	fp, #0
 800e904:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e908:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e90a:	781a      	ldrb	r2, [r3, #0]
 800e90c:	2a2b      	cmp	r2, #43	; 0x2b
 800e90e:	d04e      	beq.n	800e9ae <_strtod_l+0xd6>
 800e910:	d83b      	bhi.n	800e98a <_strtod_l+0xb2>
 800e912:	2a0d      	cmp	r2, #13
 800e914:	d834      	bhi.n	800e980 <_strtod_l+0xa8>
 800e916:	2a08      	cmp	r2, #8
 800e918:	d834      	bhi.n	800e984 <_strtod_l+0xac>
 800e91a:	2a00      	cmp	r2, #0
 800e91c:	d03e      	beq.n	800e99c <_strtod_l+0xc4>
 800e91e:	2300      	movs	r3, #0
 800e920:	930a      	str	r3, [sp, #40]	; 0x28
 800e922:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e924:	7833      	ldrb	r3, [r6, #0]
 800e926:	2b30      	cmp	r3, #48	; 0x30
 800e928:	f040 80b0 	bne.w	800ea8c <_strtod_l+0x1b4>
 800e92c:	7873      	ldrb	r3, [r6, #1]
 800e92e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e932:	2b58      	cmp	r3, #88	; 0x58
 800e934:	d168      	bne.n	800ea08 <_strtod_l+0x130>
 800e936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e938:	9301      	str	r3, [sp, #4]
 800e93a:	ab18      	add	r3, sp, #96	; 0x60
 800e93c:	9702      	str	r7, [sp, #8]
 800e93e:	9300      	str	r3, [sp, #0]
 800e940:	4a8d      	ldr	r2, [pc, #564]	; (800eb78 <_strtod_l+0x2a0>)
 800e942:	ab19      	add	r3, sp, #100	; 0x64
 800e944:	a917      	add	r1, sp, #92	; 0x5c
 800e946:	4620      	mov	r0, r4
 800e948:	f000 ff24 	bl	800f794 <__gethex>
 800e94c:	f010 0707 	ands.w	r7, r0, #7
 800e950:	4605      	mov	r5, r0
 800e952:	d005      	beq.n	800e960 <_strtod_l+0x88>
 800e954:	2f06      	cmp	r7, #6
 800e956:	d12c      	bne.n	800e9b2 <_strtod_l+0xda>
 800e958:	3601      	adds	r6, #1
 800e95a:	2300      	movs	r3, #0
 800e95c:	9617      	str	r6, [sp, #92]	; 0x5c
 800e95e:	930a      	str	r3, [sp, #40]	; 0x28
 800e960:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e962:	2b00      	cmp	r3, #0
 800e964:	f040 8590 	bne.w	800f488 <_strtod_l+0xbb0>
 800e968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e96a:	b1eb      	cbz	r3, 800e9a8 <_strtod_l+0xd0>
 800e96c:	4652      	mov	r2, sl
 800e96e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e972:	ec43 2b10 	vmov	d0, r2, r3
 800e976:	b01d      	add	sp, #116	; 0x74
 800e978:	ecbd 8b02 	vpop	{d8}
 800e97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e980:	2a20      	cmp	r2, #32
 800e982:	d1cc      	bne.n	800e91e <_strtod_l+0x46>
 800e984:	3301      	adds	r3, #1
 800e986:	9317      	str	r3, [sp, #92]	; 0x5c
 800e988:	e7be      	b.n	800e908 <_strtod_l+0x30>
 800e98a:	2a2d      	cmp	r2, #45	; 0x2d
 800e98c:	d1c7      	bne.n	800e91e <_strtod_l+0x46>
 800e98e:	2201      	movs	r2, #1
 800e990:	920a      	str	r2, [sp, #40]	; 0x28
 800e992:	1c5a      	adds	r2, r3, #1
 800e994:	9217      	str	r2, [sp, #92]	; 0x5c
 800e996:	785b      	ldrb	r3, [r3, #1]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d1c2      	bne.n	800e922 <_strtod_l+0x4a>
 800e99c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e99e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	f040 856e 	bne.w	800f484 <_strtod_l+0xbac>
 800e9a8:	4652      	mov	r2, sl
 800e9aa:	465b      	mov	r3, fp
 800e9ac:	e7e1      	b.n	800e972 <_strtod_l+0x9a>
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	e7ee      	b.n	800e990 <_strtod_l+0xb8>
 800e9b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e9b4:	b13a      	cbz	r2, 800e9c6 <_strtod_l+0xee>
 800e9b6:	2135      	movs	r1, #53	; 0x35
 800e9b8:	a81a      	add	r0, sp, #104	; 0x68
 800e9ba:	f001 fea0 	bl	80106fe <__copybits>
 800e9be:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e9c0:	4620      	mov	r0, r4
 800e9c2:	f001 fa5f 	bl	800fe84 <_Bfree>
 800e9c6:	3f01      	subs	r7, #1
 800e9c8:	2f04      	cmp	r7, #4
 800e9ca:	d806      	bhi.n	800e9da <_strtod_l+0x102>
 800e9cc:	e8df f007 	tbb	[pc, r7]
 800e9d0:	1714030a 	.word	0x1714030a
 800e9d4:	0a          	.byte	0x0a
 800e9d5:	00          	.byte	0x00
 800e9d6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e9da:	0728      	lsls	r0, r5, #28
 800e9dc:	d5c0      	bpl.n	800e960 <_strtod_l+0x88>
 800e9de:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e9e2:	e7bd      	b.n	800e960 <_strtod_l+0x88>
 800e9e4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e9e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e9ea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e9ee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e9f2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e9f6:	e7f0      	b.n	800e9da <_strtod_l+0x102>
 800e9f8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800eb7c <_strtod_l+0x2a4>
 800e9fc:	e7ed      	b.n	800e9da <_strtod_l+0x102>
 800e9fe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ea02:	f04f 3aff 	mov.w	sl, #4294967295
 800ea06:	e7e8      	b.n	800e9da <_strtod_l+0x102>
 800ea08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea0a:	1c5a      	adds	r2, r3, #1
 800ea0c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ea0e:	785b      	ldrb	r3, [r3, #1]
 800ea10:	2b30      	cmp	r3, #48	; 0x30
 800ea12:	d0f9      	beq.n	800ea08 <_strtod_l+0x130>
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d0a3      	beq.n	800e960 <_strtod_l+0x88>
 800ea18:	2301      	movs	r3, #1
 800ea1a:	f04f 0900 	mov.w	r9, #0
 800ea1e:	9304      	str	r3, [sp, #16]
 800ea20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea22:	9308      	str	r3, [sp, #32]
 800ea24:	f8cd 901c 	str.w	r9, [sp, #28]
 800ea28:	464f      	mov	r7, r9
 800ea2a:	220a      	movs	r2, #10
 800ea2c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ea2e:	7806      	ldrb	r6, [r0, #0]
 800ea30:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ea34:	b2d9      	uxtb	r1, r3
 800ea36:	2909      	cmp	r1, #9
 800ea38:	d92a      	bls.n	800ea90 <_strtod_l+0x1b8>
 800ea3a:	9905      	ldr	r1, [sp, #20]
 800ea3c:	462a      	mov	r2, r5
 800ea3e:	f7ff ff1a 	bl	800e876 <strncmp>
 800ea42:	b398      	cbz	r0, 800eaac <_strtod_l+0x1d4>
 800ea44:	2000      	movs	r0, #0
 800ea46:	4632      	mov	r2, r6
 800ea48:	463d      	mov	r5, r7
 800ea4a:	9005      	str	r0, [sp, #20]
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	2a65      	cmp	r2, #101	; 0x65
 800ea50:	d001      	beq.n	800ea56 <_strtod_l+0x17e>
 800ea52:	2a45      	cmp	r2, #69	; 0x45
 800ea54:	d118      	bne.n	800ea88 <_strtod_l+0x1b0>
 800ea56:	b91d      	cbnz	r5, 800ea60 <_strtod_l+0x188>
 800ea58:	9a04      	ldr	r2, [sp, #16]
 800ea5a:	4302      	orrs	r2, r0
 800ea5c:	d09e      	beq.n	800e99c <_strtod_l+0xc4>
 800ea5e:	2500      	movs	r5, #0
 800ea60:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800ea64:	f108 0201 	add.w	r2, r8, #1
 800ea68:	9217      	str	r2, [sp, #92]	; 0x5c
 800ea6a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ea6e:	2a2b      	cmp	r2, #43	; 0x2b
 800ea70:	d075      	beq.n	800eb5e <_strtod_l+0x286>
 800ea72:	2a2d      	cmp	r2, #45	; 0x2d
 800ea74:	d07b      	beq.n	800eb6e <_strtod_l+0x296>
 800ea76:	f04f 0c00 	mov.w	ip, #0
 800ea7a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ea7e:	2909      	cmp	r1, #9
 800ea80:	f240 8082 	bls.w	800eb88 <_strtod_l+0x2b0>
 800ea84:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ea88:	2600      	movs	r6, #0
 800ea8a:	e09d      	b.n	800ebc8 <_strtod_l+0x2f0>
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	e7c4      	b.n	800ea1a <_strtod_l+0x142>
 800ea90:	2f08      	cmp	r7, #8
 800ea92:	bfd8      	it	le
 800ea94:	9907      	ldrle	r1, [sp, #28]
 800ea96:	f100 0001 	add.w	r0, r0, #1
 800ea9a:	bfda      	itte	le
 800ea9c:	fb02 3301 	mlale	r3, r2, r1, r3
 800eaa0:	9307      	strle	r3, [sp, #28]
 800eaa2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800eaa6:	3701      	adds	r7, #1
 800eaa8:	9017      	str	r0, [sp, #92]	; 0x5c
 800eaaa:	e7bf      	b.n	800ea2c <_strtod_l+0x154>
 800eaac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eaae:	195a      	adds	r2, r3, r5
 800eab0:	9217      	str	r2, [sp, #92]	; 0x5c
 800eab2:	5d5a      	ldrb	r2, [r3, r5]
 800eab4:	2f00      	cmp	r7, #0
 800eab6:	d037      	beq.n	800eb28 <_strtod_l+0x250>
 800eab8:	9005      	str	r0, [sp, #20]
 800eaba:	463d      	mov	r5, r7
 800eabc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800eac0:	2b09      	cmp	r3, #9
 800eac2:	d912      	bls.n	800eaea <_strtod_l+0x212>
 800eac4:	2301      	movs	r3, #1
 800eac6:	e7c2      	b.n	800ea4e <_strtod_l+0x176>
 800eac8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eaca:	1c5a      	adds	r2, r3, #1
 800eacc:	9217      	str	r2, [sp, #92]	; 0x5c
 800eace:	785a      	ldrb	r2, [r3, #1]
 800ead0:	3001      	adds	r0, #1
 800ead2:	2a30      	cmp	r2, #48	; 0x30
 800ead4:	d0f8      	beq.n	800eac8 <_strtod_l+0x1f0>
 800ead6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800eada:	2b08      	cmp	r3, #8
 800eadc:	f200 84d9 	bhi.w	800f492 <_strtod_l+0xbba>
 800eae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eae2:	9005      	str	r0, [sp, #20]
 800eae4:	2000      	movs	r0, #0
 800eae6:	9308      	str	r3, [sp, #32]
 800eae8:	4605      	mov	r5, r0
 800eaea:	3a30      	subs	r2, #48	; 0x30
 800eaec:	f100 0301 	add.w	r3, r0, #1
 800eaf0:	d014      	beq.n	800eb1c <_strtod_l+0x244>
 800eaf2:	9905      	ldr	r1, [sp, #20]
 800eaf4:	4419      	add	r1, r3
 800eaf6:	9105      	str	r1, [sp, #20]
 800eaf8:	462b      	mov	r3, r5
 800eafa:	eb00 0e05 	add.w	lr, r0, r5
 800eafe:	210a      	movs	r1, #10
 800eb00:	4573      	cmp	r3, lr
 800eb02:	d113      	bne.n	800eb2c <_strtod_l+0x254>
 800eb04:	182b      	adds	r3, r5, r0
 800eb06:	2b08      	cmp	r3, #8
 800eb08:	f105 0501 	add.w	r5, r5, #1
 800eb0c:	4405      	add	r5, r0
 800eb0e:	dc1c      	bgt.n	800eb4a <_strtod_l+0x272>
 800eb10:	9907      	ldr	r1, [sp, #28]
 800eb12:	230a      	movs	r3, #10
 800eb14:	fb03 2301 	mla	r3, r3, r1, r2
 800eb18:	9307      	str	r3, [sp, #28]
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eb1e:	1c51      	adds	r1, r2, #1
 800eb20:	9117      	str	r1, [sp, #92]	; 0x5c
 800eb22:	7852      	ldrb	r2, [r2, #1]
 800eb24:	4618      	mov	r0, r3
 800eb26:	e7c9      	b.n	800eabc <_strtod_l+0x1e4>
 800eb28:	4638      	mov	r0, r7
 800eb2a:	e7d2      	b.n	800ead2 <_strtod_l+0x1fa>
 800eb2c:	2b08      	cmp	r3, #8
 800eb2e:	dc04      	bgt.n	800eb3a <_strtod_l+0x262>
 800eb30:	9e07      	ldr	r6, [sp, #28]
 800eb32:	434e      	muls	r6, r1
 800eb34:	9607      	str	r6, [sp, #28]
 800eb36:	3301      	adds	r3, #1
 800eb38:	e7e2      	b.n	800eb00 <_strtod_l+0x228>
 800eb3a:	f103 0c01 	add.w	ip, r3, #1
 800eb3e:	f1bc 0f10 	cmp.w	ip, #16
 800eb42:	bfd8      	it	le
 800eb44:	fb01 f909 	mulle.w	r9, r1, r9
 800eb48:	e7f5      	b.n	800eb36 <_strtod_l+0x25e>
 800eb4a:	2d10      	cmp	r5, #16
 800eb4c:	bfdc      	itt	le
 800eb4e:	230a      	movle	r3, #10
 800eb50:	fb03 2909 	mlale	r9, r3, r9, r2
 800eb54:	e7e1      	b.n	800eb1a <_strtod_l+0x242>
 800eb56:	2300      	movs	r3, #0
 800eb58:	9305      	str	r3, [sp, #20]
 800eb5a:	2301      	movs	r3, #1
 800eb5c:	e77c      	b.n	800ea58 <_strtod_l+0x180>
 800eb5e:	f04f 0c00 	mov.w	ip, #0
 800eb62:	f108 0202 	add.w	r2, r8, #2
 800eb66:	9217      	str	r2, [sp, #92]	; 0x5c
 800eb68:	f898 2002 	ldrb.w	r2, [r8, #2]
 800eb6c:	e785      	b.n	800ea7a <_strtod_l+0x1a2>
 800eb6e:	f04f 0c01 	mov.w	ip, #1
 800eb72:	e7f6      	b.n	800eb62 <_strtod_l+0x28a>
 800eb74:	08012290 	.word	0x08012290
 800eb78:	080121c4 	.word	0x080121c4
 800eb7c:	7ff00000 	.word	0x7ff00000
 800eb80:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eb82:	1c51      	adds	r1, r2, #1
 800eb84:	9117      	str	r1, [sp, #92]	; 0x5c
 800eb86:	7852      	ldrb	r2, [r2, #1]
 800eb88:	2a30      	cmp	r2, #48	; 0x30
 800eb8a:	d0f9      	beq.n	800eb80 <_strtod_l+0x2a8>
 800eb8c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800eb90:	2908      	cmp	r1, #8
 800eb92:	f63f af79 	bhi.w	800ea88 <_strtod_l+0x1b0>
 800eb96:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800eb9a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eb9c:	9206      	str	r2, [sp, #24]
 800eb9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eba0:	1c51      	adds	r1, r2, #1
 800eba2:	9117      	str	r1, [sp, #92]	; 0x5c
 800eba4:	7852      	ldrb	r2, [r2, #1]
 800eba6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ebaa:	2e09      	cmp	r6, #9
 800ebac:	d937      	bls.n	800ec1e <_strtod_l+0x346>
 800ebae:	9e06      	ldr	r6, [sp, #24]
 800ebb0:	1b89      	subs	r1, r1, r6
 800ebb2:	2908      	cmp	r1, #8
 800ebb4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ebb8:	dc02      	bgt.n	800ebc0 <_strtod_l+0x2e8>
 800ebba:	4576      	cmp	r6, lr
 800ebbc:	bfa8      	it	ge
 800ebbe:	4676      	movge	r6, lr
 800ebc0:	f1bc 0f00 	cmp.w	ip, #0
 800ebc4:	d000      	beq.n	800ebc8 <_strtod_l+0x2f0>
 800ebc6:	4276      	negs	r6, r6
 800ebc8:	2d00      	cmp	r5, #0
 800ebca:	d14d      	bne.n	800ec68 <_strtod_l+0x390>
 800ebcc:	9904      	ldr	r1, [sp, #16]
 800ebce:	4301      	orrs	r1, r0
 800ebd0:	f47f aec6 	bne.w	800e960 <_strtod_l+0x88>
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	f47f aee1 	bne.w	800e99c <_strtod_l+0xc4>
 800ebda:	2a69      	cmp	r2, #105	; 0x69
 800ebdc:	d027      	beq.n	800ec2e <_strtod_l+0x356>
 800ebde:	dc24      	bgt.n	800ec2a <_strtod_l+0x352>
 800ebe0:	2a49      	cmp	r2, #73	; 0x49
 800ebe2:	d024      	beq.n	800ec2e <_strtod_l+0x356>
 800ebe4:	2a4e      	cmp	r2, #78	; 0x4e
 800ebe6:	f47f aed9 	bne.w	800e99c <_strtod_l+0xc4>
 800ebea:	499f      	ldr	r1, [pc, #636]	; (800ee68 <_strtod_l+0x590>)
 800ebec:	a817      	add	r0, sp, #92	; 0x5c
 800ebee:	f001 f829 	bl	800fc44 <__match>
 800ebf2:	2800      	cmp	r0, #0
 800ebf4:	f43f aed2 	beq.w	800e99c <_strtod_l+0xc4>
 800ebf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	2b28      	cmp	r3, #40	; 0x28
 800ebfe:	d12d      	bne.n	800ec5c <_strtod_l+0x384>
 800ec00:	499a      	ldr	r1, [pc, #616]	; (800ee6c <_strtod_l+0x594>)
 800ec02:	aa1a      	add	r2, sp, #104	; 0x68
 800ec04:	a817      	add	r0, sp, #92	; 0x5c
 800ec06:	f001 f831 	bl	800fc6c <__hexnan>
 800ec0a:	2805      	cmp	r0, #5
 800ec0c:	d126      	bne.n	800ec5c <_strtod_l+0x384>
 800ec0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ec10:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ec14:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ec18:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ec1c:	e6a0      	b.n	800e960 <_strtod_l+0x88>
 800ec1e:	210a      	movs	r1, #10
 800ec20:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ec24:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ec28:	e7b9      	b.n	800eb9e <_strtod_l+0x2c6>
 800ec2a:	2a6e      	cmp	r2, #110	; 0x6e
 800ec2c:	e7db      	b.n	800ebe6 <_strtod_l+0x30e>
 800ec2e:	4990      	ldr	r1, [pc, #576]	; (800ee70 <_strtod_l+0x598>)
 800ec30:	a817      	add	r0, sp, #92	; 0x5c
 800ec32:	f001 f807 	bl	800fc44 <__match>
 800ec36:	2800      	cmp	r0, #0
 800ec38:	f43f aeb0 	beq.w	800e99c <_strtod_l+0xc4>
 800ec3c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ec3e:	498d      	ldr	r1, [pc, #564]	; (800ee74 <_strtod_l+0x59c>)
 800ec40:	3b01      	subs	r3, #1
 800ec42:	a817      	add	r0, sp, #92	; 0x5c
 800ec44:	9317      	str	r3, [sp, #92]	; 0x5c
 800ec46:	f000 fffd 	bl	800fc44 <__match>
 800ec4a:	b910      	cbnz	r0, 800ec52 <_strtod_l+0x37a>
 800ec4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ec4e:	3301      	adds	r3, #1
 800ec50:	9317      	str	r3, [sp, #92]	; 0x5c
 800ec52:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ee84 <_strtod_l+0x5ac>
 800ec56:	f04f 0a00 	mov.w	sl, #0
 800ec5a:	e681      	b.n	800e960 <_strtod_l+0x88>
 800ec5c:	4886      	ldr	r0, [pc, #536]	; (800ee78 <_strtod_l+0x5a0>)
 800ec5e:	f002 fbff 	bl	8011460 <nan>
 800ec62:	ec5b ab10 	vmov	sl, fp, d0
 800ec66:	e67b      	b.n	800e960 <_strtod_l+0x88>
 800ec68:	9b05      	ldr	r3, [sp, #20]
 800ec6a:	9807      	ldr	r0, [sp, #28]
 800ec6c:	1af3      	subs	r3, r6, r3
 800ec6e:	2f00      	cmp	r7, #0
 800ec70:	bf08      	it	eq
 800ec72:	462f      	moveq	r7, r5
 800ec74:	2d10      	cmp	r5, #16
 800ec76:	9306      	str	r3, [sp, #24]
 800ec78:	46a8      	mov	r8, r5
 800ec7a:	bfa8      	it	ge
 800ec7c:	f04f 0810 	movge.w	r8, #16
 800ec80:	f7f1 fc58 	bl	8000534 <__aeabi_ui2d>
 800ec84:	2d09      	cmp	r5, #9
 800ec86:	4682      	mov	sl, r0
 800ec88:	468b      	mov	fp, r1
 800ec8a:	dd13      	ble.n	800ecb4 <_strtod_l+0x3dc>
 800ec8c:	4b7b      	ldr	r3, [pc, #492]	; (800ee7c <_strtod_l+0x5a4>)
 800ec8e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ec92:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ec96:	f7f1 fcc7 	bl	8000628 <__aeabi_dmul>
 800ec9a:	4682      	mov	sl, r0
 800ec9c:	4648      	mov	r0, r9
 800ec9e:	468b      	mov	fp, r1
 800eca0:	f7f1 fc48 	bl	8000534 <__aeabi_ui2d>
 800eca4:	4602      	mov	r2, r0
 800eca6:	460b      	mov	r3, r1
 800eca8:	4650      	mov	r0, sl
 800ecaa:	4659      	mov	r1, fp
 800ecac:	f7f1 fb06 	bl	80002bc <__adddf3>
 800ecb0:	4682      	mov	sl, r0
 800ecb2:	468b      	mov	fp, r1
 800ecb4:	2d0f      	cmp	r5, #15
 800ecb6:	dc38      	bgt.n	800ed2a <_strtod_l+0x452>
 800ecb8:	9b06      	ldr	r3, [sp, #24]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	f43f ae50 	beq.w	800e960 <_strtod_l+0x88>
 800ecc0:	dd24      	ble.n	800ed0c <_strtod_l+0x434>
 800ecc2:	2b16      	cmp	r3, #22
 800ecc4:	dc0b      	bgt.n	800ecde <_strtod_l+0x406>
 800ecc6:	496d      	ldr	r1, [pc, #436]	; (800ee7c <_strtod_l+0x5a4>)
 800ecc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800eccc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecd0:	4652      	mov	r2, sl
 800ecd2:	465b      	mov	r3, fp
 800ecd4:	f7f1 fca8 	bl	8000628 <__aeabi_dmul>
 800ecd8:	4682      	mov	sl, r0
 800ecda:	468b      	mov	fp, r1
 800ecdc:	e640      	b.n	800e960 <_strtod_l+0x88>
 800ecde:	9a06      	ldr	r2, [sp, #24]
 800ece0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ece4:	4293      	cmp	r3, r2
 800ece6:	db20      	blt.n	800ed2a <_strtod_l+0x452>
 800ece8:	4c64      	ldr	r4, [pc, #400]	; (800ee7c <_strtod_l+0x5a4>)
 800ecea:	f1c5 050f 	rsb	r5, r5, #15
 800ecee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ecf2:	4652      	mov	r2, sl
 800ecf4:	465b      	mov	r3, fp
 800ecf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecfa:	f7f1 fc95 	bl	8000628 <__aeabi_dmul>
 800ecfe:	9b06      	ldr	r3, [sp, #24]
 800ed00:	1b5d      	subs	r5, r3, r5
 800ed02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ed06:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ed0a:	e7e3      	b.n	800ecd4 <_strtod_l+0x3fc>
 800ed0c:	9b06      	ldr	r3, [sp, #24]
 800ed0e:	3316      	adds	r3, #22
 800ed10:	db0b      	blt.n	800ed2a <_strtod_l+0x452>
 800ed12:	9b05      	ldr	r3, [sp, #20]
 800ed14:	1b9e      	subs	r6, r3, r6
 800ed16:	4b59      	ldr	r3, [pc, #356]	; (800ee7c <_strtod_l+0x5a4>)
 800ed18:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ed1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ed20:	4650      	mov	r0, sl
 800ed22:	4659      	mov	r1, fp
 800ed24:	f7f1 fdaa 	bl	800087c <__aeabi_ddiv>
 800ed28:	e7d6      	b.n	800ecd8 <_strtod_l+0x400>
 800ed2a:	9b06      	ldr	r3, [sp, #24]
 800ed2c:	eba5 0808 	sub.w	r8, r5, r8
 800ed30:	4498      	add	r8, r3
 800ed32:	f1b8 0f00 	cmp.w	r8, #0
 800ed36:	dd74      	ble.n	800ee22 <_strtod_l+0x54a>
 800ed38:	f018 030f 	ands.w	r3, r8, #15
 800ed3c:	d00a      	beq.n	800ed54 <_strtod_l+0x47c>
 800ed3e:	494f      	ldr	r1, [pc, #316]	; (800ee7c <_strtod_l+0x5a4>)
 800ed40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed44:	4652      	mov	r2, sl
 800ed46:	465b      	mov	r3, fp
 800ed48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed4c:	f7f1 fc6c 	bl	8000628 <__aeabi_dmul>
 800ed50:	4682      	mov	sl, r0
 800ed52:	468b      	mov	fp, r1
 800ed54:	f038 080f 	bics.w	r8, r8, #15
 800ed58:	d04f      	beq.n	800edfa <_strtod_l+0x522>
 800ed5a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ed5e:	dd22      	ble.n	800eda6 <_strtod_l+0x4ce>
 800ed60:	2500      	movs	r5, #0
 800ed62:	462e      	mov	r6, r5
 800ed64:	9507      	str	r5, [sp, #28]
 800ed66:	9505      	str	r5, [sp, #20]
 800ed68:	2322      	movs	r3, #34	; 0x22
 800ed6a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ee84 <_strtod_l+0x5ac>
 800ed6e:	6023      	str	r3, [r4, #0]
 800ed70:	f04f 0a00 	mov.w	sl, #0
 800ed74:	9b07      	ldr	r3, [sp, #28]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	f43f adf2 	beq.w	800e960 <_strtod_l+0x88>
 800ed7c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ed7e:	4620      	mov	r0, r4
 800ed80:	f001 f880 	bl	800fe84 <_Bfree>
 800ed84:	9905      	ldr	r1, [sp, #20]
 800ed86:	4620      	mov	r0, r4
 800ed88:	f001 f87c 	bl	800fe84 <_Bfree>
 800ed8c:	4631      	mov	r1, r6
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f001 f878 	bl	800fe84 <_Bfree>
 800ed94:	9907      	ldr	r1, [sp, #28]
 800ed96:	4620      	mov	r0, r4
 800ed98:	f001 f874 	bl	800fe84 <_Bfree>
 800ed9c:	4629      	mov	r1, r5
 800ed9e:	4620      	mov	r0, r4
 800eda0:	f001 f870 	bl	800fe84 <_Bfree>
 800eda4:	e5dc      	b.n	800e960 <_strtod_l+0x88>
 800eda6:	4b36      	ldr	r3, [pc, #216]	; (800ee80 <_strtod_l+0x5a8>)
 800eda8:	9304      	str	r3, [sp, #16]
 800edaa:	2300      	movs	r3, #0
 800edac:	ea4f 1828 	mov.w	r8, r8, asr #4
 800edb0:	4650      	mov	r0, sl
 800edb2:	4659      	mov	r1, fp
 800edb4:	4699      	mov	r9, r3
 800edb6:	f1b8 0f01 	cmp.w	r8, #1
 800edba:	dc21      	bgt.n	800ee00 <_strtod_l+0x528>
 800edbc:	b10b      	cbz	r3, 800edc2 <_strtod_l+0x4ea>
 800edbe:	4682      	mov	sl, r0
 800edc0:	468b      	mov	fp, r1
 800edc2:	4b2f      	ldr	r3, [pc, #188]	; (800ee80 <_strtod_l+0x5a8>)
 800edc4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800edc8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800edcc:	4652      	mov	r2, sl
 800edce:	465b      	mov	r3, fp
 800edd0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800edd4:	f7f1 fc28 	bl	8000628 <__aeabi_dmul>
 800edd8:	4b2a      	ldr	r3, [pc, #168]	; (800ee84 <_strtod_l+0x5ac>)
 800edda:	460a      	mov	r2, r1
 800eddc:	400b      	ands	r3, r1
 800edde:	492a      	ldr	r1, [pc, #168]	; (800ee88 <_strtod_l+0x5b0>)
 800ede0:	428b      	cmp	r3, r1
 800ede2:	4682      	mov	sl, r0
 800ede4:	d8bc      	bhi.n	800ed60 <_strtod_l+0x488>
 800ede6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800edea:	428b      	cmp	r3, r1
 800edec:	bf86      	itte	hi
 800edee:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ee8c <_strtod_l+0x5b4>
 800edf2:	f04f 3aff 	movhi.w	sl, #4294967295
 800edf6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800edfa:	2300      	movs	r3, #0
 800edfc:	9304      	str	r3, [sp, #16]
 800edfe:	e084      	b.n	800ef0a <_strtod_l+0x632>
 800ee00:	f018 0f01 	tst.w	r8, #1
 800ee04:	d005      	beq.n	800ee12 <_strtod_l+0x53a>
 800ee06:	9b04      	ldr	r3, [sp, #16]
 800ee08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee0c:	f7f1 fc0c 	bl	8000628 <__aeabi_dmul>
 800ee10:	2301      	movs	r3, #1
 800ee12:	9a04      	ldr	r2, [sp, #16]
 800ee14:	3208      	adds	r2, #8
 800ee16:	f109 0901 	add.w	r9, r9, #1
 800ee1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ee1e:	9204      	str	r2, [sp, #16]
 800ee20:	e7c9      	b.n	800edb6 <_strtod_l+0x4de>
 800ee22:	d0ea      	beq.n	800edfa <_strtod_l+0x522>
 800ee24:	f1c8 0800 	rsb	r8, r8, #0
 800ee28:	f018 020f 	ands.w	r2, r8, #15
 800ee2c:	d00a      	beq.n	800ee44 <_strtod_l+0x56c>
 800ee2e:	4b13      	ldr	r3, [pc, #76]	; (800ee7c <_strtod_l+0x5a4>)
 800ee30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee34:	4650      	mov	r0, sl
 800ee36:	4659      	mov	r1, fp
 800ee38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee3c:	f7f1 fd1e 	bl	800087c <__aeabi_ddiv>
 800ee40:	4682      	mov	sl, r0
 800ee42:	468b      	mov	fp, r1
 800ee44:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ee48:	d0d7      	beq.n	800edfa <_strtod_l+0x522>
 800ee4a:	f1b8 0f1f 	cmp.w	r8, #31
 800ee4e:	dd1f      	ble.n	800ee90 <_strtod_l+0x5b8>
 800ee50:	2500      	movs	r5, #0
 800ee52:	462e      	mov	r6, r5
 800ee54:	9507      	str	r5, [sp, #28]
 800ee56:	9505      	str	r5, [sp, #20]
 800ee58:	2322      	movs	r3, #34	; 0x22
 800ee5a:	f04f 0a00 	mov.w	sl, #0
 800ee5e:	f04f 0b00 	mov.w	fp, #0
 800ee62:	6023      	str	r3, [r4, #0]
 800ee64:	e786      	b.n	800ed74 <_strtod_l+0x49c>
 800ee66:	bf00      	nop
 800ee68:	080121c1 	.word	0x080121c1
 800ee6c:	080121d8 	.word	0x080121d8
 800ee70:	080121b8 	.word	0x080121b8
 800ee74:	080121bb 	.word	0x080121bb
 800ee78:	0801249d 	.word	0x0801249d
 800ee7c:	08012340 	.word	0x08012340
 800ee80:	08012318 	.word	0x08012318
 800ee84:	7ff00000 	.word	0x7ff00000
 800ee88:	7ca00000 	.word	0x7ca00000
 800ee8c:	7fefffff 	.word	0x7fefffff
 800ee90:	f018 0310 	ands.w	r3, r8, #16
 800ee94:	bf18      	it	ne
 800ee96:	236a      	movne	r3, #106	; 0x6a
 800ee98:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800f248 <_strtod_l+0x970>
 800ee9c:	9304      	str	r3, [sp, #16]
 800ee9e:	4650      	mov	r0, sl
 800eea0:	4659      	mov	r1, fp
 800eea2:	2300      	movs	r3, #0
 800eea4:	f018 0f01 	tst.w	r8, #1
 800eea8:	d004      	beq.n	800eeb4 <_strtod_l+0x5dc>
 800eeaa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800eeae:	f7f1 fbbb 	bl	8000628 <__aeabi_dmul>
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800eeb8:	f109 0908 	add.w	r9, r9, #8
 800eebc:	d1f2      	bne.n	800eea4 <_strtod_l+0x5cc>
 800eebe:	b10b      	cbz	r3, 800eec4 <_strtod_l+0x5ec>
 800eec0:	4682      	mov	sl, r0
 800eec2:	468b      	mov	fp, r1
 800eec4:	9b04      	ldr	r3, [sp, #16]
 800eec6:	b1c3      	cbz	r3, 800eefa <_strtod_l+0x622>
 800eec8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eecc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	4659      	mov	r1, fp
 800eed4:	dd11      	ble.n	800eefa <_strtod_l+0x622>
 800eed6:	2b1f      	cmp	r3, #31
 800eed8:	f340 8124 	ble.w	800f124 <_strtod_l+0x84c>
 800eedc:	2b34      	cmp	r3, #52	; 0x34
 800eede:	bfde      	ittt	le
 800eee0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800eee4:	f04f 33ff 	movle.w	r3, #4294967295
 800eee8:	fa03 f202 	lslle.w	r2, r3, r2
 800eeec:	f04f 0a00 	mov.w	sl, #0
 800eef0:	bfcc      	ite	gt
 800eef2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800eef6:	ea02 0b01 	andle.w	fp, r2, r1
 800eefa:	2200      	movs	r2, #0
 800eefc:	2300      	movs	r3, #0
 800eefe:	4650      	mov	r0, sl
 800ef00:	4659      	mov	r1, fp
 800ef02:	f7f1 fdf9 	bl	8000af8 <__aeabi_dcmpeq>
 800ef06:	2800      	cmp	r0, #0
 800ef08:	d1a2      	bne.n	800ee50 <_strtod_l+0x578>
 800ef0a:	9b07      	ldr	r3, [sp, #28]
 800ef0c:	9300      	str	r3, [sp, #0]
 800ef0e:	9908      	ldr	r1, [sp, #32]
 800ef10:	462b      	mov	r3, r5
 800ef12:	463a      	mov	r2, r7
 800ef14:	4620      	mov	r0, r4
 800ef16:	f001 f81d 	bl	800ff54 <__s2b>
 800ef1a:	9007      	str	r0, [sp, #28]
 800ef1c:	2800      	cmp	r0, #0
 800ef1e:	f43f af1f 	beq.w	800ed60 <_strtod_l+0x488>
 800ef22:	9b05      	ldr	r3, [sp, #20]
 800ef24:	1b9e      	subs	r6, r3, r6
 800ef26:	9b06      	ldr	r3, [sp, #24]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	bfb4      	ite	lt
 800ef2c:	4633      	movlt	r3, r6
 800ef2e:	2300      	movge	r3, #0
 800ef30:	930c      	str	r3, [sp, #48]	; 0x30
 800ef32:	9b06      	ldr	r3, [sp, #24]
 800ef34:	2500      	movs	r5, #0
 800ef36:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ef3a:	9312      	str	r3, [sp, #72]	; 0x48
 800ef3c:	462e      	mov	r6, r5
 800ef3e:	9b07      	ldr	r3, [sp, #28]
 800ef40:	4620      	mov	r0, r4
 800ef42:	6859      	ldr	r1, [r3, #4]
 800ef44:	f000 ff5e 	bl	800fe04 <_Balloc>
 800ef48:	9005      	str	r0, [sp, #20]
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	f43f af0c 	beq.w	800ed68 <_strtod_l+0x490>
 800ef50:	9b07      	ldr	r3, [sp, #28]
 800ef52:	691a      	ldr	r2, [r3, #16]
 800ef54:	3202      	adds	r2, #2
 800ef56:	f103 010c 	add.w	r1, r3, #12
 800ef5a:	0092      	lsls	r2, r2, #2
 800ef5c:	300c      	adds	r0, #12
 800ef5e:	f7ff fa79 	bl	800e454 <memcpy>
 800ef62:	ec4b ab10 	vmov	d0, sl, fp
 800ef66:	aa1a      	add	r2, sp, #104	; 0x68
 800ef68:	a919      	add	r1, sp, #100	; 0x64
 800ef6a:	4620      	mov	r0, r4
 800ef6c:	f001 fb38 	bl	80105e0 <__d2b>
 800ef70:	ec4b ab18 	vmov	d8, sl, fp
 800ef74:	9018      	str	r0, [sp, #96]	; 0x60
 800ef76:	2800      	cmp	r0, #0
 800ef78:	f43f aef6 	beq.w	800ed68 <_strtod_l+0x490>
 800ef7c:	2101      	movs	r1, #1
 800ef7e:	4620      	mov	r0, r4
 800ef80:	f001 f882 	bl	8010088 <__i2b>
 800ef84:	4606      	mov	r6, r0
 800ef86:	2800      	cmp	r0, #0
 800ef88:	f43f aeee 	beq.w	800ed68 <_strtod_l+0x490>
 800ef8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ef8e:	9904      	ldr	r1, [sp, #16]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	bfab      	itete	ge
 800ef94:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ef96:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ef98:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ef9a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ef9e:	bfac      	ite	ge
 800efa0:	eb03 0902 	addge.w	r9, r3, r2
 800efa4:	1ad7      	sublt	r7, r2, r3
 800efa6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800efa8:	eba3 0801 	sub.w	r8, r3, r1
 800efac:	4490      	add	r8, r2
 800efae:	4ba1      	ldr	r3, [pc, #644]	; (800f234 <_strtod_l+0x95c>)
 800efb0:	f108 38ff 	add.w	r8, r8, #4294967295
 800efb4:	4598      	cmp	r8, r3
 800efb6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800efba:	f280 80c7 	bge.w	800f14c <_strtod_l+0x874>
 800efbe:	eba3 0308 	sub.w	r3, r3, r8
 800efc2:	2b1f      	cmp	r3, #31
 800efc4:	eba2 0203 	sub.w	r2, r2, r3
 800efc8:	f04f 0101 	mov.w	r1, #1
 800efcc:	f300 80b1 	bgt.w	800f132 <_strtod_l+0x85a>
 800efd0:	fa01 f303 	lsl.w	r3, r1, r3
 800efd4:	930d      	str	r3, [sp, #52]	; 0x34
 800efd6:	2300      	movs	r3, #0
 800efd8:	9308      	str	r3, [sp, #32]
 800efda:	eb09 0802 	add.w	r8, r9, r2
 800efde:	9b04      	ldr	r3, [sp, #16]
 800efe0:	45c1      	cmp	r9, r8
 800efe2:	4417      	add	r7, r2
 800efe4:	441f      	add	r7, r3
 800efe6:	464b      	mov	r3, r9
 800efe8:	bfa8      	it	ge
 800efea:	4643      	movge	r3, r8
 800efec:	42bb      	cmp	r3, r7
 800efee:	bfa8      	it	ge
 800eff0:	463b      	movge	r3, r7
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	bfc2      	ittt	gt
 800eff6:	eba8 0803 	subgt.w	r8, r8, r3
 800effa:	1aff      	subgt	r7, r7, r3
 800effc:	eba9 0903 	subgt.w	r9, r9, r3
 800f000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f002:	2b00      	cmp	r3, #0
 800f004:	dd17      	ble.n	800f036 <_strtod_l+0x75e>
 800f006:	4631      	mov	r1, r6
 800f008:	461a      	mov	r2, r3
 800f00a:	4620      	mov	r0, r4
 800f00c:	f001 f8fc 	bl	8010208 <__pow5mult>
 800f010:	4606      	mov	r6, r0
 800f012:	2800      	cmp	r0, #0
 800f014:	f43f aea8 	beq.w	800ed68 <_strtod_l+0x490>
 800f018:	4601      	mov	r1, r0
 800f01a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f01c:	4620      	mov	r0, r4
 800f01e:	f001 f849 	bl	80100b4 <__multiply>
 800f022:	900b      	str	r0, [sp, #44]	; 0x2c
 800f024:	2800      	cmp	r0, #0
 800f026:	f43f ae9f 	beq.w	800ed68 <_strtod_l+0x490>
 800f02a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f02c:	4620      	mov	r0, r4
 800f02e:	f000 ff29 	bl	800fe84 <_Bfree>
 800f032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f034:	9318      	str	r3, [sp, #96]	; 0x60
 800f036:	f1b8 0f00 	cmp.w	r8, #0
 800f03a:	f300 808c 	bgt.w	800f156 <_strtod_l+0x87e>
 800f03e:	9b06      	ldr	r3, [sp, #24]
 800f040:	2b00      	cmp	r3, #0
 800f042:	dd08      	ble.n	800f056 <_strtod_l+0x77e>
 800f044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f046:	9905      	ldr	r1, [sp, #20]
 800f048:	4620      	mov	r0, r4
 800f04a:	f001 f8dd 	bl	8010208 <__pow5mult>
 800f04e:	9005      	str	r0, [sp, #20]
 800f050:	2800      	cmp	r0, #0
 800f052:	f43f ae89 	beq.w	800ed68 <_strtod_l+0x490>
 800f056:	2f00      	cmp	r7, #0
 800f058:	dd08      	ble.n	800f06c <_strtod_l+0x794>
 800f05a:	9905      	ldr	r1, [sp, #20]
 800f05c:	463a      	mov	r2, r7
 800f05e:	4620      	mov	r0, r4
 800f060:	f001 f92c 	bl	80102bc <__lshift>
 800f064:	9005      	str	r0, [sp, #20]
 800f066:	2800      	cmp	r0, #0
 800f068:	f43f ae7e 	beq.w	800ed68 <_strtod_l+0x490>
 800f06c:	f1b9 0f00 	cmp.w	r9, #0
 800f070:	dd08      	ble.n	800f084 <_strtod_l+0x7ac>
 800f072:	4631      	mov	r1, r6
 800f074:	464a      	mov	r2, r9
 800f076:	4620      	mov	r0, r4
 800f078:	f001 f920 	bl	80102bc <__lshift>
 800f07c:	4606      	mov	r6, r0
 800f07e:	2800      	cmp	r0, #0
 800f080:	f43f ae72 	beq.w	800ed68 <_strtod_l+0x490>
 800f084:	9a05      	ldr	r2, [sp, #20]
 800f086:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f088:	4620      	mov	r0, r4
 800f08a:	f001 f9a3 	bl	80103d4 <__mdiff>
 800f08e:	4605      	mov	r5, r0
 800f090:	2800      	cmp	r0, #0
 800f092:	f43f ae69 	beq.w	800ed68 <_strtod_l+0x490>
 800f096:	68c3      	ldr	r3, [r0, #12]
 800f098:	930b      	str	r3, [sp, #44]	; 0x2c
 800f09a:	2300      	movs	r3, #0
 800f09c:	60c3      	str	r3, [r0, #12]
 800f09e:	4631      	mov	r1, r6
 800f0a0:	f001 f97c 	bl	801039c <__mcmp>
 800f0a4:	2800      	cmp	r0, #0
 800f0a6:	da60      	bge.n	800f16a <_strtod_l+0x892>
 800f0a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0aa:	ea53 030a 	orrs.w	r3, r3, sl
 800f0ae:	f040 8082 	bne.w	800f1b6 <_strtod_l+0x8de>
 800f0b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d17d      	bne.n	800f1b6 <_strtod_l+0x8de>
 800f0ba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f0be:	0d1b      	lsrs	r3, r3, #20
 800f0c0:	051b      	lsls	r3, r3, #20
 800f0c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f0c6:	d976      	bls.n	800f1b6 <_strtod_l+0x8de>
 800f0c8:	696b      	ldr	r3, [r5, #20]
 800f0ca:	b913      	cbnz	r3, 800f0d2 <_strtod_l+0x7fa>
 800f0cc:	692b      	ldr	r3, [r5, #16]
 800f0ce:	2b01      	cmp	r3, #1
 800f0d0:	dd71      	ble.n	800f1b6 <_strtod_l+0x8de>
 800f0d2:	4629      	mov	r1, r5
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f001 f8f0 	bl	80102bc <__lshift>
 800f0dc:	4631      	mov	r1, r6
 800f0de:	4605      	mov	r5, r0
 800f0e0:	f001 f95c 	bl	801039c <__mcmp>
 800f0e4:	2800      	cmp	r0, #0
 800f0e6:	dd66      	ble.n	800f1b6 <_strtod_l+0x8de>
 800f0e8:	9904      	ldr	r1, [sp, #16]
 800f0ea:	4a53      	ldr	r2, [pc, #332]	; (800f238 <_strtod_l+0x960>)
 800f0ec:	465b      	mov	r3, fp
 800f0ee:	2900      	cmp	r1, #0
 800f0f0:	f000 8081 	beq.w	800f1f6 <_strtod_l+0x91e>
 800f0f4:	ea02 010b 	and.w	r1, r2, fp
 800f0f8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f0fc:	dc7b      	bgt.n	800f1f6 <_strtod_l+0x91e>
 800f0fe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f102:	f77f aea9 	ble.w	800ee58 <_strtod_l+0x580>
 800f106:	4b4d      	ldr	r3, [pc, #308]	; (800f23c <_strtod_l+0x964>)
 800f108:	4650      	mov	r0, sl
 800f10a:	4659      	mov	r1, fp
 800f10c:	2200      	movs	r2, #0
 800f10e:	f7f1 fa8b 	bl	8000628 <__aeabi_dmul>
 800f112:	460b      	mov	r3, r1
 800f114:	4303      	orrs	r3, r0
 800f116:	bf08      	it	eq
 800f118:	2322      	moveq	r3, #34	; 0x22
 800f11a:	4682      	mov	sl, r0
 800f11c:	468b      	mov	fp, r1
 800f11e:	bf08      	it	eq
 800f120:	6023      	streq	r3, [r4, #0]
 800f122:	e62b      	b.n	800ed7c <_strtod_l+0x4a4>
 800f124:	f04f 32ff 	mov.w	r2, #4294967295
 800f128:	fa02 f303 	lsl.w	r3, r2, r3
 800f12c:	ea03 0a0a 	and.w	sl, r3, sl
 800f130:	e6e3      	b.n	800eefa <_strtod_l+0x622>
 800f132:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f136:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f13a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f13e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f142:	fa01 f308 	lsl.w	r3, r1, r8
 800f146:	9308      	str	r3, [sp, #32]
 800f148:	910d      	str	r1, [sp, #52]	; 0x34
 800f14a:	e746      	b.n	800efda <_strtod_l+0x702>
 800f14c:	2300      	movs	r3, #0
 800f14e:	9308      	str	r3, [sp, #32]
 800f150:	2301      	movs	r3, #1
 800f152:	930d      	str	r3, [sp, #52]	; 0x34
 800f154:	e741      	b.n	800efda <_strtod_l+0x702>
 800f156:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f158:	4642      	mov	r2, r8
 800f15a:	4620      	mov	r0, r4
 800f15c:	f001 f8ae 	bl	80102bc <__lshift>
 800f160:	9018      	str	r0, [sp, #96]	; 0x60
 800f162:	2800      	cmp	r0, #0
 800f164:	f47f af6b 	bne.w	800f03e <_strtod_l+0x766>
 800f168:	e5fe      	b.n	800ed68 <_strtod_l+0x490>
 800f16a:	465f      	mov	r7, fp
 800f16c:	d16e      	bne.n	800f24c <_strtod_l+0x974>
 800f16e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f170:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f174:	b342      	cbz	r2, 800f1c8 <_strtod_l+0x8f0>
 800f176:	4a32      	ldr	r2, [pc, #200]	; (800f240 <_strtod_l+0x968>)
 800f178:	4293      	cmp	r3, r2
 800f17a:	d128      	bne.n	800f1ce <_strtod_l+0x8f6>
 800f17c:	9b04      	ldr	r3, [sp, #16]
 800f17e:	4651      	mov	r1, sl
 800f180:	b1eb      	cbz	r3, 800f1be <_strtod_l+0x8e6>
 800f182:	4b2d      	ldr	r3, [pc, #180]	; (800f238 <_strtod_l+0x960>)
 800f184:	403b      	ands	r3, r7
 800f186:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f18a:	f04f 32ff 	mov.w	r2, #4294967295
 800f18e:	d819      	bhi.n	800f1c4 <_strtod_l+0x8ec>
 800f190:	0d1b      	lsrs	r3, r3, #20
 800f192:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f196:	fa02 f303 	lsl.w	r3, r2, r3
 800f19a:	4299      	cmp	r1, r3
 800f19c:	d117      	bne.n	800f1ce <_strtod_l+0x8f6>
 800f19e:	4b29      	ldr	r3, [pc, #164]	; (800f244 <_strtod_l+0x96c>)
 800f1a0:	429f      	cmp	r7, r3
 800f1a2:	d102      	bne.n	800f1aa <_strtod_l+0x8d2>
 800f1a4:	3101      	adds	r1, #1
 800f1a6:	f43f addf 	beq.w	800ed68 <_strtod_l+0x490>
 800f1aa:	4b23      	ldr	r3, [pc, #140]	; (800f238 <_strtod_l+0x960>)
 800f1ac:	403b      	ands	r3, r7
 800f1ae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f1b2:	f04f 0a00 	mov.w	sl, #0
 800f1b6:	9b04      	ldr	r3, [sp, #16]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d1a4      	bne.n	800f106 <_strtod_l+0x82e>
 800f1bc:	e5de      	b.n	800ed7c <_strtod_l+0x4a4>
 800f1be:	f04f 33ff 	mov.w	r3, #4294967295
 800f1c2:	e7ea      	b.n	800f19a <_strtod_l+0x8c2>
 800f1c4:	4613      	mov	r3, r2
 800f1c6:	e7e8      	b.n	800f19a <_strtod_l+0x8c2>
 800f1c8:	ea53 030a 	orrs.w	r3, r3, sl
 800f1cc:	d08c      	beq.n	800f0e8 <_strtod_l+0x810>
 800f1ce:	9b08      	ldr	r3, [sp, #32]
 800f1d0:	b1db      	cbz	r3, 800f20a <_strtod_l+0x932>
 800f1d2:	423b      	tst	r3, r7
 800f1d4:	d0ef      	beq.n	800f1b6 <_strtod_l+0x8de>
 800f1d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1d8:	9a04      	ldr	r2, [sp, #16]
 800f1da:	4650      	mov	r0, sl
 800f1dc:	4659      	mov	r1, fp
 800f1de:	b1c3      	cbz	r3, 800f212 <_strtod_l+0x93a>
 800f1e0:	f7ff fb5d 	bl	800e89e <sulp>
 800f1e4:	4602      	mov	r2, r0
 800f1e6:	460b      	mov	r3, r1
 800f1e8:	ec51 0b18 	vmov	r0, r1, d8
 800f1ec:	f7f1 f866 	bl	80002bc <__adddf3>
 800f1f0:	4682      	mov	sl, r0
 800f1f2:	468b      	mov	fp, r1
 800f1f4:	e7df      	b.n	800f1b6 <_strtod_l+0x8de>
 800f1f6:	4013      	ands	r3, r2
 800f1f8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f1fc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f200:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f204:	f04f 3aff 	mov.w	sl, #4294967295
 800f208:	e7d5      	b.n	800f1b6 <_strtod_l+0x8de>
 800f20a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f20c:	ea13 0f0a 	tst.w	r3, sl
 800f210:	e7e0      	b.n	800f1d4 <_strtod_l+0x8fc>
 800f212:	f7ff fb44 	bl	800e89e <sulp>
 800f216:	4602      	mov	r2, r0
 800f218:	460b      	mov	r3, r1
 800f21a:	ec51 0b18 	vmov	r0, r1, d8
 800f21e:	f7f1 f84b 	bl	80002b8 <__aeabi_dsub>
 800f222:	2200      	movs	r2, #0
 800f224:	2300      	movs	r3, #0
 800f226:	4682      	mov	sl, r0
 800f228:	468b      	mov	fp, r1
 800f22a:	f7f1 fc65 	bl	8000af8 <__aeabi_dcmpeq>
 800f22e:	2800      	cmp	r0, #0
 800f230:	d0c1      	beq.n	800f1b6 <_strtod_l+0x8de>
 800f232:	e611      	b.n	800ee58 <_strtod_l+0x580>
 800f234:	fffffc02 	.word	0xfffffc02
 800f238:	7ff00000 	.word	0x7ff00000
 800f23c:	39500000 	.word	0x39500000
 800f240:	000fffff 	.word	0x000fffff
 800f244:	7fefffff 	.word	0x7fefffff
 800f248:	080121f0 	.word	0x080121f0
 800f24c:	4631      	mov	r1, r6
 800f24e:	4628      	mov	r0, r5
 800f250:	f001 fa22 	bl	8010698 <__ratio>
 800f254:	ec59 8b10 	vmov	r8, r9, d0
 800f258:	ee10 0a10 	vmov	r0, s0
 800f25c:	2200      	movs	r2, #0
 800f25e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f262:	4649      	mov	r1, r9
 800f264:	f7f1 fc5c 	bl	8000b20 <__aeabi_dcmple>
 800f268:	2800      	cmp	r0, #0
 800f26a:	d07a      	beq.n	800f362 <_strtod_l+0xa8a>
 800f26c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d04a      	beq.n	800f308 <_strtod_l+0xa30>
 800f272:	4b95      	ldr	r3, [pc, #596]	; (800f4c8 <_strtod_l+0xbf0>)
 800f274:	2200      	movs	r2, #0
 800f276:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f27a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f4c8 <_strtod_l+0xbf0>
 800f27e:	f04f 0800 	mov.w	r8, #0
 800f282:	4b92      	ldr	r3, [pc, #584]	; (800f4cc <_strtod_l+0xbf4>)
 800f284:	403b      	ands	r3, r7
 800f286:	930d      	str	r3, [sp, #52]	; 0x34
 800f288:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f28a:	4b91      	ldr	r3, [pc, #580]	; (800f4d0 <_strtod_l+0xbf8>)
 800f28c:	429a      	cmp	r2, r3
 800f28e:	f040 80b0 	bne.w	800f3f2 <_strtod_l+0xb1a>
 800f292:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f296:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f29a:	ec4b ab10 	vmov	d0, sl, fp
 800f29e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f2a2:	f001 f921 	bl	80104e8 <__ulp>
 800f2a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f2aa:	ec53 2b10 	vmov	r2, r3, d0
 800f2ae:	f7f1 f9bb 	bl	8000628 <__aeabi_dmul>
 800f2b2:	4652      	mov	r2, sl
 800f2b4:	465b      	mov	r3, fp
 800f2b6:	f7f1 f801 	bl	80002bc <__adddf3>
 800f2ba:	460b      	mov	r3, r1
 800f2bc:	4983      	ldr	r1, [pc, #524]	; (800f4cc <_strtod_l+0xbf4>)
 800f2be:	4a85      	ldr	r2, [pc, #532]	; (800f4d4 <_strtod_l+0xbfc>)
 800f2c0:	4019      	ands	r1, r3
 800f2c2:	4291      	cmp	r1, r2
 800f2c4:	4682      	mov	sl, r0
 800f2c6:	d960      	bls.n	800f38a <_strtod_l+0xab2>
 800f2c8:	ee18 3a90 	vmov	r3, s17
 800f2cc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f2d0:	4293      	cmp	r3, r2
 800f2d2:	d104      	bne.n	800f2de <_strtod_l+0xa06>
 800f2d4:	ee18 3a10 	vmov	r3, s16
 800f2d8:	3301      	adds	r3, #1
 800f2da:	f43f ad45 	beq.w	800ed68 <_strtod_l+0x490>
 800f2de:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f4e0 <_strtod_l+0xc08>
 800f2e2:	f04f 3aff 	mov.w	sl, #4294967295
 800f2e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f2e8:	4620      	mov	r0, r4
 800f2ea:	f000 fdcb 	bl	800fe84 <_Bfree>
 800f2ee:	9905      	ldr	r1, [sp, #20]
 800f2f0:	4620      	mov	r0, r4
 800f2f2:	f000 fdc7 	bl	800fe84 <_Bfree>
 800f2f6:	4631      	mov	r1, r6
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f000 fdc3 	bl	800fe84 <_Bfree>
 800f2fe:	4629      	mov	r1, r5
 800f300:	4620      	mov	r0, r4
 800f302:	f000 fdbf 	bl	800fe84 <_Bfree>
 800f306:	e61a      	b.n	800ef3e <_strtod_l+0x666>
 800f308:	f1ba 0f00 	cmp.w	sl, #0
 800f30c:	d11b      	bne.n	800f346 <_strtod_l+0xa6e>
 800f30e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f312:	b9f3      	cbnz	r3, 800f352 <_strtod_l+0xa7a>
 800f314:	4b6c      	ldr	r3, [pc, #432]	; (800f4c8 <_strtod_l+0xbf0>)
 800f316:	2200      	movs	r2, #0
 800f318:	4640      	mov	r0, r8
 800f31a:	4649      	mov	r1, r9
 800f31c:	f7f1 fbf6 	bl	8000b0c <__aeabi_dcmplt>
 800f320:	b9d0      	cbnz	r0, 800f358 <_strtod_l+0xa80>
 800f322:	4640      	mov	r0, r8
 800f324:	4649      	mov	r1, r9
 800f326:	4b6c      	ldr	r3, [pc, #432]	; (800f4d8 <_strtod_l+0xc00>)
 800f328:	2200      	movs	r2, #0
 800f32a:	f7f1 f97d 	bl	8000628 <__aeabi_dmul>
 800f32e:	4680      	mov	r8, r0
 800f330:	4689      	mov	r9, r1
 800f332:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f336:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800f33a:	9315      	str	r3, [sp, #84]	; 0x54
 800f33c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f340:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f344:	e79d      	b.n	800f282 <_strtod_l+0x9aa>
 800f346:	f1ba 0f01 	cmp.w	sl, #1
 800f34a:	d102      	bne.n	800f352 <_strtod_l+0xa7a>
 800f34c:	2f00      	cmp	r7, #0
 800f34e:	f43f ad83 	beq.w	800ee58 <_strtod_l+0x580>
 800f352:	4b62      	ldr	r3, [pc, #392]	; (800f4dc <_strtod_l+0xc04>)
 800f354:	2200      	movs	r2, #0
 800f356:	e78e      	b.n	800f276 <_strtod_l+0x99e>
 800f358:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f4d8 <_strtod_l+0xc00>
 800f35c:	f04f 0800 	mov.w	r8, #0
 800f360:	e7e7      	b.n	800f332 <_strtod_l+0xa5a>
 800f362:	4b5d      	ldr	r3, [pc, #372]	; (800f4d8 <_strtod_l+0xc00>)
 800f364:	4640      	mov	r0, r8
 800f366:	4649      	mov	r1, r9
 800f368:	2200      	movs	r2, #0
 800f36a:	f7f1 f95d 	bl	8000628 <__aeabi_dmul>
 800f36e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f370:	4680      	mov	r8, r0
 800f372:	4689      	mov	r9, r1
 800f374:	b933      	cbnz	r3, 800f384 <_strtod_l+0xaac>
 800f376:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f37a:	900e      	str	r0, [sp, #56]	; 0x38
 800f37c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f37e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f382:	e7dd      	b.n	800f340 <_strtod_l+0xa68>
 800f384:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800f388:	e7f9      	b.n	800f37e <_strtod_l+0xaa6>
 800f38a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f38e:	9b04      	ldr	r3, [sp, #16]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d1a8      	bne.n	800f2e6 <_strtod_l+0xa0e>
 800f394:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f398:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f39a:	0d1b      	lsrs	r3, r3, #20
 800f39c:	051b      	lsls	r3, r3, #20
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d1a1      	bne.n	800f2e6 <_strtod_l+0xa0e>
 800f3a2:	4640      	mov	r0, r8
 800f3a4:	4649      	mov	r1, r9
 800f3a6:	f7f1 fc9f 	bl	8000ce8 <__aeabi_d2lz>
 800f3aa:	f7f1 f90f 	bl	80005cc <__aeabi_l2d>
 800f3ae:	4602      	mov	r2, r0
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	4640      	mov	r0, r8
 800f3b4:	4649      	mov	r1, r9
 800f3b6:	f7f0 ff7f 	bl	80002b8 <__aeabi_dsub>
 800f3ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f3bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f3c0:	ea43 030a 	orr.w	r3, r3, sl
 800f3c4:	4313      	orrs	r3, r2
 800f3c6:	4680      	mov	r8, r0
 800f3c8:	4689      	mov	r9, r1
 800f3ca:	d055      	beq.n	800f478 <_strtod_l+0xba0>
 800f3cc:	a336      	add	r3, pc, #216	; (adr r3, 800f4a8 <_strtod_l+0xbd0>)
 800f3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d2:	f7f1 fb9b 	bl	8000b0c <__aeabi_dcmplt>
 800f3d6:	2800      	cmp	r0, #0
 800f3d8:	f47f acd0 	bne.w	800ed7c <_strtod_l+0x4a4>
 800f3dc:	a334      	add	r3, pc, #208	; (adr r3, 800f4b0 <_strtod_l+0xbd8>)
 800f3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e2:	4640      	mov	r0, r8
 800f3e4:	4649      	mov	r1, r9
 800f3e6:	f7f1 fbaf 	bl	8000b48 <__aeabi_dcmpgt>
 800f3ea:	2800      	cmp	r0, #0
 800f3ec:	f43f af7b 	beq.w	800f2e6 <_strtod_l+0xa0e>
 800f3f0:	e4c4      	b.n	800ed7c <_strtod_l+0x4a4>
 800f3f2:	9b04      	ldr	r3, [sp, #16]
 800f3f4:	b333      	cbz	r3, 800f444 <_strtod_l+0xb6c>
 800f3f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f3f8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f3fc:	d822      	bhi.n	800f444 <_strtod_l+0xb6c>
 800f3fe:	a32e      	add	r3, pc, #184	; (adr r3, 800f4b8 <_strtod_l+0xbe0>)
 800f400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f404:	4640      	mov	r0, r8
 800f406:	4649      	mov	r1, r9
 800f408:	f7f1 fb8a 	bl	8000b20 <__aeabi_dcmple>
 800f40c:	b1a0      	cbz	r0, 800f438 <_strtod_l+0xb60>
 800f40e:	4649      	mov	r1, r9
 800f410:	4640      	mov	r0, r8
 800f412:	f7f1 fbe1 	bl	8000bd8 <__aeabi_d2uiz>
 800f416:	2801      	cmp	r0, #1
 800f418:	bf38      	it	cc
 800f41a:	2001      	movcc	r0, #1
 800f41c:	f7f1 f88a 	bl	8000534 <__aeabi_ui2d>
 800f420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f422:	4680      	mov	r8, r0
 800f424:	4689      	mov	r9, r1
 800f426:	bb23      	cbnz	r3, 800f472 <_strtod_l+0xb9a>
 800f428:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f42c:	9010      	str	r0, [sp, #64]	; 0x40
 800f42e:	9311      	str	r3, [sp, #68]	; 0x44
 800f430:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f434:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f43a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f43c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f440:	1a9b      	subs	r3, r3, r2
 800f442:	9309      	str	r3, [sp, #36]	; 0x24
 800f444:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f448:	eeb0 0a48 	vmov.f32	s0, s16
 800f44c:	eef0 0a68 	vmov.f32	s1, s17
 800f450:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f454:	f001 f848 	bl	80104e8 <__ulp>
 800f458:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f45c:	ec53 2b10 	vmov	r2, r3, d0
 800f460:	f7f1 f8e2 	bl	8000628 <__aeabi_dmul>
 800f464:	ec53 2b18 	vmov	r2, r3, d8
 800f468:	f7f0 ff28 	bl	80002bc <__adddf3>
 800f46c:	4682      	mov	sl, r0
 800f46e:	468b      	mov	fp, r1
 800f470:	e78d      	b.n	800f38e <_strtod_l+0xab6>
 800f472:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f476:	e7db      	b.n	800f430 <_strtod_l+0xb58>
 800f478:	a311      	add	r3, pc, #68	; (adr r3, 800f4c0 <_strtod_l+0xbe8>)
 800f47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f47e:	f7f1 fb45 	bl	8000b0c <__aeabi_dcmplt>
 800f482:	e7b2      	b.n	800f3ea <_strtod_l+0xb12>
 800f484:	2300      	movs	r3, #0
 800f486:	930a      	str	r3, [sp, #40]	; 0x28
 800f488:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f48a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f48c:	6013      	str	r3, [r2, #0]
 800f48e:	f7ff ba6b 	b.w	800e968 <_strtod_l+0x90>
 800f492:	2a65      	cmp	r2, #101	; 0x65
 800f494:	f43f ab5f 	beq.w	800eb56 <_strtod_l+0x27e>
 800f498:	2a45      	cmp	r2, #69	; 0x45
 800f49a:	f43f ab5c 	beq.w	800eb56 <_strtod_l+0x27e>
 800f49e:	2301      	movs	r3, #1
 800f4a0:	f7ff bb94 	b.w	800ebcc <_strtod_l+0x2f4>
 800f4a4:	f3af 8000 	nop.w
 800f4a8:	94a03595 	.word	0x94a03595
 800f4ac:	3fdfffff 	.word	0x3fdfffff
 800f4b0:	35afe535 	.word	0x35afe535
 800f4b4:	3fe00000 	.word	0x3fe00000
 800f4b8:	ffc00000 	.word	0xffc00000
 800f4bc:	41dfffff 	.word	0x41dfffff
 800f4c0:	94a03595 	.word	0x94a03595
 800f4c4:	3fcfffff 	.word	0x3fcfffff
 800f4c8:	3ff00000 	.word	0x3ff00000
 800f4cc:	7ff00000 	.word	0x7ff00000
 800f4d0:	7fe00000 	.word	0x7fe00000
 800f4d4:	7c9fffff 	.word	0x7c9fffff
 800f4d8:	3fe00000 	.word	0x3fe00000
 800f4dc:	bff00000 	.word	0xbff00000
 800f4e0:	7fefffff 	.word	0x7fefffff

0800f4e4 <strtod>:
 800f4e4:	460a      	mov	r2, r1
 800f4e6:	4601      	mov	r1, r0
 800f4e8:	4802      	ldr	r0, [pc, #8]	; (800f4f4 <strtod+0x10>)
 800f4ea:	4b03      	ldr	r3, [pc, #12]	; (800f4f8 <strtod+0x14>)
 800f4ec:	6800      	ldr	r0, [r0, #0]
 800f4ee:	f7ff b9f3 	b.w	800e8d8 <_strtod_l>
 800f4f2:	bf00      	nop
 800f4f4:	20000184 	.word	0x20000184
 800f4f8:	200001ec 	.word	0x200001ec

0800f4fc <_write_r>:
 800f4fc:	b538      	push	{r3, r4, r5, lr}
 800f4fe:	4d07      	ldr	r5, [pc, #28]	; (800f51c <_write_r+0x20>)
 800f500:	4604      	mov	r4, r0
 800f502:	4608      	mov	r0, r1
 800f504:	4611      	mov	r1, r2
 800f506:	2200      	movs	r2, #0
 800f508:	602a      	str	r2, [r5, #0]
 800f50a:	461a      	mov	r2, r3
 800f50c:	f7f5 ff2f 	bl	800536e <_write>
 800f510:	1c43      	adds	r3, r0, #1
 800f512:	d102      	bne.n	800f51a <_write_r+0x1e>
 800f514:	682b      	ldr	r3, [r5, #0]
 800f516:	b103      	cbz	r3, 800f51a <_write_r+0x1e>
 800f518:	6023      	str	r3, [r4, #0]
 800f51a:	bd38      	pop	{r3, r4, r5, pc}
 800f51c:	20002cc4 	.word	0x20002cc4

0800f520 <_close_r>:
 800f520:	b538      	push	{r3, r4, r5, lr}
 800f522:	4d06      	ldr	r5, [pc, #24]	; (800f53c <_close_r+0x1c>)
 800f524:	2300      	movs	r3, #0
 800f526:	4604      	mov	r4, r0
 800f528:	4608      	mov	r0, r1
 800f52a:	602b      	str	r3, [r5, #0]
 800f52c:	f7f5 ff3b 	bl	80053a6 <_close>
 800f530:	1c43      	adds	r3, r0, #1
 800f532:	d102      	bne.n	800f53a <_close_r+0x1a>
 800f534:	682b      	ldr	r3, [r5, #0]
 800f536:	b103      	cbz	r3, 800f53a <_close_r+0x1a>
 800f538:	6023      	str	r3, [r4, #0]
 800f53a:	bd38      	pop	{r3, r4, r5, pc}
 800f53c:	20002cc4 	.word	0x20002cc4

0800f540 <__sflush_r>:
 800f540:	898a      	ldrh	r2, [r1, #12]
 800f542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f546:	4605      	mov	r5, r0
 800f548:	0710      	lsls	r0, r2, #28
 800f54a:	460c      	mov	r4, r1
 800f54c:	d458      	bmi.n	800f600 <__sflush_r+0xc0>
 800f54e:	684b      	ldr	r3, [r1, #4]
 800f550:	2b00      	cmp	r3, #0
 800f552:	dc05      	bgt.n	800f560 <__sflush_r+0x20>
 800f554:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f556:	2b00      	cmp	r3, #0
 800f558:	dc02      	bgt.n	800f560 <__sflush_r+0x20>
 800f55a:	2000      	movs	r0, #0
 800f55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f560:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f562:	2e00      	cmp	r6, #0
 800f564:	d0f9      	beq.n	800f55a <__sflush_r+0x1a>
 800f566:	2300      	movs	r3, #0
 800f568:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f56c:	682f      	ldr	r7, [r5, #0]
 800f56e:	602b      	str	r3, [r5, #0]
 800f570:	d032      	beq.n	800f5d8 <__sflush_r+0x98>
 800f572:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f574:	89a3      	ldrh	r3, [r4, #12]
 800f576:	075a      	lsls	r2, r3, #29
 800f578:	d505      	bpl.n	800f586 <__sflush_r+0x46>
 800f57a:	6863      	ldr	r3, [r4, #4]
 800f57c:	1ac0      	subs	r0, r0, r3
 800f57e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f580:	b10b      	cbz	r3, 800f586 <__sflush_r+0x46>
 800f582:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f584:	1ac0      	subs	r0, r0, r3
 800f586:	2300      	movs	r3, #0
 800f588:	4602      	mov	r2, r0
 800f58a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f58c:	6a21      	ldr	r1, [r4, #32]
 800f58e:	4628      	mov	r0, r5
 800f590:	47b0      	blx	r6
 800f592:	1c43      	adds	r3, r0, #1
 800f594:	89a3      	ldrh	r3, [r4, #12]
 800f596:	d106      	bne.n	800f5a6 <__sflush_r+0x66>
 800f598:	6829      	ldr	r1, [r5, #0]
 800f59a:	291d      	cmp	r1, #29
 800f59c:	d82c      	bhi.n	800f5f8 <__sflush_r+0xb8>
 800f59e:	4a2a      	ldr	r2, [pc, #168]	; (800f648 <__sflush_r+0x108>)
 800f5a0:	40ca      	lsrs	r2, r1
 800f5a2:	07d6      	lsls	r6, r2, #31
 800f5a4:	d528      	bpl.n	800f5f8 <__sflush_r+0xb8>
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	6062      	str	r2, [r4, #4]
 800f5aa:	04d9      	lsls	r1, r3, #19
 800f5ac:	6922      	ldr	r2, [r4, #16]
 800f5ae:	6022      	str	r2, [r4, #0]
 800f5b0:	d504      	bpl.n	800f5bc <__sflush_r+0x7c>
 800f5b2:	1c42      	adds	r2, r0, #1
 800f5b4:	d101      	bne.n	800f5ba <__sflush_r+0x7a>
 800f5b6:	682b      	ldr	r3, [r5, #0]
 800f5b8:	b903      	cbnz	r3, 800f5bc <__sflush_r+0x7c>
 800f5ba:	6560      	str	r0, [r4, #84]	; 0x54
 800f5bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f5be:	602f      	str	r7, [r5, #0]
 800f5c0:	2900      	cmp	r1, #0
 800f5c2:	d0ca      	beq.n	800f55a <__sflush_r+0x1a>
 800f5c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f5c8:	4299      	cmp	r1, r3
 800f5ca:	d002      	beq.n	800f5d2 <__sflush_r+0x92>
 800f5cc:	4628      	mov	r0, r5
 800f5ce:	f7fe ff57 	bl	800e480 <_free_r>
 800f5d2:	2000      	movs	r0, #0
 800f5d4:	6360      	str	r0, [r4, #52]	; 0x34
 800f5d6:	e7c1      	b.n	800f55c <__sflush_r+0x1c>
 800f5d8:	6a21      	ldr	r1, [r4, #32]
 800f5da:	2301      	movs	r3, #1
 800f5dc:	4628      	mov	r0, r5
 800f5de:	47b0      	blx	r6
 800f5e0:	1c41      	adds	r1, r0, #1
 800f5e2:	d1c7      	bne.n	800f574 <__sflush_r+0x34>
 800f5e4:	682b      	ldr	r3, [r5, #0]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d0c4      	beq.n	800f574 <__sflush_r+0x34>
 800f5ea:	2b1d      	cmp	r3, #29
 800f5ec:	d001      	beq.n	800f5f2 <__sflush_r+0xb2>
 800f5ee:	2b16      	cmp	r3, #22
 800f5f0:	d101      	bne.n	800f5f6 <__sflush_r+0xb6>
 800f5f2:	602f      	str	r7, [r5, #0]
 800f5f4:	e7b1      	b.n	800f55a <__sflush_r+0x1a>
 800f5f6:	89a3      	ldrh	r3, [r4, #12]
 800f5f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f5fc:	81a3      	strh	r3, [r4, #12]
 800f5fe:	e7ad      	b.n	800f55c <__sflush_r+0x1c>
 800f600:	690f      	ldr	r7, [r1, #16]
 800f602:	2f00      	cmp	r7, #0
 800f604:	d0a9      	beq.n	800f55a <__sflush_r+0x1a>
 800f606:	0793      	lsls	r3, r2, #30
 800f608:	680e      	ldr	r6, [r1, #0]
 800f60a:	bf08      	it	eq
 800f60c:	694b      	ldreq	r3, [r1, #20]
 800f60e:	600f      	str	r7, [r1, #0]
 800f610:	bf18      	it	ne
 800f612:	2300      	movne	r3, #0
 800f614:	eba6 0807 	sub.w	r8, r6, r7
 800f618:	608b      	str	r3, [r1, #8]
 800f61a:	f1b8 0f00 	cmp.w	r8, #0
 800f61e:	dd9c      	ble.n	800f55a <__sflush_r+0x1a>
 800f620:	6a21      	ldr	r1, [r4, #32]
 800f622:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f624:	4643      	mov	r3, r8
 800f626:	463a      	mov	r2, r7
 800f628:	4628      	mov	r0, r5
 800f62a:	47b0      	blx	r6
 800f62c:	2800      	cmp	r0, #0
 800f62e:	dc06      	bgt.n	800f63e <__sflush_r+0xfe>
 800f630:	89a3      	ldrh	r3, [r4, #12]
 800f632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f636:	81a3      	strh	r3, [r4, #12]
 800f638:	f04f 30ff 	mov.w	r0, #4294967295
 800f63c:	e78e      	b.n	800f55c <__sflush_r+0x1c>
 800f63e:	4407      	add	r7, r0
 800f640:	eba8 0800 	sub.w	r8, r8, r0
 800f644:	e7e9      	b.n	800f61a <__sflush_r+0xda>
 800f646:	bf00      	nop
 800f648:	20400001 	.word	0x20400001

0800f64c <_fflush_r>:
 800f64c:	b538      	push	{r3, r4, r5, lr}
 800f64e:	690b      	ldr	r3, [r1, #16]
 800f650:	4605      	mov	r5, r0
 800f652:	460c      	mov	r4, r1
 800f654:	b913      	cbnz	r3, 800f65c <_fflush_r+0x10>
 800f656:	2500      	movs	r5, #0
 800f658:	4628      	mov	r0, r5
 800f65a:	bd38      	pop	{r3, r4, r5, pc}
 800f65c:	b118      	cbz	r0, 800f666 <_fflush_r+0x1a>
 800f65e:	6983      	ldr	r3, [r0, #24]
 800f660:	b90b      	cbnz	r3, 800f666 <_fflush_r+0x1a>
 800f662:	f7fe fe21 	bl	800e2a8 <__sinit>
 800f666:	4b14      	ldr	r3, [pc, #80]	; (800f6b8 <_fflush_r+0x6c>)
 800f668:	429c      	cmp	r4, r3
 800f66a:	d11b      	bne.n	800f6a4 <_fflush_r+0x58>
 800f66c:	686c      	ldr	r4, [r5, #4]
 800f66e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d0ef      	beq.n	800f656 <_fflush_r+0xa>
 800f676:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f678:	07d0      	lsls	r0, r2, #31
 800f67a:	d404      	bmi.n	800f686 <_fflush_r+0x3a>
 800f67c:	0599      	lsls	r1, r3, #22
 800f67e:	d402      	bmi.n	800f686 <_fflush_r+0x3a>
 800f680:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f682:	f7fe fed4 	bl	800e42e <__retarget_lock_acquire_recursive>
 800f686:	4628      	mov	r0, r5
 800f688:	4621      	mov	r1, r4
 800f68a:	f7ff ff59 	bl	800f540 <__sflush_r>
 800f68e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f690:	07da      	lsls	r2, r3, #31
 800f692:	4605      	mov	r5, r0
 800f694:	d4e0      	bmi.n	800f658 <_fflush_r+0xc>
 800f696:	89a3      	ldrh	r3, [r4, #12]
 800f698:	059b      	lsls	r3, r3, #22
 800f69a:	d4dd      	bmi.n	800f658 <_fflush_r+0xc>
 800f69c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f69e:	f7fe fec7 	bl	800e430 <__retarget_lock_release_recursive>
 800f6a2:	e7d9      	b.n	800f658 <_fflush_r+0xc>
 800f6a4:	4b05      	ldr	r3, [pc, #20]	; (800f6bc <_fflush_r+0x70>)
 800f6a6:	429c      	cmp	r4, r3
 800f6a8:	d101      	bne.n	800f6ae <_fflush_r+0x62>
 800f6aa:	68ac      	ldr	r4, [r5, #8]
 800f6ac:	e7df      	b.n	800f66e <_fflush_r+0x22>
 800f6ae:	4b04      	ldr	r3, [pc, #16]	; (800f6c0 <_fflush_r+0x74>)
 800f6b0:	429c      	cmp	r4, r3
 800f6b2:	bf08      	it	eq
 800f6b4:	68ec      	ldreq	r4, [r5, #12]
 800f6b6:	e7da      	b.n	800f66e <_fflush_r+0x22>
 800f6b8:	08012174 	.word	0x08012174
 800f6bc:	08012194 	.word	0x08012194
 800f6c0:	08012154 	.word	0x08012154

0800f6c4 <rshift>:
 800f6c4:	6903      	ldr	r3, [r0, #16]
 800f6c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f6ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f6ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f6d2:	f100 0414 	add.w	r4, r0, #20
 800f6d6:	dd45      	ble.n	800f764 <rshift+0xa0>
 800f6d8:	f011 011f 	ands.w	r1, r1, #31
 800f6dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f6e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f6e4:	d10c      	bne.n	800f700 <rshift+0x3c>
 800f6e6:	f100 0710 	add.w	r7, r0, #16
 800f6ea:	4629      	mov	r1, r5
 800f6ec:	42b1      	cmp	r1, r6
 800f6ee:	d334      	bcc.n	800f75a <rshift+0x96>
 800f6f0:	1a9b      	subs	r3, r3, r2
 800f6f2:	009b      	lsls	r3, r3, #2
 800f6f4:	1eea      	subs	r2, r5, #3
 800f6f6:	4296      	cmp	r6, r2
 800f6f8:	bf38      	it	cc
 800f6fa:	2300      	movcc	r3, #0
 800f6fc:	4423      	add	r3, r4
 800f6fe:	e015      	b.n	800f72c <rshift+0x68>
 800f700:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f704:	f1c1 0820 	rsb	r8, r1, #32
 800f708:	40cf      	lsrs	r7, r1
 800f70a:	f105 0e04 	add.w	lr, r5, #4
 800f70e:	46a1      	mov	r9, r4
 800f710:	4576      	cmp	r6, lr
 800f712:	46f4      	mov	ip, lr
 800f714:	d815      	bhi.n	800f742 <rshift+0x7e>
 800f716:	1a9a      	subs	r2, r3, r2
 800f718:	0092      	lsls	r2, r2, #2
 800f71a:	3a04      	subs	r2, #4
 800f71c:	3501      	adds	r5, #1
 800f71e:	42ae      	cmp	r6, r5
 800f720:	bf38      	it	cc
 800f722:	2200      	movcc	r2, #0
 800f724:	18a3      	adds	r3, r4, r2
 800f726:	50a7      	str	r7, [r4, r2]
 800f728:	b107      	cbz	r7, 800f72c <rshift+0x68>
 800f72a:	3304      	adds	r3, #4
 800f72c:	1b1a      	subs	r2, r3, r4
 800f72e:	42a3      	cmp	r3, r4
 800f730:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f734:	bf08      	it	eq
 800f736:	2300      	moveq	r3, #0
 800f738:	6102      	str	r2, [r0, #16]
 800f73a:	bf08      	it	eq
 800f73c:	6143      	streq	r3, [r0, #20]
 800f73e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f742:	f8dc c000 	ldr.w	ip, [ip]
 800f746:	fa0c fc08 	lsl.w	ip, ip, r8
 800f74a:	ea4c 0707 	orr.w	r7, ip, r7
 800f74e:	f849 7b04 	str.w	r7, [r9], #4
 800f752:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f756:	40cf      	lsrs	r7, r1
 800f758:	e7da      	b.n	800f710 <rshift+0x4c>
 800f75a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f75e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f762:	e7c3      	b.n	800f6ec <rshift+0x28>
 800f764:	4623      	mov	r3, r4
 800f766:	e7e1      	b.n	800f72c <rshift+0x68>

0800f768 <__hexdig_fun>:
 800f768:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f76c:	2b09      	cmp	r3, #9
 800f76e:	d802      	bhi.n	800f776 <__hexdig_fun+0xe>
 800f770:	3820      	subs	r0, #32
 800f772:	b2c0      	uxtb	r0, r0
 800f774:	4770      	bx	lr
 800f776:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f77a:	2b05      	cmp	r3, #5
 800f77c:	d801      	bhi.n	800f782 <__hexdig_fun+0x1a>
 800f77e:	3847      	subs	r0, #71	; 0x47
 800f780:	e7f7      	b.n	800f772 <__hexdig_fun+0xa>
 800f782:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f786:	2b05      	cmp	r3, #5
 800f788:	d801      	bhi.n	800f78e <__hexdig_fun+0x26>
 800f78a:	3827      	subs	r0, #39	; 0x27
 800f78c:	e7f1      	b.n	800f772 <__hexdig_fun+0xa>
 800f78e:	2000      	movs	r0, #0
 800f790:	4770      	bx	lr
	...

0800f794 <__gethex>:
 800f794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f798:	ed2d 8b02 	vpush	{d8}
 800f79c:	b089      	sub	sp, #36	; 0x24
 800f79e:	ee08 0a10 	vmov	s16, r0
 800f7a2:	9304      	str	r3, [sp, #16]
 800f7a4:	4bb4      	ldr	r3, [pc, #720]	; (800fa78 <__gethex+0x2e4>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	9301      	str	r3, [sp, #4]
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	468b      	mov	fp, r1
 800f7ae:	4690      	mov	r8, r2
 800f7b0:	f7f0 fd20 	bl	80001f4 <strlen>
 800f7b4:	9b01      	ldr	r3, [sp, #4]
 800f7b6:	f8db 2000 	ldr.w	r2, [fp]
 800f7ba:	4403      	add	r3, r0
 800f7bc:	4682      	mov	sl, r0
 800f7be:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f7c2:	9305      	str	r3, [sp, #20]
 800f7c4:	1c93      	adds	r3, r2, #2
 800f7c6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f7ca:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f7ce:	32fe      	adds	r2, #254	; 0xfe
 800f7d0:	18d1      	adds	r1, r2, r3
 800f7d2:	461f      	mov	r7, r3
 800f7d4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f7d8:	9100      	str	r1, [sp, #0]
 800f7da:	2830      	cmp	r0, #48	; 0x30
 800f7dc:	d0f8      	beq.n	800f7d0 <__gethex+0x3c>
 800f7de:	f7ff ffc3 	bl	800f768 <__hexdig_fun>
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	2800      	cmp	r0, #0
 800f7e6:	d13a      	bne.n	800f85e <__gethex+0xca>
 800f7e8:	9901      	ldr	r1, [sp, #4]
 800f7ea:	4652      	mov	r2, sl
 800f7ec:	4638      	mov	r0, r7
 800f7ee:	f7ff f842 	bl	800e876 <strncmp>
 800f7f2:	4605      	mov	r5, r0
 800f7f4:	2800      	cmp	r0, #0
 800f7f6:	d168      	bne.n	800f8ca <__gethex+0x136>
 800f7f8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800f7fc:	eb07 060a 	add.w	r6, r7, sl
 800f800:	f7ff ffb2 	bl	800f768 <__hexdig_fun>
 800f804:	2800      	cmp	r0, #0
 800f806:	d062      	beq.n	800f8ce <__gethex+0x13a>
 800f808:	4633      	mov	r3, r6
 800f80a:	7818      	ldrb	r0, [r3, #0]
 800f80c:	2830      	cmp	r0, #48	; 0x30
 800f80e:	461f      	mov	r7, r3
 800f810:	f103 0301 	add.w	r3, r3, #1
 800f814:	d0f9      	beq.n	800f80a <__gethex+0x76>
 800f816:	f7ff ffa7 	bl	800f768 <__hexdig_fun>
 800f81a:	2301      	movs	r3, #1
 800f81c:	fab0 f480 	clz	r4, r0
 800f820:	0964      	lsrs	r4, r4, #5
 800f822:	4635      	mov	r5, r6
 800f824:	9300      	str	r3, [sp, #0]
 800f826:	463a      	mov	r2, r7
 800f828:	4616      	mov	r6, r2
 800f82a:	3201      	adds	r2, #1
 800f82c:	7830      	ldrb	r0, [r6, #0]
 800f82e:	f7ff ff9b 	bl	800f768 <__hexdig_fun>
 800f832:	2800      	cmp	r0, #0
 800f834:	d1f8      	bne.n	800f828 <__gethex+0x94>
 800f836:	9901      	ldr	r1, [sp, #4]
 800f838:	4652      	mov	r2, sl
 800f83a:	4630      	mov	r0, r6
 800f83c:	f7ff f81b 	bl	800e876 <strncmp>
 800f840:	b980      	cbnz	r0, 800f864 <__gethex+0xd0>
 800f842:	b94d      	cbnz	r5, 800f858 <__gethex+0xc4>
 800f844:	eb06 050a 	add.w	r5, r6, sl
 800f848:	462a      	mov	r2, r5
 800f84a:	4616      	mov	r6, r2
 800f84c:	3201      	adds	r2, #1
 800f84e:	7830      	ldrb	r0, [r6, #0]
 800f850:	f7ff ff8a 	bl	800f768 <__hexdig_fun>
 800f854:	2800      	cmp	r0, #0
 800f856:	d1f8      	bne.n	800f84a <__gethex+0xb6>
 800f858:	1bad      	subs	r5, r5, r6
 800f85a:	00ad      	lsls	r5, r5, #2
 800f85c:	e004      	b.n	800f868 <__gethex+0xd4>
 800f85e:	2400      	movs	r4, #0
 800f860:	4625      	mov	r5, r4
 800f862:	e7e0      	b.n	800f826 <__gethex+0x92>
 800f864:	2d00      	cmp	r5, #0
 800f866:	d1f7      	bne.n	800f858 <__gethex+0xc4>
 800f868:	7833      	ldrb	r3, [r6, #0]
 800f86a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f86e:	2b50      	cmp	r3, #80	; 0x50
 800f870:	d13b      	bne.n	800f8ea <__gethex+0x156>
 800f872:	7873      	ldrb	r3, [r6, #1]
 800f874:	2b2b      	cmp	r3, #43	; 0x2b
 800f876:	d02c      	beq.n	800f8d2 <__gethex+0x13e>
 800f878:	2b2d      	cmp	r3, #45	; 0x2d
 800f87a:	d02e      	beq.n	800f8da <__gethex+0x146>
 800f87c:	1c71      	adds	r1, r6, #1
 800f87e:	f04f 0900 	mov.w	r9, #0
 800f882:	7808      	ldrb	r0, [r1, #0]
 800f884:	f7ff ff70 	bl	800f768 <__hexdig_fun>
 800f888:	1e43      	subs	r3, r0, #1
 800f88a:	b2db      	uxtb	r3, r3
 800f88c:	2b18      	cmp	r3, #24
 800f88e:	d82c      	bhi.n	800f8ea <__gethex+0x156>
 800f890:	f1a0 0210 	sub.w	r2, r0, #16
 800f894:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f898:	f7ff ff66 	bl	800f768 <__hexdig_fun>
 800f89c:	1e43      	subs	r3, r0, #1
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	2b18      	cmp	r3, #24
 800f8a2:	d91d      	bls.n	800f8e0 <__gethex+0x14c>
 800f8a4:	f1b9 0f00 	cmp.w	r9, #0
 800f8a8:	d000      	beq.n	800f8ac <__gethex+0x118>
 800f8aa:	4252      	negs	r2, r2
 800f8ac:	4415      	add	r5, r2
 800f8ae:	f8cb 1000 	str.w	r1, [fp]
 800f8b2:	b1e4      	cbz	r4, 800f8ee <__gethex+0x15a>
 800f8b4:	9b00      	ldr	r3, [sp, #0]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	bf14      	ite	ne
 800f8ba:	2700      	movne	r7, #0
 800f8bc:	2706      	moveq	r7, #6
 800f8be:	4638      	mov	r0, r7
 800f8c0:	b009      	add	sp, #36	; 0x24
 800f8c2:	ecbd 8b02 	vpop	{d8}
 800f8c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8ca:	463e      	mov	r6, r7
 800f8cc:	4625      	mov	r5, r4
 800f8ce:	2401      	movs	r4, #1
 800f8d0:	e7ca      	b.n	800f868 <__gethex+0xd4>
 800f8d2:	f04f 0900 	mov.w	r9, #0
 800f8d6:	1cb1      	adds	r1, r6, #2
 800f8d8:	e7d3      	b.n	800f882 <__gethex+0xee>
 800f8da:	f04f 0901 	mov.w	r9, #1
 800f8de:	e7fa      	b.n	800f8d6 <__gethex+0x142>
 800f8e0:	230a      	movs	r3, #10
 800f8e2:	fb03 0202 	mla	r2, r3, r2, r0
 800f8e6:	3a10      	subs	r2, #16
 800f8e8:	e7d4      	b.n	800f894 <__gethex+0x100>
 800f8ea:	4631      	mov	r1, r6
 800f8ec:	e7df      	b.n	800f8ae <__gethex+0x11a>
 800f8ee:	1bf3      	subs	r3, r6, r7
 800f8f0:	3b01      	subs	r3, #1
 800f8f2:	4621      	mov	r1, r4
 800f8f4:	2b07      	cmp	r3, #7
 800f8f6:	dc0b      	bgt.n	800f910 <__gethex+0x17c>
 800f8f8:	ee18 0a10 	vmov	r0, s16
 800f8fc:	f000 fa82 	bl	800fe04 <_Balloc>
 800f900:	4604      	mov	r4, r0
 800f902:	b940      	cbnz	r0, 800f916 <__gethex+0x182>
 800f904:	4b5d      	ldr	r3, [pc, #372]	; (800fa7c <__gethex+0x2e8>)
 800f906:	4602      	mov	r2, r0
 800f908:	21de      	movs	r1, #222	; 0xde
 800f90a:	485d      	ldr	r0, [pc, #372]	; (800fa80 <__gethex+0x2ec>)
 800f90c:	f001 ff28 	bl	8011760 <__assert_func>
 800f910:	3101      	adds	r1, #1
 800f912:	105b      	asrs	r3, r3, #1
 800f914:	e7ee      	b.n	800f8f4 <__gethex+0x160>
 800f916:	f100 0914 	add.w	r9, r0, #20
 800f91a:	f04f 0b00 	mov.w	fp, #0
 800f91e:	f1ca 0301 	rsb	r3, sl, #1
 800f922:	f8cd 9008 	str.w	r9, [sp, #8]
 800f926:	f8cd b000 	str.w	fp, [sp]
 800f92a:	9306      	str	r3, [sp, #24]
 800f92c:	42b7      	cmp	r7, r6
 800f92e:	d340      	bcc.n	800f9b2 <__gethex+0x21e>
 800f930:	9802      	ldr	r0, [sp, #8]
 800f932:	9b00      	ldr	r3, [sp, #0]
 800f934:	f840 3b04 	str.w	r3, [r0], #4
 800f938:	eba0 0009 	sub.w	r0, r0, r9
 800f93c:	1080      	asrs	r0, r0, #2
 800f93e:	0146      	lsls	r6, r0, #5
 800f940:	6120      	str	r0, [r4, #16]
 800f942:	4618      	mov	r0, r3
 800f944:	f000 fb50 	bl	800ffe8 <__hi0bits>
 800f948:	1a30      	subs	r0, r6, r0
 800f94a:	f8d8 6000 	ldr.w	r6, [r8]
 800f94e:	42b0      	cmp	r0, r6
 800f950:	dd63      	ble.n	800fa1a <__gethex+0x286>
 800f952:	1b87      	subs	r7, r0, r6
 800f954:	4639      	mov	r1, r7
 800f956:	4620      	mov	r0, r4
 800f958:	f000 fef4 	bl	8010744 <__any_on>
 800f95c:	4682      	mov	sl, r0
 800f95e:	b1a8      	cbz	r0, 800f98c <__gethex+0x1f8>
 800f960:	1e7b      	subs	r3, r7, #1
 800f962:	1159      	asrs	r1, r3, #5
 800f964:	f003 021f 	and.w	r2, r3, #31
 800f968:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f96c:	f04f 0a01 	mov.w	sl, #1
 800f970:	fa0a f202 	lsl.w	r2, sl, r2
 800f974:	420a      	tst	r2, r1
 800f976:	d009      	beq.n	800f98c <__gethex+0x1f8>
 800f978:	4553      	cmp	r3, sl
 800f97a:	dd05      	ble.n	800f988 <__gethex+0x1f4>
 800f97c:	1eb9      	subs	r1, r7, #2
 800f97e:	4620      	mov	r0, r4
 800f980:	f000 fee0 	bl	8010744 <__any_on>
 800f984:	2800      	cmp	r0, #0
 800f986:	d145      	bne.n	800fa14 <__gethex+0x280>
 800f988:	f04f 0a02 	mov.w	sl, #2
 800f98c:	4639      	mov	r1, r7
 800f98e:	4620      	mov	r0, r4
 800f990:	f7ff fe98 	bl	800f6c4 <rshift>
 800f994:	443d      	add	r5, r7
 800f996:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f99a:	42ab      	cmp	r3, r5
 800f99c:	da4c      	bge.n	800fa38 <__gethex+0x2a4>
 800f99e:	ee18 0a10 	vmov	r0, s16
 800f9a2:	4621      	mov	r1, r4
 800f9a4:	f000 fa6e 	bl	800fe84 <_Bfree>
 800f9a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	6013      	str	r3, [r2, #0]
 800f9ae:	27a3      	movs	r7, #163	; 0xa3
 800f9b0:	e785      	b.n	800f8be <__gethex+0x12a>
 800f9b2:	1e73      	subs	r3, r6, #1
 800f9b4:	9a05      	ldr	r2, [sp, #20]
 800f9b6:	9303      	str	r3, [sp, #12]
 800f9b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f9bc:	4293      	cmp	r3, r2
 800f9be:	d019      	beq.n	800f9f4 <__gethex+0x260>
 800f9c0:	f1bb 0f20 	cmp.w	fp, #32
 800f9c4:	d107      	bne.n	800f9d6 <__gethex+0x242>
 800f9c6:	9b02      	ldr	r3, [sp, #8]
 800f9c8:	9a00      	ldr	r2, [sp, #0]
 800f9ca:	f843 2b04 	str.w	r2, [r3], #4
 800f9ce:	9302      	str	r3, [sp, #8]
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	9300      	str	r3, [sp, #0]
 800f9d4:	469b      	mov	fp, r3
 800f9d6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f9da:	f7ff fec5 	bl	800f768 <__hexdig_fun>
 800f9de:	9b00      	ldr	r3, [sp, #0]
 800f9e0:	f000 000f 	and.w	r0, r0, #15
 800f9e4:	fa00 f00b 	lsl.w	r0, r0, fp
 800f9e8:	4303      	orrs	r3, r0
 800f9ea:	9300      	str	r3, [sp, #0]
 800f9ec:	f10b 0b04 	add.w	fp, fp, #4
 800f9f0:	9b03      	ldr	r3, [sp, #12]
 800f9f2:	e00d      	b.n	800fa10 <__gethex+0x27c>
 800f9f4:	9b03      	ldr	r3, [sp, #12]
 800f9f6:	9a06      	ldr	r2, [sp, #24]
 800f9f8:	4413      	add	r3, r2
 800f9fa:	42bb      	cmp	r3, r7
 800f9fc:	d3e0      	bcc.n	800f9c0 <__gethex+0x22c>
 800f9fe:	4618      	mov	r0, r3
 800fa00:	9901      	ldr	r1, [sp, #4]
 800fa02:	9307      	str	r3, [sp, #28]
 800fa04:	4652      	mov	r2, sl
 800fa06:	f7fe ff36 	bl	800e876 <strncmp>
 800fa0a:	9b07      	ldr	r3, [sp, #28]
 800fa0c:	2800      	cmp	r0, #0
 800fa0e:	d1d7      	bne.n	800f9c0 <__gethex+0x22c>
 800fa10:	461e      	mov	r6, r3
 800fa12:	e78b      	b.n	800f92c <__gethex+0x198>
 800fa14:	f04f 0a03 	mov.w	sl, #3
 800fa18:	e7b8      	b.n	800f98c <__gethex+0x1f8>
 800fa1a:	da0a      	bge.n	800fa32 <__gethex+0x29e>
 800fa1c:	1a37      	subs	r7, r6, r0
 800fa1e:	4621      	mov	r1, r4
 800fa20:	ee18 0a10 	vmov	r0, s16
 800fa24:	463a      	mov	r2, r7
 800fa26:	f000 fc49 	bl	80102bc <__lshift>
 800fa2a:	1bed      	subs	r5, r5, r7
 800fa2c:	4604      	mov	r4, r0
 800fa2e:	f100 0914 	add.w	r9, r0, #20
 800fa32:	f04f 0a00 	mov.w	sl, #0
 800fa36:	e7ae      	b.n	800f996 <__gethex+0x202>
 800fa38:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800fa3c:	42a8      	cmp	r0, r5
 800fa3e:	dd72      	ble.n	800fb26 <__gethex+0x392>
 800fa40:	1b45      	subs	r5, r0, r5
 800fa42:	42ae      	cmp	r6, r5
 800fa44:	dc36      	bgt.n	800fab4 <__gethex+0x320>
 800fa46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fa4a:	2b02      	cmp	r3, #2
 800fa4c:	d02a      	beq.n	800faa4 <__gethex+0x310>
 800fa4e:	2b03      	cmp	r3, #3
 800fa50:	d02c      	beq.n	800faac <__gethex+0x318>
 800fa52:	2b01      	cmp	r3, #1
 800fa54:	d11c      	bne.n	800fa90 <__gethex+0x2fc>
 800fa56:	42ae      	cmp	r6, r5
 800fa58:	d11a      	bne.n	800fa90 <__gethex+0x2fc>
 800fa5a:	2e01      	cmp	r6, #1
 800fa5c:	d112      	bne.n	800fa84 <__gethex+0x2f0>
 800fa5e:	9a04      	ldr	r2, [sp, #16]
 800fa60:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fa64:	6013      	str	r3, [r2, #0]
 800fa66:	2301      	movs	r3, #1
 800fa68:	6123      	str	r3, [r4, #16]
 800fa6a:	f8c9 3000 	str.w	r3, [r9]
 800fa6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fa70:	2762      	movs	r7, #98	; 0x62
 800fa72:	601c      	str	r4, [r3, #0]
 800fa74:	e723      	b.n	800f8be <__gethex+0x12a>
 800fa76:	bf00      	nop
 800fa78:	08012290 	.word	0x08012290
 800fa7c:	08012218 	.word	0x08012218
 800fa80:	08012229 	.word	0x08012229
 800fa84:	1e71      	subs	r1, r6, #1
 800fa86:	4620      	mov	r0, r4
 800fa88:	f000 fe5c 	bl	8010744 <__any_on>
 800fa8c:	2800      	cmp	r0, #0
 800fa8e:	d1e6      	bne.n	800fa5e <__gethex+0x2ca>
 800fa90:	ee18 0a10 	vmov	r0, s16
 800fa94:	4621      	mov	r1, r4
 800fa96:	f000 f9f5 	bl	800fe84 <_Bfree>
 800fa9a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	6013      	str	r3, [r2, #0]
 800faa0:	2750      	movs	r7, #80	; 0x50
 800faa2:	e70c      	b.n	800f8be <__gethex+0x12a>
 800faa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d1f2      	bne.n	800fa90 <__gethex+0x2fc>
 800faaa:	e7d8      	b.n	800fa5e <__gethex+0x2ca>
 800faac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d1d5      	bne.n	800fa5e <__gethex+0x2ca>
 800fab2:	e7ed      	b.n	800fa90 <__gethex+0x2fc>
 800fab4:	1e6f      	subs	r7, r5, #1
 800fab6:	f1ba 0f00 	cmp.w	sl, #0
 800faba:	d131      	bne.n	800fb20 <__gethex+0x38c>
 800fabc:	b127      	cbz	r7, 800fac8 <__gethex+0x334>
 800fabe:	4639      	mov	r1, r7
 800fac0:	4620      	mov	r0, r4
 800fac2:	f000 fe3f 	bl	8010744 <__any_on>
 800fac6:	4682      	mov	sl, r0
 800fac8:	117b      	asrs	r3, r7, #5
 800faca:	2101      	movs	r1, #1
 800facc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800fad0:	f007 071f 	and.w	r7, r7, #31
 800fad4:	fa01 f707 	lsl.w	r7, r1, r7
 800fad8:	421f      	tst	r7, r3
 800fada:	4629      	mov	r1, r5
 800fadc:	4620      	mov	r0, r4
 800fade:	bf18      	it	ne
 800fae0:	f04a 0a02 	orrne.w	sl, sl, #2
 800fae4:	1b76      	subs	r6, r6, r5
 800fae6:	f7ff fded 	bl	800f6c4 <rshift>
 800faea:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800faee:	2702      	movs	r7, #2
 800faf0:	f1ba 0f00 	cmp.w	sl, #0
 800faf4:	d048      	beq.n	800fb88 <__gethex+0x3f4>
 800faf6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fafa:	2b02      	cmp	r3, #2
 800fafc:	d015      	beq.n	800fb2a <__gethex+0x396>
 800fafe:	2b03      	cmp	r3, #3
 800fb00:	d017      	beq.n	800fb32 <__gethex+0x39e>
 800fb02:	2b01      	cmp	r3, #1
 800fb04:	d109      	bne.n	800fb1a <__gethex+0x386>
 800fb06:	f01a 0f02 	tst.w	sl, #2
 800fb0a:	d006      	beq.n	800fb1a <__gethex+0x386>
 800fb0c:	f8d9 0000 	ldr.w	r0, [r9]
 800fb10:	ea4a 0a00 	orr.w	sl, sl, r0
 800fb14:	f01a 0f01 	tst.w	sl, #1
 800fb18:	d10e      	bne.n	800fb38 <__gethex+0x3a4>
 800fb1a:	f047 0710 	orr.w	r7, r7, #16
 800fb1e:	e033      	b.n	800fb88 <__gethex+0x3f4>
 800fb20:	f04f 0a01 	mov.w	sl, #1
 800fb24:	e7d0      	b.n	800fac8 <__gethex+0x334>
 800fb26:	2701      	movs	r7, #1
 800fb28:	e7e2      	b.n	800faf0 <__gethex+0x35c>
 800fb2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fb2c:	f1c3 0301 	rsb	r3, r3, #1
 800fb30:	9315      	str	r3, [sp, #84]	; 0x54
 800fb32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d0f0      	beq.n	800fb1a <__gethex+0x386>
 800fb38:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fb3c:	f104 0314 	add.w	r3, r4, #20
 800fb40:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fb44:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fb48:	f04f 0c00 	mov.w	ip, #0
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb52:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fb56:	d01c      	beq.n	800fb92 <__gethex+0x3fe>
 800fb58:	3201      	adds	r2, #1
 800fb5a:	6002      	str	r2, [r0, #0]
 800fb5c:	2f02      	cmp	r7, #2
 800fb5e:	f104 0314 	add.w	r3, r4, #20
 800fb62:	d13f      	bne.n	800fbe4 <__gethex+0x450>
 800fb64:	f8d8 2000 	ldr.w	r2, [r8]
 800fb68:	3a01      	subs	r2, #1
 800fb6a:	42b2      	cmp	r2, r6
 800fb6c:	d10a      	bne.n	800fb84 <__gethex+0x3f0>
 800fb6e:	1171      	asrs	r1, r6, #5
 800fb70:	2201      	movs	r2, #1
 800fb72:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fb76:	f006 061f 	and.w	r6, r6, #31
 800fb7a:	fa02 f606 	lsl.w	r6, r2, r6
 800fb7e:	421e      	tst	r6, r3
 800fb80:	bf18      	it	ne
 800fb82:	4617      	movne	r7, r2
 800fb84:	f047 0720 	orr.w	r7, r7, #32
 800fb88:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fb8a:	601c      	str	r4, [r3, #0]
 800fb8c:	9b04      	ldr	r3, [sp, #16]
 800fb8e:	601d      	str	r5, [r3, #0]
 800fb90:	e695      	b.n	800f8be <__gethex+0x12a>
 800fb92:	4299      	cmp	r1, r3
 800fb94:	f843 cc04 	str.w	ip, [r3, #-4]
 800fb98:	d8d8      	bhi.n	800fb4c <__gethex+0x3b8>
 800fb9a:	68a3      	ldr	r3, [r4, #8]
 800fb9c:	459b      	cmp	fp, r3
 800fb9e:	db19      	blt.n	800fbd4 <__gethex+0x440>
 800fba0:	6861      	ldr	r1, [r4, #4]
 800fba2:	ee18 0a10 	vmov	r0, s16
 800fba6:	3101      	adds	r1, #1
 800fba8:	f000 f92c 	bl	800fe04 <_Balloc>
 800fbac:	4681      	mov	r9, r0
 800fbae:	b918      	cbnz	r0, 800fbb8 <__gethex+0x424>
 800fbb0:	4b1a      	ldr	r3, [pc, #104]	; (800fc1c <__gethex+0x488>)
 800fbb2:	4602      	mov	r2, r0
 800fbb4:	2184      	movs	r1, #132	; 0x84
 800fbb6:	e6a8      	b.n	800f90a <__gethex+0x176>
 800fbb8:	6922      	ldr	r2, [r4, #16]
 800fbba:	3202      	adds	r2, #2
 800fbbc:	f104 010c 	add.w	r1, r4, #12
 800fbc0:	0092      	lsls	r2, r2, #2
 800fbc2:	300c      	adds	r0, #12
 800fbc4:	f7fe fc46 	bl	800e454 <memcpy>
 800fbc8:	4621      	mov	r1, r4
 800fbca:	ee18 0a10 	vmov	r0, s16
 800fbce:	f000 f959 	bl	800fe84 <_Bfree>
 800fbd2:	464c      	mov	r4, r9
 800fbd4:	6923      	ldr	r3, [r4, #16]
 800fbd6:	1c5a      	adds	r2, r3, #1
 800fbd8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fbdc:	6122      	str	r2, [r4, #16]
 800fbde:	2201      	movs	r2, #1
 800fbe0:	615a      	str	r2, [r3, #20]
 800fbe2:	e7bb      	b.n	800fb5c <__gethex+0x3c8>
 800fbe4:	6922      	ldr	r2, [r4, #16]
 800fbe6:	455a      	cmp	r2, fp
 800fbe8:	dd0b      	ble.n	800fc02 <__gethex+0x46e>
 800fbea:	2101      	movs	r1, #1
 800fbec:	4620      	mov	r0, r4
 800fbee:	f7ff fd69 	bl	800f6c4 <rshift>
 800fbf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fbf6:	3501      	adds	r5, #1
 800fbf8:	42ab      	cmp	r3, r5
 800fbfa:	f6ff aed0 	blt.w	800f99e <__gethex+0x20a>
 800fbfe:	2701      	movs	r7, #1
 800fc00:	e7c0      	b.n	800fb84 <__gethex+0x3f0>
 800fc02:	f016 061f 	ands.w	r6, r6, #31
 800fc06:	d0fa      	beq.n	800fbfe <__gethex+0x46a>
 800fc08:	4453      	add	r3, sl
 800fc0a:	f1c6 0620 	rsb	r6, r6, #32
 800fc0e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fc12:	f000 f9e9 	bl	800ffe8 <__hi0bits>
 800fc16:	42b0      	cmp	r0, r6
 800fc18:	dbe7      	blt.n	800fbea <__gethex+0x456>
 800fc1a:	e7f0      	b.n	800fbfe <__gethex+0x46a>
 800fc1c:	08012218 	.word	0x08012218

0800fc20 <L_shift>:
 800fc20:	f1c2 0208 	rsb	r2, r2, #8
 800fc24:	0092      	lsls	r2, r2, #2
 800fc26:	b570      	push	{r4, r5, r6, lr}
 800fc28:	f1c2 0620 	rsb	r6, r2, #32
 800fc2c:	6843      	ldr	r3, [r0, #4]
 800fc2e:	6804      	ldr	r4, [r0, #0]
 800fc30:	fa03 f506 	lsl.w	r5, r3, r6
 800fc34:	432c      	orrs	r4, r5
 800fc36:	40d3      	lsrs	r3, r2
 800fc38:	6004      	str	r4, [r0, #0]
 800fc3a:	f840 3f04 	str.w	r3, [r0, #4]!
 800fc3e:	4288      	cmp	r0, r1
 800fc40:	d3f4      	bcc.n	800fc2c <L_shift+0xc>
 800fc42:	bd70      	pop	{r4, r5, r6, pc}

0800fc44 <__match>:
 800fc44:	b530      	push	{r4, r5, lr}
 800fc46:	6803      	ldr	r3, [r0, #0]
 800fc48:	3301      	adds	r3, #1
 800fc4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc4e:	b914      	cbnz	r4, 800fc56 <__match+0x12>
 800fc50:	6003      	str	r3, [r0, #0]
 800fc52:	2001      	movs	r0, #1
 800fc54:	bd30      	pop	{r4, r5, pc}
 800fc56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc5a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800fc5e:	2d19      	cmp	r5, #25
 800fc60:	bf98      	it	ls
 800fc62:	3220      	addls	r2, #32
 800fc64:	42a2      	cmp	r2, r4
 800fc66:	d0f0      	beq.n	800fc4a <__match+0x6>
 800fc68:	2000      	movs	r0, #0
 800fc6a:	e7f3      	b.n	800fc54 <__match+0x10>

0800fc6c <__hexnan>:
 800fc6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc70:	680b      	ldr	r3, [r1, #0]
 800fc72:	115e      	asrs	r6, r3, #5
 800fc74:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fc78:	f013 031f 	ands.w	r3, r3, #31
 800fc7c:	b087      	sub	sp, #28
 800fc7e:	bf18      	it	ne
 800fc80:	3604      	addne	r6, #4
 800fc82:	2500      	movs	r5, #0
 800fc84:	1f37      	subs	r7, r6, #4
 800fc86:	4690      	mov	r8, r2
 800fc88:	6802      	ldr	r2, [r0, #0]
 800fc8a:	9301      	str	r3, [sp, #4]
 800fc8c:	4682      	mov	sl, r0
 800fc8e:	f846 5c04 	str.w	r5, [r6, #-4]
 800fc92:	46b9      	mov	r9, r7
 800fc94:	463c      	mov	r4, r7
 800fc96:	9502      	str	r5, [sp, #8]
 800fc98:	46ab      	mov	fp, r5
 800fc9a:	7851      	ldrb	r1, [r2, #1]
 800fc9c:	1c53      	adds	r3, r2, #1
 800fc9e:	9303      	str	r3, [sp, #12]
 800fca0:	b341      	cbz	r1, 800fcf4 <__hexnan+0x88>
 800fca2:	4608      	mov	r0, r1
 800fca4:	9205      	str	r2, [sp, #20]
 800fca6:	9104      	str	r1, [sp, #16]
 800fca8:	f7ff fd5e 	bl	800f768 <__hexdig_fun>
 800fcac:	2800      	cmp	r0, #0
 800fcae:	d14f      	bne.n	800fd50 <__hexnan+0xe4>
 800fcb0:	9904      	ldr	r1, [sp, #16]
 800fcb2:	9a05      	ldr	r2, [sp, #20]
 800fcb4:	2920      	cmp	r1, #32
 800fcb6:	d818      	bhi.n	800fcea <__hexnan+0x7e>
 800fcb8:	9b02      	ldr	r3, [sp, #8]
 800fcba:	459b      	cmp	fp, r3
 800fcbc:	dd13      	ble.n	800fce6 <__hexnan+0x7a>
 800fcbe:	454c      	cmp	r4, r9
 800fcc0:	d206      	bcs.n	800fcd0 <__hexnan+0x64>
 800fcc2:	2d07      	cmp	r5, #7
 800fcc4:	dc04      	bgt.n	800fcd0 <__hexnan+0x64>
 800fcc6:	462a      	mov	r2, r5
 800fcc8:	4649      	mov	r1, r9
 800fcca:	4620      	mov	r0, r4
 800fccc:	f7ff ffa8 	bl	800fc20 <L_shift>
 800fcd0:	4544      	cmp	r4, r8
 800fcd2:	d950      	bls.n	800fd76 <__hexnan+0x10a>
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	f1a4 0904 	sub.w	r9, r4, #4
 800fcda:	f844 3c04 	str.w	r3, [r4, #-4]
 800fcde:	f8cd b008 	str.w	fp, [sp, #8]
 800fce2:	464c      	mov	r4, r9
 800fce4:	461d      	mov	r5, r3
 800fce6:	9a03      	ldr	r2, [sp, #12]
 800fce8:	e7d7      	b.n	800fc9a <__hexnan+0x2e>
 800fcea:	2929      	cmp	r1, #41	; 0x29
 800fcec:	d156      	bne.n	800fd9c <__hexnan+0x130>
 800fcee:	3202      	adds	r2, #2
 800fcf0:	f8ca 2000 	str.w	r2, [sl]
 800fcf4:	f1bb 0f00 	cmp.w	fp, #0
 800fcf8:	d050      	beq.n	800fd9c <__hexnan+0x130>
 800fcfa:	454c      	cmp	r4, r9
 800fcfc:	d206      	bcs.n	800fd0c <__hexnan+0xa0>
 800fcfe:	2d07      	cmp	r5, #7
 800fd00:	dc04      	bgt.n	800fd0c <__hexnan+0xa0>
 800fd02:	462a      	mov	r2, r5
 800fd04:	4649      	mov	r1, r9
 800fd06:	4620      	mov	r0, r4
 800fd08:	f7ff ff8a 	bl	800fc20 <L_shift>
 800fd0c:	4544      	cmp	r4, r8
 800fd0e:	d934      	bls.n	800fd7a <__hexnan+0x10e>
 800fd10:	f1a8 0204 	sub.w	r2, r8, #4
 800fd14:	4623      	mov	r3, r4
 800fd16:	f853 1b04 	ldr.w	r1, [r3], #4
 800fd1a:	f842 1f04 	str.w	r1, [r2, #4]!
 800fd1e:	429f      	cmp	r7, r3
 800fd20:	d2f9      	bcs.n	800fd16 <__hexnan+0xaa>
 800fd22:	1b3b      	subs	r3, r7, r4
 800fd24:	f023 0303 	bic.w	r3, r3, #3
 800fd28:	3304      	adds	r3, #4
 800fd2a:	3401      	adds	r4, #1
 800fd2c:	3e03      	subs	r6, #3
 800fd2e:	42b4      	cmp	r4, r6
 800fd30:	bf88      	it	hi
 800fd32:	2304      	movhi	r3, #4
 800fd34:	4443      	add	r3, r8
 800fd36:	2200      	movs	r2, #0
 800fd38:	f843 2b04 	str.w	r2, [r3], #4
 800fd3c:	429f      	cmp	r7, r3
 800fd3e:	d2fb      	bcs.n	800fd38 <__hexnan+0xcc>
 800fd40:	683b      	ldr	r3, [r7, #0]
 800fd42:	b91b      	cbnz	r3, 800fd4c <__hexnan+0xe0>
 800fd44:	4547      	cmp	r7, r8
 800fd46:	d127      	bne.n	800fd98 <__hexnan+0x12c>
 800fd48:	2301      	movs	r3, #1
 800fd4a:	603b      	str	r3, [r7, #0]
 800fd4c:	2005      	movs	r0, #5
 800fd4e:	e026      	b.n	800fd9e <__hexnan+0x132>
 800fd50:	3501      	adds	r5, #1
 800fd52:	2d08      	cmp	r5, #8
 800fd54:	f10b 0b01 	add.w	fp, fp, #1
 800fd58:	dd06      	ble.n	800fd68 <__hexnan+0xfc>
 800fd5a:	4544      	cmp	r4, r8
 800fd5c:	d9c3      	bls.n	800fce6 <__hexnan+0x7a>
 800fd5e:	2300      	movs	r3, #0
 800fd60:	f844 3c04 	str.w	r3, [r4, #-4]
 800fd64:	2501      	movs	r5, #1
 800fd66:	3c04      	subs	r4, #4
 800fd68:	6822      	ldr	r2, [r4, #0]
 800fd6a:	f000 000f 	and.w	r0, r0, #15
 800fd6e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800fd72:	6022      	str	r2, [r4, #0]
 800fd74:	e7b7      	b.n	800fce6 <__hexnan+0x7a>
 800fd76:	2508      	movs	r5, #8
 800fd78:	e7b5      	b.n	800fce6 <__hexnan+0x7a>
 800fd7a:	9b01      	ldr	r3, [sp, #4]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d0df      	beq.n	800fd40 <__hexnan+0xd4>
 800fd80:	f04f 32ff 	mov.w	r2, #4294967295
 800fd84:	f1c3 0320 	rsb	r3, r3, #32
 800fd88:	fa22 f303 	lsr.w	r3, r2, r3
 800fd8c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fd90:	401a      	ands	r2, r3
 800fd92:	f846 2c04 	str.w	r2, [r6, #-4]
 800fd96:	e7d3      	b.n	800fd40 <__hexnan+0xd4>
 800fd98:	3f04      	subs	r7, #4
 800fd9a:	e7d1      	b.n	800fd40 <__hexnan+0xd4>
 800fd9c:	2004      	movs	r0, #4
 800fd9e:	b007      	add	sp, #28
 800fda0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fda4 <_lseek_r>:
 800fda4:	b538      	push	{r3, r4, r5, lr}
 800fda6:	4d07      	ldr	r5, [pc, #28]	; (800fdc4 <_lseek_r+0x20>)
 800fda8:	4604      	mov	r4, r0
 800fdaa:	4608      	mov	r0, r1
 800fdac:	4611      	mov	r1, r2
 800fdae:	2200      	movs	r2, #0
 800fdb0:	602a      	str	r2, [r5, #0]
 800fdb2:	461a      	mov	r2, r3
 800fdb4:	f7f5 fb1e 	bl	80053f4 <_lseek>
 800fdb8:	1c43      	adds	r3, r0, #1
 800fdba:	d102      	bne.n	800fdc2 <_lseek_r+0x1e>
 800fdbc:	682b      	ldr	r3, [r5, #0]
 800fdbe:	b103      	cbz	r3, 800fdc2 <_lseek_r+0x1e>
 800fdc0:	6023      	str	r3, [r4, #0]
 800fdc2:	bd38      	pop	{r3, r4, r5, pc}
 800fdc4:	20002cc4 	.word	0x20002cc4

0800fdc8 <__ascii_mbtowc>:
 800fdc8:	b082      	sub	sp, #8
 800fdca:	b901      	cbnz	r1, 800fdce <__ascii_mbtowc+0x6>
 800fdcc:	a901      	add	r1, sp, #4
 800fdce:	b142      	cbz	r2, 800fde2 <__ascii_mbtowc+0x1a>
 800fdd0:	b14b      	cbz	r3, 800fde6 <__ascii_mbtowc+0x1e>
 800fdd2:	7813      	ldrb	r3, [r2, #0]
 800fdd4:	600b      	str	r3, [r1, #0]
 800fdd6:	7812      	ldrb	r2, [r2, #0]
 800fdd8:	1e10      	subs	r0, r2, #0
 800fdda:	bf18      	it	ne
 800fddc:	2001      	movne	r0, #1
 800fdde:	b002      	add	sp, #8
 800fde0:	4770      	bx	lr
 800fde2:	4610      	mov	r0, r2
 800fde4:	e7fb      	b.n	800fdde <__ascii_mbtowc+0x16>
 800fde6:	f06f 0001 	mvn.w	r0, #1
 800fdea:	e7f8      	b.n	800fdde <__ascii_mbtowc+0x16>

0800fdec <__malloc_lock>:
 800fdec:	4801      	ldr	r0, [pc, #4]	; (800fdf4 <__malloc_lock+0x8>)
 800fdee:	f7fe bb1e 	b.w	800e42e <__retarget_lock_acquire_recursive>
 800fdf2:	bf00      	nop
 800fdf4:	20002cb8 	.word	0x20002cb8

0800fdf8 <__malloc_unlock>:
 800fdf8:	4801      	ldr	r0, [pc, #4]	; (800fe00 <__malloc_unlock+0x8>)
 800fdfa:	f7fe bb19 	b.w	800e430 <__retarget_lock_release_recursive>
 800fdfe:	bf00      	nop
 800fe00:	20002cb8 	.word	0x20002cb8

0800fe04 <_Balloc>:
 800fe04:	b570      	push	{r4, r5, r6, lr}
 800fe06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fe08:	4604      	mov	r4, r0
 800fe0a:	460d      	mov	r5, r1
 800fe0c:	b976      	cbnz	r6, 800fe2c <_Balloc+0x28>
 800fe0e:	2010      	movs	r0, #16
 800fe10:	f7fe fb10 	bl	800e434 <malloc>
 800fe14:	4602      	mov	r2, r0
 800fe16:	6260      	str	r0, [r4, #36]	; 0x24
 800fe18:	b920      	cbnz	r0, 800fe24 <_Balloc+0x20>
 800fe1a:	4b18      	ldr	r3, [pc, #96]	; (800fe7c <_Balloc+0x78>)
 800fe1c:	4818      	ldr	r0, [pc, #96]	; (800fe80 <_Balloc+0x7c>)
 800fe1e:	2166      	movs	r1, #102	; 0x66
 800fe20:	f001 fc9e 	bl	8011760 <__assert_func>
 800fe24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fe28:	6006      	str	r6, [r0, #0]
 800fe2a:	60c6      	str	r6, [r0, #12]
 800fe2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fe2e:	68f3      	ldr	r3, [r6, #12]
 800fe30:	b183      	cbz	r3, 800fe54 <_Balloc+0x50>
 800fe32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fe34:	68db      	ldr	r3, [r3, #12]
 800fe36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fe3a:	b9b8      	cbnz	r0, 800fe6c <_Balloc+0x68>
 800fe3c:	2101      	movs	r1, #1
 800fe3e:	fa01 f605 	lsl.w	r6, r1, r5
 800fe42:	1d72      	adds	r2, r6, #5
 800fe44:	0092      	lsls	r2, r2, #2
 800fe46:	4620      	mov	r0, r4
 800fe48:	f000 fc9d 	bl	8010786 <_calloc_r>
 800fe4c:	b160      	cbz	r0, 800fe68 <_Balloc+0x64>
 800fe4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fe52:	e00e      	b.n	800fe72 <_Balloc+0x6e>
 800fe54:	2221      	movs	r2, #33	; 0x21
 800fe56:	2104      	movs	r1, #4
 800fe58:	4620      	mov	r0, r4
 800fe5a:	f000 fc94 	bl	8010786 <_calloc_r>
 800fe5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fe60:	60f0      	str	r0, [r6, #12]
 800fe62:	68db      	ldr	r3, [r3, #12]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d1e4      	bne.n	800fe32 <_Balloc+0x2e>
 800fe68:	2000      	movs	r0, #0
 800fe6a:	bd70      	pop	{r4, r5, r6, pc}
 800fe6c:	6802      	ldr	r2, [r0, #0]
 800fe6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fe72:	2300      	movs	r3, #0
 800fe74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fe78:	e7f7      	b.n	800fe6a <_Balloc+0x66>
 800fe7a:	bf00      	nop
 800fe7c:	080122a4 	.word	0x080122a4
 800fe80:	080122bb 	.word	0x080122bb

0800fe84 <_Bfree>:
 800fe84:	b570      	push	{r4, r5, r6, lr}
 800fe86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fe88:	4605      	mov	r5, r0
 800fe8a:	460c      	mov	r4, r1
 800fe8c:	b976      	cbnz	r6, 800feac <_Bfree+0x28>
 800fe8e:	2010      	movs	r0, #16
 800fe90:	f7fe fad0 	bl	800e434 <malloc>
 800fe94:	4602      	mov	r2, r0
 800fe96:	6268      	str	r0, [r5, #36]	; 0x24
 800fe98:	b920      	cbnz	r0, 800fea4 <_Bfree+0x20>
 800fe9a:	4b09      	ldr	r3, [pc, #36]	; (800fec0 <_Bfree+0x3c>)
 800fe9c:	4809      	ldr	r0, [pc, #36]	; (800fec4 <_Bfree+0x40>)
 800fe9e:	218a      	movs	r1, #138	; 0x8a
 800fea0:	f001 fc5e 	bl	8011760 <__assert_func>
 800fea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fea8:	6006      	str	r6, [r0, #0]
 800feaa:	60c6      	str	r6, [r0, #12]
 800feac:	b13c      	cbz	r4, 800febe <_Bfree+0x3a>
 800feae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800feb0:	6862      	ldr	r2, [r4, #4]
 800feb2:	68db      	ldr	r3, [r3, #12]
 800feb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800feb8:	6021      	str	r1, [r4, #0]
 800feba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800febe:	bd70      	pop	{r4, r5, r6, pc}
 800fec0:	080122a4 	.word	0x080122a4
 800fec4:	080122bb 	.word	0x080122bb

0800fec8 <__multadd>:
 800fec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fecc:	690d      	ldr	r5, [r1, #16]
 800fece:	4607      	mov	r7, r0
 800fed0:	460c      	mov	r4, r1
 800fed2:	461e      	mov	r6, r3
 800fed4:	f101 0c14 	add.w	ip, r1, #20
 800fed8:	2000      	movs	r0, #0
 800feda:	f8dc 3000 	ldr.w	r3, [ip]
 800fede:	b299      	uxth	r1, r3
 800fee0:	fb02 6101 	mla	r1, r2, r1, r6
 800fee4:	0c1e      	lsrs	r6, r3, #16
 800fee6:	0c0b      	lsrs	r3, r1, #16
 800fee8:	fb02 3306 	mla	r3, r2, r6, r3
 800feec:	b289      	uxth	r1, r1
 800feee:	3001      	adds	r0, #1
 800fef0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fef4:	4285      	cmp	r5, r0
 800fef6:	f84c 1b04 	str.w	r1, [ip], #4
 800fefa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fefe:	dcec      	bgt.n	800feda <__multadd+0x12>
 800ff00:	b30e      	cbz	r6, 800ff46 <__multadd+0x7e>
 800ff02:	68a3      	ldr	r3, [r4, #8]
 800ff04:	42ab      	cmp	r3, r5
 800ff06:	dc19      	bgt.n	800ff3c <__multadd+0x74>
 800ff08:	6861      	ldr	r1, [r4, #4]
 800ff0a:	4638      	mov	r0, r7
 800ff0c:	3101      	adds	r1, #1
 800ff0e:	f7ff ff79 	bl	800fe04 <_Balloc>
 800ff12:	4680      	mov	r8, r0
 800ff14:	b928      	cbnz	r0, 800ff22 <__multadd+0x5a>
 800ff16:	4602      	mov	r2, r0
 800ff18:	4b0c      	ldr	r3, [pc, #48]	; (800ff4c <__multadd+0x84>)
 800ff1a:	480d      	ldr	r0, [pc, #52]	; (800ff50 <__multadd+0x88>)
 800ff1c:	21b5      	movs	r1, #181	; 0xb5
 800ff1e:	f001 fc1f 	bl	8011760 <__assert_func>
 800ff22:	6922      	ldr	r2, [r4, #16]
 800ff24:	3202      	adds	r2, #2
 800ff26:	f104 010c 	add.w	r1, r4, #12
 800ff2a:	0092      	lsls	r2, r2, #2
 800ff2c:	300c      	adds	r0, #12
 800ff2e:	f7fe fa91 	bl	800e454 <memcpy>
 800ff32:	4621      	mov	r1, r4
 800ff34:	4638      	mov	r0, r7
 800ff36:	f7ff ffa5 	bl	800fe84 <_Bfree>
 800ff3a:	4644      	mov	r4, r8
 800ff3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ff40:	3501      	adds	r5, #1
 800ff42:	615e      	str	r6, [r3, #20]
 800ff44:	6125      	str	r5, [r4, #16]
 800ff46:	4620      	mov	r0, r4
 800ff48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff4c:	08012218 	.word	0x08012218
 800ff50:	080122bb 	.word	0x080122bb

0800ff54 <__s2b>:
 800ff54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff58:	460c      	mov	r4, r1
 800ff5a:	4615      	mov	r5, r2
 800ff5c:	461f      	mov	r7, r3
 800ff5e:	2209      	movs	r2, #9
 800ff60:	3308      	adds	r3, #8
 800ff62:	4606      	mov	r6, r0
 800ff64:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff68:	2100      	movs	r1, #0
 800ff6a:	2201      	movs	r2, #1
 800ff6c:	429a      	cmp	r2, r3
 800ff6e:	db09      	blt.n	800ff84 <__s2b+0x30>
 800ff70:	4630      	mov	r0, r6
 800ff72:	f7ff ff47 	bl	800fe04 <_Balloc>
 800ff76:	b940      	cbnz	r0, 800ff8a <__s2b+0x36>
 800ff78:	4602      	mov	r2, r0
 800ff7a:	4b19      	ldr	r3, [pc, #100]	; (800ffe0 <__s2b+0x8c>)
 800ff7c:	4819      	ldr	r0, [pc, #100]	; (800ffe4 <__s2b+0x90>)
 800ff7e:	21ce      	movs	r1, #206	; 0xce
 800ff80:	f001 fbee 	bl	8011760 <__assert_func>
 800ff84:	0052      	lsls	r2, r2, #1
 800ff86:	3101      	adds	r1, #1
 800ff88:	e7f0      	b.n	800ff6c <__s2b+0x18>
 800ff8a:	9b08      	ldr	r3, [sp, #32]
 800ff8c:	6143      	str	r3, [r0, #20]
 800ff8e:	2d09      	cmp	r5, #9
 800ff90:	f04f 0301 	mov.w	r3, #1
 800ff94:	6103      	str	r3, [r0, #16]
 800ff96:	dd16      	ble.n	800ffc6 <__s2b+0x72>
 800ff98:	f104 0909 	add.w	r9, r4, #9
 800ff9c:	46c8      	mov	r8, r9
 800ff9e:	442c      	add	r4, r5
 800ffa0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ffa4:	4601      	mov	r1, r0
 800ffa6:	3b30      	subs	r3, #48	; 0x30
 800ffa8:	220a      	movs	r2, #10
 800ffaa:	4630      	mov	r0, r6
 800ffac:	f7ff ff8c 	bl	800fec8 <__multadd>
 800ffb0:	45a0      	cmp	r8, r4
 800ffb2:	d1f5      	bne.n	800ffa0 <__s2b+0x4c>
 800ffb4:	f1a5 0408 	sub.w	r4, r5, #8
 800ffb8:	444c      	add	r4, r9
 800ffba:	1b2d      	subs	r5, r5, r4
 800ffbc:	1963      	adds	r3, r4, r5
 800ffbe:	42bb      	cmp	r3, r7
 800ffc0:	db04      	blt.n	800ffcc <__s2b+0x78>
 800ffc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffc6:	340a      	adds	r4, #10
 800ffc8:	2509      	movs	r5, #9
 800ffca:	e7f6      	b.n	800ffba <__s2b+0x66>
 800ffcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ffd0:	4601      	mov	r1, r0
 800ffd2:	3b30      	subs	r3, #48	; 0x30
 800ffd4:	220a      	movs	r2, #10
 800ffd6:	4630      	mov	r0, r6
 800ffd8:	f7ff ff76 	bl	800fec8 <__multadd>
 800ffdc:	e7ee      	b.n	800ffbc <__s2b+0x68>
 800ffde:	bf00      	nop
 800ffe0:	08012218 	.word	0x08012218
 800ffe4:	080122bb 	.word	0x080122bb

0800ffe8 <__hi0bits>:
 800ffe8:	0c03      	lsrs	r3, r0, #16
 800ffea:	041b      	lsls	r3, r3, #16
 800ffec:	b9d3      	cbnz	r3, 8010024 <__hi0bits+0x3c>
 800ffee:	0400      	lsls	r0, r0, #16
 800fff0:	2310      	movs	r3, #16
 800fff2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fff6:	bf04      	itt	eq
 800fff8:	0200      	lsleq	r0, r0, #8
 800fffa:	3308      	addeq	r3, #8
 800fffc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010000:	bf04      	itt	eq
 8010002:	0100      	lsleq	r0, r0, #4
 8010004:	3304      	addeq	r3, #4
 8010006:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801000a:	bf04      	itt	eq
 801000c:	0080      	lsleq	r0, r0, #2
 801000e:	3302      	addeq	r3, #2
 8010010:	2800      	cmp	r0, #0
 8010012:	db05      	blt.n	8010020 <__hi0bits+0x38>
 8010014:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010018:	f103 0301 	add.w	r3, r3, #1
 801001c:	bf08      	it	eq
 801001e:	2320      	moveq	r3, #32
 8010020:	4618      	mov	r0, r3
 8010022:	4770      	bx	lr
 8010024:	2300      	movs	r3, #0
 8010026:	e7e4      	b.n	800fff2 <__hi0bits+0xa>

08010028 <__lo0bits>:
 8010028:	6803      	ldr	r3, [r0, #0]
 801002a:	f013 0207 	ands.w	r2, r3, #7
 801002e:	4601      	mov	r1, r0
 8010030:	d00b      	beq.n	801004a <__lo0bits+0x22>
 8010032:	07da      	lsls	r2, r3, #31
 8010034:	d423      	bmi.n	801007e <__lo0bits+0x56>
 8010036:	0798      	lsls	r0, r3, #30
 8010038:	bf49      	itett	mi
 801003a:	085b      	lsrmi	r3, r3, #1
 801003c:	089b      	lsrpl	r3, r3, #2
 801003e:	2001      	movmi	r0, #1
 8010040:	600b      	strmi	r3, [r1, #0]
 8010042:	bf5c      	itt	pl
 8010044:	600b      	strpl	r3, [r1, #0]
 8010046:	2002      	movpl	r0, #2
 8010048:	4770      	bx	lr
 801004a:	b298      	uxth	r0, r3
 801004c:	b9a8      	cbnz	r0, 801007a <__lo0bits+0x52>
 801004e:	0c1b      	lsrs	r3, r3, #16
 8010050:	2010      	movs	r0, #16
 8010052:	b2da      	uxtb	r2, r3
 8010054:	b90a      	cbnz	r2, 801005a <__lo0bits+0x32>
 8010056:	3008      	adds	r0, #8
 8010058:	0a1b      	lsrs	r3, r3, #8
 801005a:	071a      	lsls	r2, r3, #28
 801005c:	bf04      	itt	eq
 801005e:	091b      	lsreq	r3, r3, #4
 8010060:	3004      	addeq	r0, #4
 8010062:	079a      	lsls	r2, r3, #30
 8010064:	bf04      	itt	eq
 8010066:	089b      	lsreq	r3, r3, #2
 8010068:	3002      	addeq	r0, #2
 801006a:	07da      	lsls	r2, r3, #31
 801006c:	d403      	bmi.n	8010076 <__lo0bits+0x4e>
 801006e:	085b      	lsrs	r3, r3, #1
 8010070:	f100 0001 	add.w	r0, r0, #1
 8010074:	d005      	beq.n	8010082 <__lo0bits+0x5a>
 8010076:	600b      	str	r3, [r1, #0]
 8010078:	4770      	bx	lr
 801007a:	4610      	mov	r0, r2
 801007c:	e7e9      	b.n	8010052 <__lo0bits+0x2a>
 801007e:	2000      	movs	r0, #0
 8010080:	4770      	bx	lr
 8010082:	2020      	movs	r0, #32
 8010084:	4770      	bx	lr
	...

08010088 <__i2b>:
 8010088:	b510      	push	{r4, lr}
 801008a:	460c      	mov	r4, r1
 801008c:	2101      	movs	r1, #1
 801008e:	f7ff feb9 	bl	800fe04 <_Balloc>
 8010092:	4602      	mov	r2, r0
 8010094:	b928      	cbnz	r0, 80100a2 <__i2b+0x1a>
 8010096:	4b05      	ldr	r3, [pc, #20]	; (80100ac <__i2b+0x24>)
 8010098:	4805      	ldr	r0, [pc, #20]	; (80100b0 <__i2b+0x28>)
 801009a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801009e:	f001 fb5f 	bl	8011760 <__assert_func>
 80100a2:	2301      	movs	r3, #1
 80100a4:	6144      	str	r4, [r0, #20]
 80100a6:	6103      	str	r3, [r0, #16]
 80100a8:	bd10      	pop	{r4, pc}
 80100aa:	bf00      	nop
 80100ac:	08012218 	.word	0x08012218
 80100b0:	080122bb 	.word	0x080122bb

080100b4 <__multiply>:
 80100b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100b8:	4691      	mov	r9, r2
 80100ba:	690a      	ldr	r2, [r1, #16]
 80100bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80100c0:	429a      	cmp	r2, r3
 80100c2:	bfb8      	it	lt
 80100c4:	460b      	movlt	r3, r1
 80100c6:	460c      	mov	r4, r1
 80100c8:	bfbc      	itt	lt
 80100ca:	464c      	movlt	r4, r9
 80100cc:	4699      	movlt	r9, r3
 80100ce:	6927      	ldr	r7, [r4, #16]
 80100d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80100d4:	68a3      	ldr	r3, [r4, #8]
 80100d6:	6861      	ldr	r1, [r4, #4]
 80100d8:	eb07 060a 	add.w	r6, r7, sl
 80100dc:	42b3      	cmp	r3, r6
 80100de:	b085      	sub	sp, #20
 80100e0:	bfb8      	it	lt
 80100e2:	3101      	addlt	r1, #1
 80100e4:	f7ff fe8e 	bl	800fe04 <_Balloc>
 80100e8:	b930      	cbnz	r0, 80100f8 <__multiply+0x44>
 80100ea:	4602      	mov	r2, r0
 80100ec:	4b44      	ldr	r3, [pc, #272]	; (8010200 <__multiply+0x14c>)
 80100ee:	4845      	ldr	r0, [pc, #276]	; (8010204 <__multiply+0x150>)
 80100f0:	f240 115d 	movw	r1, #349	; 0x15d
 80100f4:	f001 fb34 	bl	8011760 <__assert_func>
 80100f8:	f100 0514 	add.w	r5, r0, #20
 80100fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010100:	462b      	mov	r3, r5
 8010102:	2200      	movs	r2, #0
 8010104:	4543      	cmp	r3, r8
 8010106:	d321      	bcc.n	801014c <__multiply+0x98>
 8010108:	f104 0314 	add.w	r3, r4, #20
 801010c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010110:	f109 0314 	add.w	r3, r9, #20
 8010114:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010118:	9202      	str	r2, [sp, #8]
 801011a:	1b3a      	subs	r2, r7, r4
 801011c:	3a15      	subs	r2, #21
 801011e:	f022 0203 	bic.w	r2, r2, #3
 8010122:	3204      	adds	r2, #4
 8010124:	f104 0115 	add.w	r1, r4, #21
 8010128:	428f      	cmp	r7, r1
 801012a:	bf38      	it	cc
 801012c:	2204      	movcc	r2, #4
 801012e:	9201      	str	r2, [sp, #4]
 8010130:	9a02      	ldr	r2, [sp, #8]
 8010132:	9303      	str	r3, [sp, #12]
 8010134:	429a      	cmp	r2, r3
 8010136:	d80c      	bhi.n	8010152 <__multiply+0x9e>
 8010138:	2e00      	cmp	r6, #0
 801013a:	dd03      	ble.n	8010144 <__multiply+0x90>
 801013c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010140:	2b00      	cmp	r3, #0
 8010142:	d05a      	beq.n	80101fa <__multiply+0x146>
 8010144:	6106      	str	r6, [r0, #16]
 8010146:	b005      	add	sp, #20
 8010148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801014c:	f843 2b04 	str.w	r2, [r3], #4
 8010150:	e7d8      	b.n	8010104 <__multiply+0x50>
 8010152:	f8b3 a000 	ldrh.w	sl, [r3]
 8010156:	f1ba 0f00 	cmp.w	sl, #0
 801015a:	d024      	beq.n	80101a6 <__multiply+0xf2>
 801015c:	f104 0e14 	add.w	lr, r4, #20
 8010160:	46a9      	mov	r9, r5
 8010162:	f04f 0c00 	mov.w	ip, #0
 8010166:	f85e 2b04 	ldr.w	r2, [lr], #4
 801016a:	f8d9 1000 	ldr.w	r1, [r9]
 801016e:	fa1f fb82 	uxth.w	fp, r2
 8010172:	b289      	uxth	r1, r1
 8010174:	fb0a 110b 	mla	r1, sl, fp, r1
 8010178:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801017c:	f8d9 2000 	ldr.w	r2, [r9]
 8010180:	4461      	add	r1, ip
 8010182:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010186:	fb0a c20b 	mla	r2, sl, fp, ip
 801018a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801018e:	b289      	uxth	r1, r1
 8010190:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010194:	4577      	cmp	r7, lr
 8010196:	f849 1b04 	str.w	r1, [r9], #4
 801019a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801019e:	d8e2      	bhi.n	8010166 <__multiply+0xb2>
 80101a0:	9a01      	ldr	r2, [sp, #4]
 80101a2:	f845 c002 	str.w	ip, [r5, r2]
 80101a6:	9a03      	ldr	r2, [sp, #12]
 80101a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80101ac:	3304      	adds	r3, #4
 80101ae:	f1b9 0f00 	cmp.w	r9, #0
 80101b2:	d020      	beq.n	80101f6 <__multiply+0x142>
 80101b4:	6829      	ldr	r1, [r5, #0]
 80101b6:	f104 0c14 	add.w	ip, r4, #20
 80101ba:	46ae      	mov	lr, r5
 80101bc:	f04f 0a00 	mov.w	sl, #0
 80101c0:	f8bc b000 	ldrh.w	fp, [ip]
 80101c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80101c8:	fb09 220b 	mla	r2, r9, fp, r2
 80101cc:	4492      	add	sl, r2
 80101ce:	b289      	uxth	r1, r1
 80101d0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80101d4:	f84e 1b04 	str.w	r1, [lr], #4
 80101d8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80101dc:	f8be 1000 	ldrh.w	r1, [lr]
 80101e0:	0c12      	lsrs	r2, r2, #16
 80101e2:	fb09 1102 	mla	r1, r9, r2, r1
 80101e6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80101ea:	4567      	cmp	r7, ip
 80101ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80101f0:	d8e6      	bhi.n	80101c0 <__multiply+0x10c>
 80101f2:	9a01      	ldr	r2, [sp, #4]
 80101f4:	50a9      	str	r1, [r5, r2]
 80101f6:	3504      	adds	r5, #4
 80101f8:	e79a      	b.n	8010130 <__multiply+0x7c>
 80101fa:	3e01      	subs	r6, #1
 80101fc:	e79c      	b.n	8010138 <__multiply+0x84>
 80101fe:	bf00      	nop
 8010200:	08012218 	.word	0x08012218
 8010204:	080122bb 	.word	0x080122bb

08010208 <__pow5mult>:
 8010208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801020c:	4615      	mov	r5, r2
 801020e:	f012 0203 	ands.w	r2, r2, #3
 8010212:	4606      	mov	r6, r0
 8010214:	460f      	mov	r7, r1
 8010216:	d007      	beq.n	8010228 <__pow5mult+0x20>
 8010218:	4c25      	ldr	r4, [pc, #148]	; (80102b0 <__pow5mult+0xa8>)
 801021a:	3a01      	subs	r2, #1
 801021c:	2300      	movs	r3, #0
 801021e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010222:	f7ff fe51 	bl	800fec8 <__multadd>
 8010226:	4607      	mov	r7, r0
 8010228:	10ad      	asrs	r5, r5, #2
 801022a:	d03d      	beq.n	80102a8 <__pow5mult+0xa0>
 801022c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801022e:	b97c      	cbnz	r4, 8010250 <__pow5mult+0x48>
 8010230:	2010      	movs	r0, #16
 8010232:	f7fe f8ff 	bl	800e434 <malloc>
 8010236:	4602      	mov	r2, r0
 8010238:	6270      	str	r0, [r6, #36]	; 0x24
 801023a:	b928      	cbnz	r0, 8010248 <__pow5mult+0x40>
 801023c:	4b1d      	ldr	r3, [pc, #116]	; (80102b4 <__pow5mult+0xac>)
 801023e:	481e      	ldr	r0, [pc, #120]	; (80102b8 <__pow5mult+0xb0>)
 8010240:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010244:	f001 fa8c 	bl	8011760 <__assert_func>
 8010248:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801024c:	6004      	str	r4, [r0, #0]
 801024e:	60c4      	str	r4, [r0, #12]
 8010250:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010254:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010258:	b94c      	cbnz	r4, 801026e <__pow5mult+0x66>
 801025a:	f240 2171 	movw	r1, #625	; 0x271
 801025e:	4630      	mov	r0, r6
 8010260:	f7ff ff12 	bl	8010088 <__i2b>
 8010264:	2300      	movs	r3, #0
 8010266:	f8c8 0008 	str.w	r0, [r8, #8]
 801026a:	4604      	mov	r4, r0
 801026c:	6003      	str	r3, [r0, #0]
 801026e:	f04f 0900 	mov.w	r9, #0
 8010272:	07eb      	lsls	r3, r5, #31
 8010274:	d50a      	bpl.n	801028c <__pow5mult+0x84>
 8010276:	4639      	mov	r1, r7
 8010278:	4622      	mov	r2, r4
 801027a:	4630      	mov	r0, r6
 801027c:	f7ff ff1a 	bl	80100b4 <__multiply>
 8010280:	4639      	mov	r1, r7
 8010282:	4680      	mov	r8, r0
 8010284:	4630      	mov	r0, r6
 8010286:	f7ff fdfd 	bl	800fe84 <_Bfree>
 801028a:	4647      	mov	r7, r8
 801028c:	106d      	asrs	r5, r5, #1
 801028e:	d00b      	beq.n	80102a8 <__pow5mult+0xa0>
 8010290:	6820      	ldr	r0, [r4, #0]
 8010292:	b938      	cbnz	r0, 80102a4 <__pow5mult+0x9c>
 8010294:	4622      	mov	r2, r4
 8010296:	4621      	mov	r1, r4
 8010298:	4630      	mov	r0, r6
 801029a:	f7ff ff0b 	bl	80100b4 <__multiply>
 801029e:	6020      	str	r0, [r4, #0]
 80102a0:	f8c0 9000 	str.w	r9, [r0]
 80102a4:	4604      	mov	r4, r0
 80102a6:	e7e4      	b.n	8010272 <__pow5mult+0x6a>
 80102a8:	4638      	mov	r0, r7
 80102aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102ae:	bf00      	nop
 80102b0:	08012408 	.word	0x08012408
 80102b4:	080122a4 	.word	0x080122a4
 80102b8:	080122bb 	.word	0x080122bb

080102bc <__lshift>:
 80102bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102c0:	460c      	mov	r4, r1
 80102c2:	6849      	ldr	r1, [r1, #4]
 80102c4:	6923      	ldr	r3, [r4, #16]
 80102c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80102ca:	68a3      	ldr	r3, [r4, #8]
 80102cc:	4607      	mov	r7, r0
 80102ce:	4691      	mov	r9, r2
 80102d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80102d4:	f108 0601 	add.w	r6, r8, #1
 80102d8:	42b3      	cmp	r3, r6
 80102da:	db0b      	blt.n	80102f4 <__lshift+0x38>
 80102dc:	4638      	mov	r0, r7
 80102de:	f7ff fd91 	bl	800fe04 <_Balloc>
 80102e2:	4605      	mov	r5, r0
 80102e4:	b948      	cbnz	r0, 80102fa <__lshift+0x3e>
 80102e6:	4602      	mov	r2, r0
 80102e8:	4b2a      	ldr	r3, [pc, #168]	; (8010394 <__lshift+0xd8>)
 80102ea:	482b      	ldr	r0, [pc, #172]	; (8010398 <__lshift+0xdc>)
 80102ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 80102f0:	f001 fa36 	bl	8011760 <__assert_func>
 80102f4:	3101      	adds	r1, #1
 80102f6:	005b      	lsls	r3, r3, #1
 80102f8:	e7ee      	b.n	80102d8 <__lshift+0x1c>
 80102fa:	2300      	movs	r3, #0
 80102fc:	f100 0114 	add.w	r1, r0, #20
 8010300:	f100 0210 	add.w	r2, r0, #16
 8010304:	4618      	mov	r0, r3
 8010306:	4553      	cmp	r3, sl
 8010308:	db37      	blt.n	801037a <__lshift+0xbe>
 801030a:	6920      	ldr	r0, [r4, #16]
 801030c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010310:	f104 0314 	add.w	r3, r4, #20
 8010314:	f019 091f 	ands.w	r9, r9, #31
 8010318:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801031c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010320:	d02f      	beq.n	8010382 <__lshift+0xc6>
 8010322:	f1c9 0e20 	rsb	lr, r9, #32
 8010326:	468a      	mov	sl, r1
 8010328:	f04f 0c00 	mov.w	ip, #0
 801032c:	681a      	ldr	r2, [r3, #0]
 801032e:	fa02 f209 	lsl.w	r2, r2, r9
 8010332:	ea42 020c 	orr.w	r2, r2, ip
 8010336:	f84a 2b04 	str.w	r2, [sl], #4
 801033a:	f853 2b04 	ldr.w	r2, [r3], #4
 801033e:	4298      	cmp	r0, r3
 8010340:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010344:	d8f2      	bhi.n	801032c <__lshift+0x70>
 8010346:	1b03      	subs	r3, r0, r4
 8010348:	3b15      	subs	r3, #21
 801034a:	f023 0303 	bic.w	r3, r3, #3
 801034e:	3304      	adds	r3, #4
 8010350:	f104 0215 	add.w	r2, r4, #21
 8010354:	4290      	cmp	r0, r2
 8010356:	bf38      	it	cc
 8010358:	2304      	movcc	r3, #4
 801035a:	f841 c003 	str.w	ip, [r1, r3]
 801035e:	f1bc 0f00 	cmp.w	ip, #0
 8010362:	d001      	beq.n	8010368 <__lshift+0xac>
 8010364:	f108 0602 	add.w	r6, r8, #2
 8010368:	3e01      	subs	r6, #1
 801036a:	4638      	mov	r0, r7
 801036c:	612e      	str	r6, [r5, #16]
 801036e:	4621      	mov	r1, r4
 8010370:	f7ff fd88 	bl	800fe84 <_Bfree>
 8010374:	4628      	mov	r0, r5
 8010376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801037a:	f842 0f04 	str.w	r0, [r2, #4]!
 801037e:	3301      	adds	r3, #1
 8010380:	e7c1      	b.n	8010306 <__lshift+0x4a>
 8010382:	3904      	subs	r1, #4
 8010384:	f853 2b04 	ldr.w	r2, [r3], #4
 8010388:	f841 2f04 	str.w	r2, [r1, #4]!
 801038c:	4298      	cmp	r0, r3
 801038e:	d8f9      	bhi.n	8010384 <__lshift+0xc8>
 8010390:	e7ea      	b.n	8010368 <__lshift+0xac>
 8010392:	bf00      	nop
 8010394:	08012218 	.word	0x08012218
 8010398:	080122bb 	.word	0x080122bb

0801039c <__mcmp>:
 801039c:	b530      	push	{r4, r5, lr}
 801039e:	6902      	ldr	r2, [r0, #16]
 80103a0:	690c      	ldr	r4, [r1, #16]
 80103a2:	1b12      	subs	r2, r2, r4
 80103a4:	d10e      	bne.n	80103c4 <__mcmp+0x28>
 80103a6:	f100 0314 	add.w	r3, r0, #20
 80103aa:	3114      	adds	r1, #20
 80103ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80103b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80103b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80103b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80103bc:	42a5      	cmp	r5, r4
 80103be:	d003      	beq.n	80103c8 <__mcmp+0x2c>
 80103c0:	d305      	bcc.n	80103ce <__mcmp+0x32>
 80103c2:	2201      	movs	r2, #1
 80103c4:	4610      	mov	r0, r2
 80103c6:	bd30      	pop	{r4, r5, pc}
 80103c8:	4283      	cmp	r3, r0
 80103ca:	d3f3      	bcc.n	80103b4 <__mcmp+0x18>
 80103cc:	e7fa      	b.n	80103c4 <__mcmp+0x28>
 80103ce:	f04f 32ff 	mov.w	r2, #4294967295
 80103d2:	e7f7      	b.n	80103c4 <__mcmp+0x28>

080103d4 <__mdiff>:
 80103d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103d8:	460c      	mov	r4, r1
 80103da:	4606      	mov	r6, r0
 80103dc:	4611      	mov	r1, r2
 80103de:	4620      	mov	r0, r4
 80103e0:	4690      	mov	r8, r2
 80103e2:	f7ff ffdb 	bl	801039c <__mcmp>
 80103e6:	1e05      	subs	r5, r0, #0
 80103e8:	d110      	bne.n	801040c <__mdiff+0x38>
 80103ea:	4629      	mov	r1, r5
 80103ec:	4630      	mov	r0, r6
 80103ee:	f7ff fd09 	bl	800fe04 <_Balloc>
 80103f2:	b930      	cbnz	r0, 8010402 <__mdiff+0x2e>
 80103f4:	4b3a      	ldr	r3, [pc, #232]	; (80104e0 <__mdiff+0x10c>)
 80103f6:	4602      	mov	r2, r0
 80103f8:	f240 2132 	movw	r1, #562	; 0x232
 80103fc:	4839      	ldr	r0, [pc, #228]	; (80104e4 <__mdiff+0x110>)
 80103fe:	f001 f9af 	bl	8011760 <__assert_func>
 8010402:	2301      	movs	r3, #1
 8010404:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010408:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801040c:	bfa4      	itt	ge
 801040e:	4643      	movge	r3, r8
 8010410:	46a0      	movge	r8, r4
 8010412:	4630      	mov	r0, r6
 8010414:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010418:	bfa6      	itte	ge
 801041a:	461c      	movge	r4, r3
 801041c:	2500      	movge	r5, #0
 801041e:	2501      	movlt	r5, #1
 8010420:	f7ff fcf0 	bl	800fe04 <_Balloc>
 8010424:	b920      	cbnz	r0, 8010430 <__mdiff+0x5c>
 8010426:	4b2e      	ldr	r3, [pc, #184]	; (80104e0 <__mdiff+0x10c>)
 8010428:	4602      	mov	r2, r0
 801042a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801042e:	e7e5      	b.n	80103fc <__mdiff+0x28>
 8010430:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010434:	6926      	ldr	r6, [r4, #16]
 8010436:	60c5      	str	r5, [r0, #12]
 8010438:	f104 0914 	add.w	r9, r4, #20
 801043c:	f108 0514 	add.w	r5, r8, #20
 8010440:	f100 0e14 	add.w	lr, r0, #20
 8010444:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010448:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801044c:	f108 0210 	add.w	r2, r8, #16
 8010450:	46f2      	mov	sl, lr
 8010452:	2100      	movs	r1, #0
 8010454:	f859 3b04 	ldr.w	r3, [r9], #4
 8010458:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801045c:	fa1f f883 	uxth.w	r8, r3
 8010460:	fa11 f18b 	uxtah	r1, r1, fp
 8010464:	0c1b      	lsrs	r3, r3, #16
 8010466:	eba1 0808 	sub.w	r8, r1, r8
 801046a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801046e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010472:	fa1f f888 	uxth.w	r8, r8
 8010476:	1419      	asrs	r1, r3, #16
 8010478:	454e      	cmp	r6, r9
 801047a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801047e:	f84a 3b04 	str.w	r3, [sl], #4
 8010482:	d8e7      	bhi.n	8010454 <__mdiff+0x80>
 8010484:	1b33      	subs	r3, r6, r4
 8010486:	3b15      	subs	r3, #21
 8010488:	f023 0303 	bic.w	r3, r3, #3
 801048c:	3304      	adds	r3, #4
 801048e:	3415      	adds	r4, #21
 8010490:	42a6      	cmp	r6, r4
 8010492:	bf38      	it	cc
 8010494:	2304      	movcc	r3, #4
 8010496:	441d      	add	r5, r3
 8010498:	4473      	add	r3, lr
 801049a:	469e      	mov	lr, r3
 801049c:	462e      	mov	r6, r5
 801049e:	4566      	cmp	r6, ip
 80104a0:	d30e      	bcc.n	80104c0 <__mdiff+0xec>
 80104a2:	f10c 0203 	add.w	r2, ip, #3
 80104a6:	1b52      	subs	r2, r2, r5
 80104a8:	f022 0203 	bic.w	r2, r2, #3
 80104ac:	3d03      	subs	r5, #3
 80104ae:	45ac      	cmp	ip, r5
 80104b0:	bf38      	it	cc
 80104b2:	2200      	movcc	r2, #0
 80104b4:	441a      	add	r2, r3
 80104b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80104ba:	b17b      	cbz	r3, 80104dc <__mdiff+0x108>
 80104bc:	6107      	str	r7, [r0, #16]
 80104be:	e7a3      	b.n	8010408 <__mdiff+0x34>
 80104c0:	f856 8b04 	ldr.w	r8, [r6], #4
 80104c4:	fa11 f288 	uxtah	r2, r1, r8
 80104c8:	1414      	asrs	r4, r2, #16
 80104ca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80104ce:	b292      	uxth	r2, r2
 80104d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80104d4:	f84e 2b04 	str.w	r2, [lr], #4
 80104d8:	1421      	asrs	r1, r4, #16
 80104da:	e7e0      	b.n	801049e <__mdiff+0xca>
 80104dc:	3f01      	subs	r7, #1
 80104de:	e7ea      	b.n	80104b6 <__mdiff+0xe2>
 80104e0:	08012218 	.word	0x08012218
 80104e4:	080122bb 	.word	0x080122bb

080104e8 <__ulp>:
 80104e8:	b082      	sub	sp, #8
 80104ea:	ed8d 0b00 	vstr	d0, [sp]
 80104ee:	9b01      	ldr	r3, [sp, #4]
 80104f0:	4912      	ldr	r1, [pc, #72]	; (801053c <__ulp+0x54>)
 80104f2:	4019      	ands	r1, r3
 80104f4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80104f8:	2900      	cmp	r1, #0
 80104fa:	dd05      	ble.n	8010508 <__ulp+0x20>
 80104fc:	2200      	movs	r2, #0
 80104fe:	460b      	mov	r3, r1
 8010500:	ec43 2b10 	vmov	d0, r2, r3
 8010504:	b002      	add	sp, #8
 8010506:	4770      	bx	lr
 8010508:	4249      	negs	r1, r1
 801050a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801050e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010512:	f04f 0200 	mov.w	r2, #0
 8010516:	f04f 0300 	mov.w	r3, #0
 801051a:	da04      	bge.n	8010526 <__ulp+0x3e>
 801051c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010520:	fa41 f300 	asr.w	r3, r1, r0
 8010524:	e7ec      	b.n	8010500 <__ulp+0x18>
 8010526:	f1a0 0114 	sub.w	r1, r0, #20
 801052a:	291e      	cmp	r1, #30
 801052c:	bfda      	itte	le
 801052e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010532:	fa20 f101 	lsrle.w	r1, r0, r1
 8010536:	2101      	movgt	r1, #1
 8010538:	460a      	mov	r2, r1
 801053a:	e7e1      	b.n	8010500 <__ulp+0x18>
 801053c:	7ff00000 	.word	0x7ff00000

08010540 <__b2d>:
 8010540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010542:	6905      	ldr	r5, [r0, #16]
 8010544:	f100 0714 	add.w	r7, r0, #20
 8010548:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801054c:	1f2e      	subs	r6, r5, #4
 801054e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010552:	4620      	mov	r0, r4
 8010554:	f7ff fd48 	bl	800ffe8 <__hi0bits>
 8010558:	f1c0 0320 	rsb	r3, r0, #32
 801055c:	280a      	cmp	r0, #10
 801055e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80105dc <__b2d+0x9c>
 8010562:	600b      	str	r3, [r1, #0]
 8010564:	dc14      	bgt.n	8010590 <__b2d+0x50>
 8010566:	f1c0 0e0b 	rsb	lr, r0, #11
 801056a:	fa24 f10e 	lsr.w	r1, r4, lr
 801056e:	42b7      	cmp	r7, r6
 8010570:	ea41 030c 	orr.w	r3, r1, ip
 8010574:	bf34      	ite	cc
 8010576:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801057a:	2100      	movcs	r1, #0
 801057c:	3015      	adds	r0, #21
 801057e:	fa04 f000 	lsl.w	r0, r4, r0
 8010582:	fa21 f10e 	lsr.w	r1, r1, lr
 8010586:	ea40 0201 	orr.w	r2, r0, r1
 801058a:	ec43 2b10 	vmov	d0, r2, r3
 801058e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010590:	42b7      	cmp	r7, r6
 8010592:	bf3a      	itte	cc
 8010594:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010598:	f1a5 0608 	subcc.w	r6, r5, #8
 801059c:	2100      	movcs	r1, #0
 801059e:	380b      	subs	r0, #11
 80105a0:	d017      	beq.n	80105d2 <__b2d+0x92>
 80105a2:	f1c0 0c20 	rsb	ip, r0, #32
 80105a6:	fa04 f500 	lsl.w	r5, r4, r0
 80105aa:	42be      	cmp	r6, r7
 80105ac:	fa21 f40c 	lsr.w	r4, r1, ip
 80105b0:	ea45 0504 	orr.w	r5, r5, r4
 80105b4:	bf8c      	ite	hi
 80105b6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80105ba:	2400      	movls	r4, #0
 80105bc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80105c0:	fa01 f000 	lsl.w	r0, r1, r0
 80105c4:	fa24 f40c 	lsr.w	r4, r4, ip
 80105c8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80105cc:	ea40 0204 	orr.w	r2, r0, r4
 80105d0:	e7db      	b.n	801058a <__b2d+0x4a>
 80105d2:	ea44 030c 	orr.w	r3, r4, ip
 80105d6:	460a      	mov	r2, r1
 80105d8:	e7d7      	b.n	801058a <__b2d+0x4a>
 80105da:	bf00      	nop
 80105dc:	3ff00000 	.word	0x3ff00000

080105e0 <__d2b>:
 80105e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80105e4:	4689      	mov	r9, r1
 80105e6:	2101      	movs	r1, #1
 80105e8:	ec57 6b10 	vmov	r6, r7, d0
 80105ec:	4690      	mov	r8, r2
 80105ee:	f7ff fc09 	bl	800fe04 <_Balloc>
 80105f2:	4604      	mov	r4, r0
 80105f4:	b930      	cbnz	r0, 8010604 <__d2b+0x24>
 80105f6:	4602      	mov	r2, r0
 80105f8:	4b25      	ldr	r3, [pc, #148]	; (8010690 <__d2b+0xb0>)
 80105fa:	4826      	ldr	r0, [pc, #152]	; (8010694 <__d2b+0xb4>)
 80105fc:	f240 310a 	movw	r1, #778	; 0x30a
 8010600:	f001 f8ae 	bl	8011760 <__assert_func>
 8010604:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010608:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801060c:	bb35      	cbnz	r5, 801065c <__d2b+0x7c>
 801060e:	2e00      	cmp	r6, #0
 8010610:	9301      	str	r3, [sp, #4]
 8010612:	d028      	beq.n	8010666 <__d2b+0x86>
 8010614:	4668      	mov	r0, sp
 8010616:	9600      	str	r6, [sp, #0]
 8010618:	f7ff fd06 	bl	8010028 <__lo0bits>
 801061c:	9900      	ldr	r1, [sp, #0]
 801061e:	b300      	cbz	r0, 8010662 <__d2b+0x82>
 8010620:	9a01      	ldr	r2, [sp, #4]
 8010622:	f1c0 0320 	rsb	r3, r0, #32
 8010626:	fa02 f303 	lsl.w	r3, r2, r3
 801062a:	430b      	orrs	r3, r1
 801062c:	40c2      	lsrs	r2, r0
 801062e:	6163      	str	r3, [r4, #20]
 8010630:	9201      	str	r2, [sp, #4]
 8010632:	9b01      	ldr	r3, [sp, #4]
 8010634:	61a3      	str	r3, [r4, #24]
 8010636:	2b00      	cmp	r3, #0
 8010638:	bf14      	ite	ne
 801063a:	2202      	movne	r2, #2
 801063c:	2201      	moveq	r2, #1
 801063e:	6122      	str	r2, [r4, #16]
 8010640:	b1d5      	cbz	r5, 8010678 <__d2b+0x98>
 8010642:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010646:	4405      	add	r5, r0
 8010648:	f8c9 5000 	str.w	r5, [r9]
 801064c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010650:	f8c8 0000 	str.w	r0, [r8]
 8010654:	4620      	mov	r0, r4
 8010656:	b003      	add	sp, #12
 8010658:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801065c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010660:	e7d5      	b.n	801060e <__d2b+0x2e>
 8010662:	6161      	str	r1, [r4, #20]
 8010664:	e7e5      	b.n	8010632 <__d2b+0x52>
 8010666:	a801      	add	r0, sp, #4
 8010668:	f7ff fcde 	bl	8010028 <__lo0bits>
 801066c:	9b01      	ldr	r3, [sp, #4]
 801066e:	6163      	str	r3, [r4, #20]
 8010670:	2201      	movs	r2, #1
 8010672:	6122      	str	r2, [r4, #16]
 8010674:	3020      	adds	r0, #32
 8010676:	e7e3      	b.n	8010640 <__d2b+0x60>
 8010678:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801067c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010680:	f8c9 0000 	str.w	r0, [r9]
 8010684:	6918      	ldr	r0, [r3, #16]
 8010686:	f7ff fcaf 	bl	800ffe8 <__hi0bits>
 801068a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801068e:	e7df      	b.n	8010650 <__d2b+0x70>
 8010690:	08012218 	.word	0x08012218
 8010694:	080122bb 	.word	0x080122bb

08010698 <__ratio>:
 8010698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801069c:	4688      	mov	r8, r1
 801069e:	4669      	mov	r1, sp
 80106a0:	4681      	mov	r9, r0
 80106a2:	f7ff ff4d 	bl	8010540 <__b2d>
 80106a6:	a901      	add	r1, sp, #4
 80106a8:	4640      	mov	r0, r8
 80106aa:	ec55 4b10 	vmov	r4, r5, d0
 80106ae:	f7ff ff47 	bl	8010540 <__b2d>
 80106b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80106b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80106ba:	eba3 0c02 	sub.w	ip, r3, r2
 80106be:	e9dd 3200 	ldrd	r3, r2, [sp]
 80106c2:	1a9b      	subs	r3, r3, r2
 80106c4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80106c8:	ec51 0b10 	vmov	r0, r1, d0
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	bfd6      	itet	le
 80106d0:	460a      	movle	r2, r1
 80106d2:	462a      	movgt	r2, r5
 80106d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80106d8:	468b      	mov	fp, r1
 80106da:	462f      	mov	r7, r5
 80106dc:	bfd4      	ite	le
 80106de:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80106e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80106e6:	4620      	mov	r0, r4
 80106e8:	ee10 2a10 	vmov	r2, s0
 80106ec:	465b      	mov	r3, fp
 80106ee:	4639      	mov	r1, r7
 80106f0:	f7f0 f8c4 	bl	800087c <__aeabi_ddiv>
 80106f4:	ec41 0b10 	vmov	d0, r0, r1
 80106f8:	b003      	add	sp, #12
 80106fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080106fe <__copybits>:
 80106fe:	3901      	subs	r1, #1
 8010700:	b570      	push	{r4, r5, r6, lr}
 8010702:	1149      	asrs	r1, r1, #5
 8010704:	6914      	ldr	r4, [r2, #16]
 8010706:	3101      	adds	r1, #1
 8010708:	f102 0314 	add.w	r3, r2, #20
 801070c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010710:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010714:	1f05      	subs	r5, r0, #4
 8010716:	42a3      	cmp	r3, r4
 8010718:	d30c      	bcc.n	8010734 <__copybits+0x36>
 801071a:	1aa3      	subs	r3, r4, r2
 801071c:	3b11      	subs	r3, #17
 801071e:	f023 0303 	bic.w	r3, r3, #3
 8010722:	3211      	adds	r2, #17
 8010724:	42a2      	cmp	r2, r4
 8010726:	bf88      	it	hi
 8010728:	2300      	movhi	r3, #0
 801072a:	4418      	add	r0, r3
 801072c:	2300      	movs	r3, #0
 801072e:	4288      	cmp	r0, r1
 8010730:	d305      	bcc.n	801073e <__copybits+0x40>
 8010732:	bd70      	pop	{r4, r5, r6, pc}
 8010734:	f853 6b04 	ldr.w	r6, [r3], #4
 8010738:	f845 6f04 	str.w	r6, [r5, #4]!
 801073c:	e7eb      	b.n	8010716 <__copybits+0x18>
 801073e:	f840 3b04 	str.w	r3, [r0], #4
 8010742:	e7f4      	b.n	801072e <__copybits+0x30>

08010744 <__any_on>:
 8010744:	f100 0214 	add.w	r2, r0, #20
 8010748:	6900      	ldr	r0, [r0, #16]
 801074a:	114b      	asrs	r3, r1, #5
 801074c:	4298      	cmp	r0, r3
 801074e:	b510      	push	{r4, lr}
 8010750:	db11      	blt.n	8010776 <__any_on+0x32>
 8010752:	dd0a      	ble.n	801076a <__any_on+0x26>
 8010754:	f011 011f 	ands.w	r1, r1, #31
 8010758:	d007      	beq.n	801076a <__any_on+0x26>
 801075a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801075e:	fa24 f001 	lsr.w	r0, r4, r1
 8010762:	fa00 f101 	lsl.w	r1, r0, r1
 8010766:	428c      	cmp	r4, r1
 8010768:	d10b      	bne.n	8010782 <__any_on+0x3e>
 801076a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801076e:	4293      	cmp	r3, r2
 8010770:	d803      	bhi.n	801077a <__any_on+0x36>
 8010772:	2000      	movs	r0, #0
 8010774:	bd10      	pop	{r4, pc}
 8010776:	4603      	mov	r3, r0
 8010778:	e7f7      	b.n	801076a <__any_on+0x26>
 801077a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801077e:	2900      	cmp	r1, #0
 8010780:	d0f5      	beq.n	801076e <__any_on+0x2a>
 8010782:	2001      	movs	r0, #1
 8010784:	e7f6      	b.n	8010774 <__any_on+0x30>

08010786 <_calloc_r>:
 8010786:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010788:	fba1 2402 	umull	r2, r4, r1, r2
 801078c:	b94c      	cbnz	r4, 80107a2 <_calloc_r+0x1c>
 801078e:	4611      	mov	r1, r2
 8010790:	9201      	str	r2, [sp, #4]
 8010792:	f7fd fee1 	bl	800e558 <_malloc_r>
 8010796:	9a01      	ldr	r2, [sp, #4]
 8010798:	4605      	mov	r5, r0
 801079a:	b930      	cbnz	r0, 80107aa <_calloc_r+0x24>
 801079c:	4628      	mov	r0, r5
 801079e:	b003      	add	sp, #12
 80107a0:	bd30      	pop	{r4, r5, pc}
 80107a2:	220c      	movs	r2, #12
 80107a4:	6002      	str	r2, [r0, #0]
 80107a6:	2500      	movs	r5, #0
 80107a8:	e7f8      	b.n	801079c <_calloc_r+0x16>
 80107aa:	4621      	mov	r1, r4
 80107ac:	f7fd fe60 	bl	800e470 <memset>
 80107b0:	e7f4      	b.n	801079c <_calloc_r+0x16>

080107b2 <_realloc_r>:
 80107b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107b6:	4680      	mov	r8, r0
 80107b8:	4614      	mov	r4, r2
 80107ba:	460e      	mov	r6, r1
 80107bc:	b921      	cbnz	r1, 80107c8 <_realloc_r+0x16>
 80107be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107c2:	4611      	mov	r1, r2
 80107c4:	f7fd bec8 	b.w	800e558 <_malloc_r>
 80107c8:	b92a      	cbnz	r2, 80107d6 <_realloc_r+0x24>
 80107ca:	f7fd fe59 	bl	800e480 <_free_r>
 80107ce:	4625      	mov	r5, r4
 80107d0:	4628      	mov	r0, r5
 80107d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107d6:	f001 f80d 	bl	80117f4 <_malloc_usable_size_r>
 80107da:	4284      	cmp	r4, r0
 80107dc:	4607      	mov	r7, r0
 80107de:	d802      	bhi.n	80107e6 <_realloc_r+0x34>
 80107e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80107e4:	d812      	bhi.n	801080c <_realloc_r+0x5a>
 80107e6:	4621      	mov	r1, r4
 80107e8:	4640      	mov	r0, r8
 80107ea:	f7fd feb5 	bl	800e558 <_malloc_r>
 80107ee:	4605      	mov	r5, r0
 80107f0:	2800      	cmp	r0, #0
 80107f2:	d0ed      	beq.n	80107d0 <_realloc_r+0x1e>
 80107f4:	42bc      	cmp	r4, r7
 80107f6:	4622      	mov	r2, r4
 80107f8:	4631      	mov	r1, r6
 80107fa:	bf28      	it	cs
 80107fc:	463a      	movcs	r2, r7
 80107fe:	f7fd fe29 	bl	800e454 <memcpy>
 8010802:	4631      	mov	r1, r6
 8010804:	4640      	mov	r0, r8
 8010806:	f7fd fe3b 	bl	800e480 <_free_r>
 801080a:	e7e1      	b.n	80107d0 <_realloc_r+0x1e>
 801080c:	4635      	mov	r5, r6
 801080e:	e7df      	b.n	80107d0 <_realloc_r+0x1e>

08010810 <__ssputs_r>:
 8010810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010814:	688e      	ldr	r6, [r1, #8]
 8010816:	429e      	cmp	r6, r3
 8010818:	4682      	mov	sl, r0
 801081a:	460c      	mov	r4, r1
 801081c:	4690      	mov	r8, r2
 801081e:	461f      	mov	r7, r3
 8010820:	d838      	bhi.n	8010894 <__ssputs_r+0x84>
 8010822:	898a      	ldrh	r2, [r1, #12]
 8010824:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010828:	d032      	beq.n	8010890 <__ssputs_r+0x80>
 801082a:	6825      	ldr	r5, [r4, #0]
 801082c:	6909      	ldr	r1, [r1, #16]
 801082e:	eba5 0901 	sub.w	r9, r5, r1
 8010832:	6965      	ldr	r5, [r4, #20]
 8010834:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010838:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801083c:	3301      	adds	r3, #1
 801083e:	444b      	add	r3, r9
 8010840:	106d      	asrs	r5, r5, #1
 8010842:	429d      	cmp	r5, r3
 8010844:	bf38      	it	cc
 8010846:	461d      	movcc	r5, r3
 8010848:	0553      	lsls	r3, r2, #21
 801084a:	d531      	bpl.n	80108b0 <__ssputs_r+0xa0>
 801084c:	4629      	mov	r1, r5
 801084e:	f7fd fe83 	bl	800e558 <_malloc_r>
 8010852:	4606      	mov	r6, r0
 8010854:	b950      	cbnz	r0, 801086c <__ssputs_r+0x5c>
 8010856:	230c      	movs	r3, #12
 8010858:	f8ca 3000 	str.w	r3, [sl]
 801085c:	89a3      	ldrh	r3, [r4, #12]
 801085e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010862:	81a3      	strh	r3, [r4, #12]
 8010864:	f04f 30ff 	mov.w	r0, #4294967295
 8010868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801086c:	6921      	ldr	r1, [r4, #16]
 801086e:	464a      	mov	r2, r9
 8010870:	f7fd fdf0 	bl	800e454 <memcpy>
 8010874:	89a3      	ldrh	r3, [r4, #12]
 8010876:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801087a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801087e:	81a3      	strh	r3, [r4, #12]
 8010880:	6126      	str	r6, [r4, #16]
 8010882:	6165      	str	r5, [r4, #20]
 8010884:	444e      	add	r6, r9
 8010886:	eba5 0509 	sub.w	r5, r5, r9
 801088a:	6026      	str	r6, [r4, #0]
 801088c:	60a5      	str	r5, [r4, #8]
 801088e:	463e      	mov	r6, r7
 8010890:	42be      	cmp	r6, r7
 8010892:	d900      	bls.n	8010896 <__ssputs_r+0x86>
 8010894:	463e      	mov	r6, r7
 8010896:	6820      	ldr	r0, [r4, #0]
 8010898:	4632      	mov	r2, r6
 801089a:	4641      	mov	r1, r8
 801089c:	f000 ff90 	bl	80117c0 <memmove>
 80108a0:	68a3      	ldr	r3, [r4, #8]
 80108a2:	1b9b      	subs	r3, r3, r6
 80108a4:	60a3      	str	r3, [r4, #8]
 80108a6:	6823      	ldr	r3, [r4, #0]
 80108a8:	4433      	add	r3, r6
 80108aa:	6023      	str	r3, [r4, #0]
 80108ac:	2000      	movs	r0, #0
 80108ae:	e7db      	b.n	8010868 <__ssputs_r+0x58>
 80108b0:	462a      	mov	r2, r5
 80108b2:	f7ff ff7e 	bl	80107b2 <_realloc_r>
 80108b6:	4606      	mov	r6, r0
 80108b8:	2800      	cmp	r0, #0
 80108ba:	d1e1      	bne.n	8010880 <__ssputs_r+0x70>
 80108bc:	6921      	ldr	r1, [r4, #16]
 80108be:	4650      	mov	r0, sl
 80108c0:	f7fd fdde 	bl	800e480 <_free_r>
 80108c4:	e7c7      	b.n	8010856 <__ssputs_r+0x46>
	...

080108c8 <_svfiprintf_r>:
 80108c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108cc:	4698      	mov	r8, r3
 80108ce:	898b      	ldrh	r3, [r1, #12]
 80108d0:	061b      	lsls	r3, r3, #24
 80108d2:	b09d      	sub	sp, #116	; 0x74
 80108d4:	4607      	mov	r7, r0
 80108d6:	460d      	mov	r5, r1
 80108d8:	4614      	mov	r4, r2
 80108da:	d50e      	bpl.n	80108fa <_svfiprintf_r+0x32>
 80108dc:	690b      	ldr	r3, [r1, #16]
 80108de:	b963      	cbnz	r3, 80108fa <_svfiprintf_r+0x32>
 80108e0:	2140      	movs	r1, #64	; 0x40
 80108e2:	f7fd fe39 	bl	800e558 <_malloc_r>
 80108e6:	6028      	str	r0, [r5, #0]
 80108e8:	6128      	str	r0, [r5, #16]
 80108ea:	b920      	cbnz	r0, 80108f6 <_svfiprintf_r+0x2e>
 80108ec:	230c      	movs	r3, #12
 80108ee:	603b      	str	r3, [r7, #0]
 80108f0:	f04f 30ff 	mov.w	r0, #4294967295
 80108f4:	e0d1      	b.n	8010a9a <_svfiprintf_r+0x1d2>
 80108f6:	2340      	movs	r3, #64	; 0x40
 80108f8:	616b      	str	r3, [r5, #20]
 80108fa:	2300      	movs	r3, #0
 80108fc:	9309      	str	r3, [sp, #36]	; 0x24
 80108fe:	2320      	movs	r3, #32
 8010900:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010904:	f8cd 800c 	str.w	r8, [sp, #12]
 8010908:	2330      	movs	r3, #48	; 0x30
 801090a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010ab4 <_svfiprintf_r+0x1ec>
 801090e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010912:	f04f 0901 	mov.w	r9, #1
 8010916:	4623      	mov	r3, r4
 8010918:	469a      	mov	sl, r3
 801091a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801091e:	b10a      	cbz	r2, 8010924 <_svfiprintf_r+0x5c>
 8010920:	2a25      	cmp	r2, #37	; 0x25
 8010922:	d1f9      	bne.n	8010918 <_svfiprintf_r+0x50>
 8010924:	ebba 0b04 	subs.w	fp, sl, r4
 8010928:	d00b      	beq.n	8010942 <_svfiprintf_r+0x7a>
 801092a:	465b      	mov	r3, fp
 801092c:	4622      	mov	r2, r4
 801092e:	4629      	mov	r1, r5
 8010930:	4638      	mov	r0, r7
 8010932:	f7ff ff6d 	bl	8010810 <__ssputs_r>
 8010936:	3001      	adds	r0, #1
 8010938:	f000 80aa 	beq.w	8010a90 <_svfiprintf_r+0x1c8>
 801093c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801093e:	445a      	add	r2, fp
 8010940:	9209      	str	r2, [sp, #36]	; 0x24
 8010942:	f89a 3000 	ldrb.w	r3, [sl]
 8010946:	2b00      	cmp	r3, #0
 8010948:	f000 80a2 	beq.w	8010a90 <_svfiprintf_r+0x1c8>
 801094c:	2300      	movs	r3, #0
 801094e:	f04f 32ff 	mov.w	r2, #4294967295
 8010952:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010956:	f10a 0a01 	add.w	sl, sl, #1
 801095a:	9304      	str	r3, [sp, #16]
 801095c:	9307      	str	r3, [sp, #28]
 801095e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010962:	931a      	str	r3, [sp, #104]	; 0x68
 8010964:	4654      	mov	r4, sl
 8010966:	2205      	movs	r2, #5
 8010968:	f814 1b01 	ldrb.w	r1, [r4], #1
 801096c:	4851      	ldr	r0, [pc, #324]	; (8010ab4 <_svfiprintf_r+0x1ec>)
 801096e:	f7ef fc4f 	bl	8000210 <memchr>
 8010972:	9a04      	ldr	r2, [sp, #16]
 8010974:	b9d8      	cbnz	r0, 80109ae <_svfiprintf_r+0xe6>
 8010976:	06d0      	lsls	r0, r2, #27
 8010978:	bf44      	itt	mi
 801097a:	2320      	movmi	r3, #32
 801097c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010980:	0711      	lsls	r1, r2, #28
 8010982:	bf44      	itt	mi
 8010984:	232b      	movmi	r3, #43	; 0x2b
 8010986:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801098a:	f89a 3000 	ldrb.w	r3, [sl]
 801098e:	2b2a      	cmp	r3, #42	; 0x2a
 8010990:	d015      	beq.n	80109be <_svfiprintf_r+0xf6>
 8010992:	9a07      	ldr	r2, [sp, #28]
 8010994:	4654      	mov	r4, sl
 8010996:	2000      	movs	r0, #0
 8010998:	f04f 0c0a 	mov.w	ip, #10
 801099c:	4621      	mov	r1, r4
 801099e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109a2:	3b30      	subs	r3, #48	; 0x30
 80109a4:	2b09      	cmp	r3, #9
 80109a6:	d94e      	bls.n	8010a46 <_svfiprintf_r+0x17e>
 80109a8:	b1b0      	cbz	r0, 80109d8 <_svfiprintf_r+0x110>
 80109aa:	9207      	str	r2, [sp, #28]
 80109ac:	e014      	b.n	80109d8 <_svfiprintf_r+0x110>
 80109ae:	eba0 0308 	sub.w	r3, r0, r8
 80109b2:	fa09 f303 	lsl.w	r3, r9, r3
 80109b6:	4313      	orrs	r3, r2
 80109b8:	9304      	str	r3, [sp, #16]
 80109ba:	46a2      	mov	sl, r4
 80109bc:	e7d2      	b.n	8010964 <_svfiprintf_r+0x9c>
 80109be:	9b03      	ldr	r3, [sp, #12]
 80109c0:	1d19      	adds	r1, r3, #4
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	9103      	str	r1, [sp, #12]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	bfbb      	ittet	lt
 80109ca:	425b      	neglt	r3, r3
 80109cc:	f042 0202 	orrlt.w	r2, r2, #2
 80109d0:	9307      	strge	r3, [sp, #28]
 80109d2:	9307      	strlt	r3, [sp, #28]
 80109d4:	bfb8      	it	lt
 80109d6:	9204      	strlt	r2, [sp, #16]
 80109d8:	7823      	ldrb	r3, [r4, #0]
 80109da:	2b2e      	cmp	r3, #46	; 0x2e
 80109dc:	d10c      	bne.n	80109f8 <_svfiprintf_r+0x130>
 80109de:	7863      	ldrb	r3, [r4, #1]
 80109e0:	2b2a      	cmp	r3, #42	; 0x2a
 80109e2:	d135      	bne.n	8010a50 <_svfiprintf_r+0x188>
 80109e4:	9b03      	ldr	r3, [sp, #12]
 80109e6:	1d1a      	adds	r2, r3, #4
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	9203      	str	r2, [sp, #12]
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	bfb8      	it	lt
 80109f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80109f4:	3402      	adds	r4, #2
 80109f6:	9305      	str	r3, [sp, #20]
 80109f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010ac4 <_svfiprintf_r+0x1fc>
 80109fc:	7821      	ldrb	r1, [r4, #0]
 80109fe:	2203      	movs	r2, #3
 8010a00:	4650      	mov	r0, sl
 8010a02:	f7ef fc05 	bl	8000210 <memchr>
 8010a06:	b140      	cbz	r0, 8010a1a <_svfiprintf_r+0x152>
 8010a08:	2340      	movs	r3, #64	; 0x40
 8010a0a:	eba0 000a 	sub.w	r0, r0, sl
 8010a0e:	fa03 f000 	lsl.w	r0, r3, r0
 8010a12:	9b04      	ldr	r3, [sp, #16]
 8010a14:	4303      	orrs	r3, r0
 8010a16:	3401      	adds	r4, #1
 8010a18:	9304      	str	r3, [sp, #16]
 8010a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a1e:	4826      	ldr	r0, [pc, #152]	; (8010ab8 <_svfiprintf_r+0x1f0>)
 8010a20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a24:	2206      	movs	r2, #6
 8010a26:	f7ef fbf3 	bl	8000210 <memchr>
 8010a2a:	2800      	cmp	r0, #0
 8010a2c:	d038      	beq.n	8010aa0 <_svfiprintf_r+0x1d8>
 8010a2e:	4b23      	ldr	r3, [pc, #140]	; (8010abc <_svfiprintf_r+0x1f4>)
 8010a30:	bb1b      	cbnz	r3, 8010a7a <_svfiprintf_r+0x1b2>
 8010a32:	9b03      	ldr	r3, [sp, #12]
 8010a34:	3307      	adds	r3, #7
 8010a36:	f023 0307 	bic.w	r3, r3, #7
 8010a3a:	3308      	adds	r3, #8
 8010a3c:	9303      	str	r3, [sp, #12]
 8010a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a40:	4433      	add	r3, r6
 8010a42:	9309      	str	r3, [sp, #36]	; 0x24
 8010a44:	e767      	b.n	8010916 <_svfiprintf_r+0x4e>
 8010a46:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a4a:	460c      	mov	r4, r1
 8010a4c:	2001      	movs	r0, #1
 8010a4e:	e7a5      	b.n	801099c <_svfiprintf_r+0xd4>
 8010a50:	2300      	movs	r3, #0
 8010a52:	3401      	adds	r4, #1
 8010a54:	9305      	str	r3, [sp, #20]
 8010a56:	4619      	mov	r1, r3
 8010a58:	f04f 0c0a 	mov.w	ip, #10
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a62:	3a30      	subs	r2, #48	; 0x30
 8010a64:	2a09      	cmp	r2, #9
 8010a66:	d903      	bls.n	8010a70 <_svfiprintf_r+0x1a8>
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d0c5      	beq.n	80109f8 <_svfiprintf_r+0x130>
 8010a6c:	9105      	str	r1, [sp, #20]
 8010a6e:	e7c3      	b.n	80109f8 <_svfiprintf_r+0x130>
 8010a70:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a74:	4604      	mov	r4, r0
 8010a76:	2301      	movs	r3, #1
 8010a78:	e7f0      	b.n	8010a5c <_svfiprintf_r+0x194>
 8010a7a:	ab03      	add	r3, sp, #12
 8010a7c:	9300      	str	r3, [sp, #0]
 8010a7e:	462a      	mov	r2, r5
 8010a80:	4b0f      	ldr	r3, [pc, #60]	; (8010ac0 <_svfiprintf_r+0x1f8>)
 8010a82:	a904      	add	r1, sp, #16
 8010a84:	4638      	mov	r0, r7
 8010a86:	f3af 8000 	nop.w
 8010a8a:	1c42      	adds	r2, r0, #1
 8010a8c:	4606      	mov	r6, r0
 8010a8e:	d1d6      	bne.n	8010a3e <_svfiprintf_r+0x176>
 8010a90:	89ab      	ldrh	r3, [r5, #12]
 8010a92:	065b      	lsls	r3, r3, #25
 8010a94:	f53f af2c 	bmi.w	80108f0 <_svfiprintf_r+0x28>
 8010a98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010a9a:	b01d      	add	sp, #116	; 0x74
 8010a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aa0:	ab03      	add	r3, sp, #12
 8010aa2:	9300      	str	r3, [sp, #0]
 8010aa4:	462a      	mov	r2, r5
 8010aa6:	4b06      	ldr	r3, [pc, #24]	; (8010ac0 <_svfiprintf_r+0x1f8>)
 8010aa8:	a904      	add	r1, sp, #16
 8010aaa:	4638      	mov	r0, r7
 8010aac:	f000 fa4c 	bl	8010f48 <_printf_i>
 8010ab0:	e7eb      	b.n	8010a8a <_svfiprintf_r+0x1c2>
 8010ab2:	bf00      	nop
 8010ab4:	08012414 	.word	0x08012414
 8010ab8:	0801241e 	.word	0x0801241e
 8010abc:	00000000 	.word	0x00000000
 8010ac0:	08010811 	.word	0x08010811
 8010ac4:	0801241a 	.word	0x0801241a

08010ac8 <_sungetc_r>:
 8010ac8:	b538      	push	{r3, r4, r5, lr}
 8010aca:	1c4b      	adds	r3, r1, #1
 8010acc:	4614      	mov	r4, r2
 8010ace:	d103      	bne.n	8010ad8 <_sungetc_r+0x10>
 8010ad0:	f04f 35ff 	mov.w	r5, #4294967295
 8010ad4:	4628      	mov	r0, r5
 8010ad6:	bd38      	pop	{r3, r4, r5, pc}
 8010ad8:	8993      	ldrh	r3, [r2, #12]
 8010ada:	f023 0320 	bic.w	r3, r3, #32
 8010ade:	8193      	strh	r3, [r2, #12]
 8010ae0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010ae2:	6852      	ldr	r2, [r2, #4]
 8010ae4:	b2cd      	uxtb	r5, r1
 8010ae6:	b18b      	cbz	r3, 8010b0c <_sungetc_r+0x44>
 8010ae8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010aea:	4293      	cmp	r3, r2
 8010aec:	dd08      	ble.n	8010b00 <_sungetc_r+0x38>
 8010aee:	6823      	ldr	r3, [r4, #0]
 8010af0:	1e5a      	subs	r2, r3, #1
 8010af2:	6022      	str	r2, [r4, #0]
 8010af4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010af8:	6863      	ldr	r3, [r4, #4]
 8010afa:	3301      	adds	r3, #1
 8010afc:	6063      	str	r3, [r4, #4]
 8010afe:	e7e9      	b.n	8010ad4 <_sungetc_r+0xc>
 8010b00:	4621      	mov	r1, r4
 8010b02:	f000 fde5 	bl	80116d0 <__submore>
 8010b06:	2800      	cmp	r0, #0
 8010b08:	d0f1      	beq.n	8010aee <_sungetc_r+0x26>
 8010b0a:	e7e1      	b.n	8010ad0 <_sungetc_r+0x8>
 8010b0c:	6921      	ldr	r1, [r4, #16]
 8010b0e:	6823      	ldr	r3, [r4, #0]
 8010b10:	b151      	cbz	r1, 8010b28 <_sungetc_r+0x60>
 8010b12:	4299      	cmp	r1, r3
 8010b14:	d208      	bcs.n	8010b28 <_sungetc_r+0x60>
 8010b16:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8010b1a:	42a9      	cmp	r1, r5
 8010b1c:	d104      	bne.n	8010b28 <_sungetc_r+0x60>
 8010b1e:	3b01      	subs	r3, #1
 8010b20:	3201      	adds	r2, #1
 8010b22:	6023      	str	r3, [r4, #0]
 8010b24:	6062      	str	r2, [r4, #4]
 8010b26:	e7d5      	b.n	8010ad4 <_sungetc_r+0xc>
 8010b28:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8010b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010b30:	6363      	str	r3, [r4, #52]	; 0x34
 8010b32:	2303      	movs	r3, #3
 8010b34:	63a3      	str	r3, [r4, #56]	; 0x38
 8010b36:	4623      	mov	r3, r4
 8010b38:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010b3c:	6023      	str	r3, [r4, #0]
 8010b3e:	2301      	movs	r3, #1
 8010b40:	e7dc      	b.n	8010afc <_sungetc_r+0x34>

08010b42 <__ssrefill_r>:
 8010b42:	b510      	push	{r4, lr}
 8010b44:	460c      	mov	r4, r1
 8010b46:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8010b48:	b169      	cbz	r1, 8010b66 <__ssrefill_r+0x24>
 8010b4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010b4e:	4299      	cmp	r1, r3
 8010b50:	d001      	beq.n	8010b56 <__ssrefill_r+0x14>
 8010b52:	f7fd fc95 	bl	800e480 <_free_r>
 8010b56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010b58:	6063      	str	r3, [r4, #4]
 8010b5a:	2000      	movs	r0, #0
 8010b5c:	6360      	str	r0, [r4, #52]	; 0x34
 8010b5e:	b113      	cbz	r3, 8010b66 <__ssrefill_r+0x24>
 8010b60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010b62:	6023      	str	r3, [r4, #0]
 8010b64:	bd10      	pop	{r4, pc}
 8010b66:	6923      	ldr	r3, [r4, #16]
 8010b68:	6023      	str	r3, [r4, #0]
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	6063      	str	r3, [r4, #4]
 8010b6e:	89a3      	ldrh	r3, [r4, #12]
 8010b70:	f043 0320 	orr.w	r3, r3, #32
 8010b74:	81a3      	strh	r3, [r4, #12]
 8010b76:	f04f 30ff 	mov.w	r0, #4294967295
 8010b7a:	e7f3      	b.n	8010b64 <__ssrefill_r+0x22>

08010b7c <__ssvfiscanf_r>:
 8010b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b80:	460c      	mov	r4, r1
 8010b82:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8010b86:	2100      	movs	r1, #0
 8010b88:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8010b8c:	49a6      	ldr	r1, [pc, #664]	; (8010e28 <__ssvfiscanf_r+0x2ac>)
 8010b8e:	91a0      	str	r1, [sp, #640]	; 0x280
 8010b90:	f10d 0804 	add.w	r8, sp, #4
 8010b94:	49a5      	ldr	r1, [pc, #660]	; (8010e2c <__ssvfiscanf_r+0x2b0>)
 8010b96:	4fa6      	ldr	r7, [pc, #664]	; (8010e30 <__ssvfiscanf_r+0x2b4>)
 8010b98:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8010e34 <__ssvfiscanf_r+0x2b8>
 8010b9c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8010ba0:	4606      	mov	r6, r0
 8010ba2:	91a1      	str	r1, [sp, #644]	; 0x284
 8010ba4:	9300      	str	r3, [sp, #0]
 8010ba6:	7813      	ldrb	r3, [r2, #0]
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	f000 815a 	beq.w	8010e62 <__ssvfiscanf_r+0x2e6>
 8010bae:	5dd9      	ldrb	r1, [r3, r7]
 8010bb0:	f011 0108 	ands.w	r1, r1, #8
 8010bb4:	f102 0501 	add.w	r5, r2, #1
 8010bb8:	d019      	beq.n	8010bee <__ssvfiscanf_r+0x72>
 8010bba:	6863      	ldr	r3, [r4, #4]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	dd0f      	ble.n	8010be0 <__ssvfiscanf_r+0x64>
 8010bc0:	6823      	ldr	r3, [r4, #0]
 8010bc2:	781a      	ldrb	r2, [r3, #0]
 8010bc4:	5cba      	ldrb	r2, [r7, r2]
 8010bc6:	0712      	lsls	r2, r2, #28
 8010bc8:	d401      	bmi.n	8010bce <__ssvfiscanf_r+0x52>
 8010bca:	462a      	mov	r2, r5
 8010bcc:	e7eb      	b.n	8010ba6 <__ssvfiscanf_r+0x2a>
 8010bce:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010bd0:	3201      	adds	r2, #1
 8010bd2:	9245      	str	r2, [sp, #276]	; 0x114
 8010bd4:	6862      	ldr	r2, [r4, #4]
 8010bd6:	3301      	adds	r3, #1
 8010bd8:	3a01      	subs	r2, #1
 8010bda:	6062      	str	r2, [r4, #4]
 8010bdc:	6023      	str	r3, [r4, #0]
 8010bde:	e7ec      	b.n	8010bba <__ssvfiscanf_r+0x3e>
 8010be0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010be2:	4621      	mov	r1, r4
 8010be4:	4630      	mov	r0, r6
 8010be6:	4798      	blx	r3
 8010be8:	2800      	cmp	r0, #0
 8010bea:	d0e9      	beq.n	8010bc0 <__ssvfiscanf_r+0x44>
 8010bec:	e7ed      	b.n	8010bca <__ssvfiscanf_r+0x4e>
 8010bee:	2b25      	cmp	r3, #37	; 0x25
 8010bf0:	d012      	beq.n	8010c18 <__ssvfiscanf_r+0x9c>
 8010bf2:	469a      	mov	sl, r3
 8010bf4:	6863      	ldr	r3, [r4, #4]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	f340 8091 	ble.w	8010d1e <__ssvfiscanf_r+0x1a2>
 8010bfc:	6822      	ldr	r2, [r4, #0]
 8010bfe:	7813      	ldrb	r3, [r2, #0]
 8010c00:	4553      	cmp	r3, sl
 8010c02:	f040 812e 	bne.w	8010e62 <__ssvfiscanf_r+0x2e6>
 8010c06:	6863      	ldr	r3, [r4, #4]
 8010c08:	3b01      	subs	r3, #1
 8010c0a:	6063      	str	r3, [r4, #4]
 8010c0c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8010c0e:	3201      	adds	r2, #1
 8010c10:	3301      	adds	r3, #1
 8010c12:	6022      	str	r2, [r4, #0]
 8010c14:	9345      	str	r3, [sp, #276]	; 0x114
 8010c16:	e7d8      	b.n	8010bca <__ssvfiscanf_r+0x4e>
 8010c18:	9141      	str	r1, [sp, #260]	; 0x104
 8010c1a:	9143      	str	r1, [sp, #268]	; 0x10c
 8010c1c:	7853      	ldrb	r3, [r2, #1]
 8010c1e:	2b2a      	cmp	r3, #42	; 0x2a
 8010c20:	bf02      	ittt	eq
 8010c22:	2310      	moveq	r3, #16
 8010c24:	1c95      	addeq	r5, r2, #2
 8010c26:	9341      	streq	r3, [sp, #260]	; 0x104
 8010c28:	220a      	movs	r2, #10
 8010c2a:	46aa      	mov	sl, r5
 8010c2c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8010c30:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010c34:	2b09      	cmp	r3, #9
 8010c36:	d91d      	bls.n	8010c74 <__ssvfiscanf_r+0xf8>
 8010c38:	487e      	ldr	r0, [pc, #504]	; (8010e34 <__ssvfiscanf_r+0x2b8>)
 8010c3a:	2203      	movs	r2, #3
 8010c3c:	f7ef fae8 	bl	8000210 <memchr>
 8010c40:	b140      	cbz	r0, 8010c54 <__ssvfiscanf_r+0xd8>
 8010c42:	2301      	movs	r3, #1
 8010c44:	eba0 0009 	sub.w	r0, r0, r9
 8010c48:	fa03 f000 	lsl.w	r0, r3, r0
 8010c4c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010c4e:	4318      	orrs	r0, r3
 8010c50:	9041      	str	r0, [sp, #260]	; 0x104
 8010c52:	4655      	mov	r5, sl
 8010c54:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010c58:	2b78      	cmp	r3, #120	; 0x78
 8010c5a:	d806      	bhi.n	8010c6a <__ssvfiscanf_r+0xee>
 8010c5c:	2b57      	cmp	r3, #87	; 0x57
 8010c5e:	d810      	bhi.n	8010c82 <__ssvfiscanf_r+0x106>
 8010c60:	2b25      	cmp	r3, #37	; 0x25
 8010c62:	d0c6      	beq.n	8010bf2 <__ssvfiscanf_r+0x76>
 8010c64:	d856      	bhi.n	8010d14 <__ssvfiscanf_r+0x198>
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d064      	beq.n	8010d34 <__ssvfiscanf_r+0x1b8>
 8010c6a:	2303      	movs	r3, #3
 8010c6c:	9347      	str	r3, [sp, #284]	; 0x11c
 8010c6e:	230a      	movs	r3, #10
 8010c70:	9342      	str	r3, [sp, #264]	; 0x108
 8010c72:	e071      	b.n	8010d58 <__ssvfiscanf_r+0x1dc>
 8010c74:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8010c76:	fb02 1103 	mla	r1, r2, r3, r1
 8010c7a:	3930      	subs	r1, #48	; 0x30
 8010c7c:	9143      	str	r1, [sp, #268]	; 0x10c
 8010c7e:	4655      	mov	r5, sl
 8010c80:	e7d3      	b.n	8010c2a <__ssvfiscanf_r+0xae>
 8010c82:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8010c86:	2a20      	cmp	r2, #32
 8010c88:	d8ef      	bhi.n	8010c6a <__ssvfiscanf_r+0xee>
 8010c8a:	a101      	add	r1, pc, #4	; (adr r1, 8010c90 <__ssvfiscanf_r+0x114>)
 8010c8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010c90:	08010d43 	.word	0x08010d43
 8010c94:	08010c6b 	.word	0x08010c6b
 8010c98:	08010c6b 	.word	0x08010c6b
 8010c9c:	08010da1 	.word	0x08010da1
 8010ca0:	08010c6b 	.word	0x08010c6b
 8010ca4:	08010c6b 	.word	0x08010c6b
 8010ca8:	08010c6b 	.word	0x08010c6b
 8010cac:	08010c6b 	.word	0x08010c6b
 8010cb0:	08010c6b 	.word	0x08010c6b
 8010cb4:	08010c6b 	.word	0x08010c6b
 8010cb8:	08010c6b 	.word	0x08010c6b
 8010cbc:	08010db7 	.word	0x08010db7
 8010cc0:	08010d8d 	.word	0x08010d8d
 8010cc4:	08010d1b 	.word	0x08010d1b
 8010cc8:	08010d1b 	.word	0x08010d1b
 8010ccc:	08010d1b 	.word	0x08010d1b
 8010cd0:	08010c6b 	.word	0x08010c6b
 8010cd4:	08010d91 	.word	0x08010d91
 8010cd8:	08010c6b 	.word	0x08010c6b
 8010cdc:	08010c6b 	.word	0x08010c6b
 8010ce0:	08010c6b 	.word	0x08010c6b
 8010ce4:	08010c6b 	.word	0x08010c6b
 8010ce8:	08010dc7 	.word	0x08010dc7
 8010cec:	08010d99 	.word	0x08010d99
 8010cf0:	08010d3b 	.word	0x08010d3b
 8010cf4:	08010c6b 	.word	0x08010c6b
 8010cf8:	08010c6b 	.word	0x08010c6b
 8010cfc:	08010dc3 	.word	0x08010dc3
 8010d00:	08010c6b 	.word	0x08010c6b
 8010d04:	08010d8d 	.word	0x08010d8d
 8010d08:	08010c6b 	.word	0x08010c6b
 8010d0c:	08010c6b 	.word	0x08010c6b
 8010d10:	08010d43 	.word	0x08010d43
 8010d14:	3b45      	subs	r3, #69	; 0x45
 8010d16:	2b02      	cmp	r3, #2
 8010d18:	d8a7      	bhi.n	8010c6a <__ssvfiscanf_r+0xee>
 8010d1a:	2305      	movs	r3, #5
 8010d1c:	e01b      	b.n	8010d56 <__ssvfiscanf_r+0x1da>
 8010d1e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010d20:	4621      	mov	r1, r4
 8010d22:	4630      	mov	r0, r6
 8010d24:	4798      	blx	r3
 8010d26:	2800      	cmp	r0, #0
 8010d28:	f43f af68 	beq.w	8010bfc <__ssvfiscanf_r+0x80>
 8010d2c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010d2e:	2800      	cmp	r0, #0
 8010d30:	f040 808d 	bne.w	8010e4e <__ssvfiscanf_r+0x2d2>
 8010d34:	f04f 30ff 	mov.w	r0, #4294967295
 8010d38:	e08f      	b.n	8010e5a <__ssvfiscanf_r+0x2de>
 8010d3a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010d3c:	f042 0220 	orr.w	r2, r2, #32
 8010d40:	9241      	str	r2, [sp, #260]	; 0x104
 8010d42:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010d48:	9241      	str	r2, [sp, #260]	; 0x104
 8010d4a:	2210      	movs	r2, #16
 8010d4c:	2b6f      	cmp	r3, #111	; 0x6f
 8010d4e:	9242      	str	r2, [sp, #264]	; 0x108
 8010d50:	bf34      	ite	cc
 8010d52:	2303      	movcc	r3, #3
 8010d54:	2304      	movcs	r3, #4
 8010d56:	9347      	str	r3, [sp, #284]	; 0x11c
 8010d58:	6863      	ldr	r3, [r4, #4]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	dd42      	ble.n	8010de4 <__ssvfiscanf_r+0x268>
 8010d5e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010d60:	0659      	lsls	r1, r3, #25
 8010d62:	d404      	bmi.n	8010d6e <__ssvfiscanf_r+0x1f2>
 8010d64:	6823      	ldr	r3, [r4, #0]
 8010d66:	781a      	ldrb	r2, [r3, #0]
 8010d68:	5cba      	ldrb	r2, [r7, r2]
 8010d6a:	0712      	lsls	r2, r2, #28
 8010d6c:	d441      	bmi.n	8010df2 <__ssvfiscanf_r+0x276>
 8010d6e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8010d70:	2b02      	cmp	r3, #2
 8010d72:	dc50      	bgt.n	8010e16 <__ssvfiscanf_r+0x29a>
 8010d74:	466b      	mov	r3, sp
 8010d76:	4622      	mov	r2, r4
 8010d78:	a941      	add	r1, sp, #260	; 0x104
 8010d7a:	4630      	mov	r0, r6
 8010d7c:	f000 fa0a 	bl	8011194 <_scanf_chars>
 8010d80:	2801      	cmp	r0, #1
 8010d82:	d06e      	beq.n	8010e62 <__ssvfiscanf_r+0x2e6>
 8010d84:	2802      	cmp	r0, #2
 8010d86:	f47f af20 	bne.w	8010bca <__ssvfiscanf_r+0x4e>
 8010d8a:	e7cf      	b.n	8010d2c <__ssvfiscanf_r+0x1b0>
 8010d8c:	220a      	movs	r2, #10
 8010d8e:	e7dd      	b.n	8010d4c <__ssvfiscanf_r+0x1d0>
 8010d90:	2300      	movs	r3, #0
 8010d92:	9342      	str	r3, [sp, #264]	; 0x108
 8010d94:	2303      	movs	r3, #3
 8010d96:	e7de      	b.n	8010d56 <__ssvfiscanf_r+0x1da>
 8010d98:	2308      	movs	r3, #8
 8010d9a:	9342      	str	r3, [sp, #264]	; 0x108
 8010d9c:	2304      	movs	r3, #4
 8010d9e:	e7da      	b.n	8010d56 <__ssvfiscanf_r+0x1da>
 8010da0:	4629      	mov	r1, r5
 8010da2:	4640      	mov	r0, r8
 8010da4:	f000 fb64 	bl	8011470 <__sccl>
 8010da8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010dae:	9341      	str	r3, [sp, #260]	; 0x104
 8010db0:	4605      	mov	r5, r0
 8010db2:	2301      	movs	r3, #1
 8010db4:	e7cf      	b.n	8010d56 <__ssvfiscanf_r+0x1da>
 8010db6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010db8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010dbc:	9341      	str	r3, [sp, #260]	; 0x104
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	e7c9      	b.n	8010d56 <__ssvfiscanf_r+0x1da>
 8010dc2:	2302      	movs	r3, #2
 8010dc4:	e7c7      	b.n	8010d56 <__ssvfiscanf_r+0x1da>
 8010dc6:	9841      	ldr	r0, [sp, #260]	; 0x104
 8010dc8:	06c3      	lsls	r3, r0, #27
 8010dca:	f53f aefe 	bmi.w	8010bca <__ssvfiscanf_r+0x4e>
 8010dce:	9b00      	ldr	r3, [sp, #0]
 8010dd0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010dd2:	1d19      	adds	r1, r3, #4
 8010dd4:	9100      	str	r1, [sp, #0]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	f010 0f01 	tst.w	r0, #1
 8010ddc:	bf14      	ite	ne
 8010dde:	801a      	strhne	r2, [r3, #0]
 8010de0:	601a      	streq	r2, [r3, #0]
 8010de2:	e6f2      	b.n	8010bca <__ssvfiscanf_r+0x4e>
 8010de4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010de6:	4621      	mov	r1, r4
 8010de8:	4630      	mov	r0, r6
 8010dea:	4798      	blx	r3
 8010dec:	2800      	cmp	r0, #0
 8010dee:	d0b6      	beq.n	8010d5e <__ssvfiscanf_r+0x1e2>
 8010df0:	e79c      	b.n	8010d2c <__ssvfiscanf_r+0x1b0>
 8010df2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010df4:	3201      	adds	r2, #1
 8010df6:	9245      	str	r2, [sp, #276]	; 0x114
 8010df8:	6862      	ldr	r2, [r4, #4]
 8010dfa:	3a01      	subs	r2, #1
 8010dfc:	2a00      	cmp	r2, #0
 8010dfe:	6062      	str	r2, [r4, #4]
 8010e00:	dd02      	ble.n	8010e08 <__ssvfiscanf_r+0x28c>
 8010e02:	3301      	adds	r3, #1
 8010e04:	6023      	str	r3, [r4, #0]
 8010e06:	e7ad      	b.n	8010d64 <__ssvfiscanf_r+0x1e8>
 8010e08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010e0a:	4621      	mov	r1, r4
 8010e0c:	4630      	mov	r0, r6
 8010e0e:	4798      	blx	r3
 8010e10:	2800      	cmp	r0, #0
 8010e12:	d0a7      	beq.n	8010d64 <__ssvfiscanf_r+0x1e8>
 8010e14:	e78a      	b.n	8010d2c <__ssvfiscanf_r+0x1b0>
 8010e16:	2b04      	cmp	r3, #4
 8010e18:	dc0e      	bgt.n	8010e38 <__ssvfiscanf_r+0x2bc>
 8010e1a:	466b      	mov	r3, sp
 8010e1c:	4622      	mov	r2, r4
 8010e1e:	a941      	add	r1, sp, #260	; 0x104
 8010e20:	4630      	mov	r0, r6
 8010e22:	f000 fa11 	bl	8011248 <_scanf_i>
 8010e26:	e7ab      	b.n	8010d80 <__ssvfiscanf_r+0x204>
 8010e28:	08010ac9 	.word	0x08010ac9
 8010e2c:	08010b43 	.word	0x08010b43
 8010e30:	08012051 	.word	0x08012051
 8010e34:	0801241a 	.word	0x0801241a
 8010e38:	4b0b      	ldr	r3, [pc, #44]	; (8010e68 <__ssvfiscanf_r+0x2ec>)
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	f43f aec5 	beq.w	8010bca <__ssvfiscanf_r+0x4e>
 8010e40:	466b      	mov	r3, sp
 8010e42:	4622      	mov	r2, r4
 8010e44:	a941      	add	r1, sp, #260	; 0x104
 8010e46:	4630      	mov	r0, r6
 8010e48:	f3af 8000 	nop.w
 8010e4c:	e798      	b.n	8010d80 <__ssvfiscanf_r+0x204>
 8010e4e:	89a3      	ldrh	r3, [r4, #12]
 8010e50:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010e54:	bf18      	it	ne
 8010e56:	f04f 30ff 	movne.w	r0, #4294967295
 8010e5a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8010e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e62:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010e64:	e7f9      	b.n	8010e5a <__ssvfiscanf_r+0x2de>
 8010e66:	bf00      	nop
 8010e68:	00000000 	.word	0x00000000

08010e6c <_printf_common>:
 8010e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e70:	4616      	mov	r6, r2
 8010e72:	4699      	mov	r9, r3
 8010e74:	688a      	ldr	r2, [r1, #8]
 8010e76:	690b      	ldr	r3, [r1, #16]
 8010e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010e7c:	4293      	cmp	r3, r2
 8010e7e:	bfb8      	it	lt
 8010e80:	4613      	movlt	r3, r2
 8010e82:	6033      	str	r3, [r6, #0]
 8010e84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010e88:	4607      	mov	r7, r0
 8010e8a:	460c      	mov	r4, r1
 8010e8c:	b10a      	cbz	r2, 8010e92 <_printf_common+0x26>
 8010e8e:	3301      	adds	r3, #1
 8010e90:	6033      	str	r3, [r6, #0]
 8010e92:	6823      	ldr	r3, [r4, #0]
 8010e94:	0699      	lsls	r1, r3, #26
 8010e96:	bf42      	ittt	mi
 8010e98:	6833      	ldrmi	r3, [r6, #0]
 8010e9a:	3302      	addmi	r3, #2
 8010e9c:	6033      	strmi	r3, [r6, #0]
 8010e9e:	6825      	ldr	r5, [r4, #0]
 8010ea0:	f015 0506 	ands.w	r5, r5, #6
 8010ea4:	d106      	bne.n	8010eb4 <_printf_common+0x48>
 8010ea6:	f104 0a19 	add.w	sl, r4, #25
 8010eaa:	68e3      	ldr	r3, [r4, #12]
 8010eac:	6832      	ldr	r2, [r6, #0]
 8010eae:	1a9b      	subs	r3, r3, r2
 8010eb0:	42ab      	cmp	r3, r5
 8010eb2:	dc26      	bgt.n	8010f02 <_printf_common+0x96>
 8010eb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010eb8:	1e13      	subs	r3, r2, #0
 8010eba:	6822      	ldr	r2, [r4, #0]
 8010ebc:	bf18      	it	ne
 8010ebe:	2301      	movne	r3, #1
 8010ec0:	0692      	lsls	r2, r2, #26
 8010ec2:	d42b      	bmi.n	8010f1c <_printf_common+0xb0>
 8010ec4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010ec8:	4649      	mov	r1, r9
 8010eca:	4638      	mov	r0, r7
 8010ecc:	47c0      	blx	r8
 8010ece:	3001      	adds	r0, #1
 8010ed0:	d01e      	beq.n	8010f10 <_printf_common+0xa4>
 8010ed2:	6823      	ldr	r3, [r4, #0]
 8010ed4:	68e5      	ldr	r5, [r4, #12]
 8010ed6:	6832      	ldr	r2, [r6, #0]
 8010ed8:	f003 0306 	and.w	r3, r3, #6
 8010edc:	2b04      	cmp	r3, #4
 8010ede:	bf08      	it	eq
 8010ee0:	1aad      	subeq	r5, r5, r2
 8010ee2:	68a3      	ldr	r3, [r4, #8]
 8010ee4:	6922      	ldr	r2, [r4, #16]
 8010ee6:	bf0c      	ite	eq
 8010ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010eec:	2500      	movne	r5, #0
 8010eee:	4293      	cmp	r3, r2
 8010ef0:	bfc4      	itt	gt
 8010ef2:	1a9b      	subgt	r3, r3, r2
 8010ef4:	18ed      	addgt	r5, r5, r3
 8010ef6:	2600      	movs	r6, #0
 8010ef8:	341a      	adds	r4, #26
 8010efa:	42b5      	cmp	r5, r6
 8010efc:	d11a      	bne.n	8010f34 <_printf_common+0xc8>
 8010efe:	2000      	movs	r0, #0
 8010f00:	e008      	b.n	8010f14 <_printf_common+0xa8>
 8010f02:	2301      	movs	r3, #1
 8010f04:	4652      	mov	r2, sl
 8010f06:	4649      	mov	r1, r9
 8010f08:	4638      	mov	r0, r7
 8010f0a:	47c0      	blx	r8
 8010f0c:	3001      	adds	r0, #1
 8010f0e:	d103      	bne.n	8010f18 <_printf_common+0xac>
 8010f10:	f04f 30ff 	mov.w	r0, #4294967295
 8010f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f18:	3501      	adds	r5, #1
 8010f1a:	e7c6      	b.n	8010eaa <_printf_common+0x3e>
 8010f1c:	18e1      	adds	r1, r4, r3
 8010f1e:	1c5a      	adds	r2, r3, #1
 8010f20:	2030      	movs	r0, #48	; 0x30
 8010f22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010f26:	4422      	add	r2, r4
 8010f28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010f2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010f30:	3302      	adds	r3, #2
 8010f32:	e7c7      	b.n	8010ec4 <_printf_common+0x58>
 8010f34:	2301      	movs	r3, #1
 8010f36:	4622      	mov	r2, r4
 8010f38:	4649      	mov	r1, r9
 8010f3a:	4638      	mov	r0, r7
 8010f3c:	47c0      	blx	r8
 8010f3e:	3001      	adds	r0, #1
 8010f40:	d0e6      	beq.n	8010f10 <_printf_common+0xa4>
 8010f42:	3601      	adds	r6, #1
 8010f44:	e7d9      	b.n	8010efa <_printf_common+0x8e>
	...

08010f48 <_printf_i>:
 8010f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f4c:	7e0f      	ldrb	r7, [r1, #24]
 8010f4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010f50:	2f78      	cmp	r7, #120	; 0x78
 8010f52:	4691      	mov	r9, r2
 8010f54:	4680      	mov	r8, r0
 8010f56:	460c      	mov	r4, r1
 8010f58:	469a      	mov	sl, r3
 8010f5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010f5e:	d807      	bhi.n	8010f70 <_printf_i+0x28>
 8010f60:	2f62      	cmp	r7, #98	; 0x62
 8010f62:	d80a      	bhi.n	8010f7a <_printf_i+0x32>
 8010f64:	2f00      	cmp	r7, #0
 8010f66:	f000 80d8 	beq.w	801111a <_printf_i+0x1d2>
 8010f6a:	2f58      	cmp	r7, #88	; 0x58
 8010f6c:	f000 80a3 	beq.w	80110b6 <_printf_i+0x16e>
 8010f70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010f74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010f78:	e03a      	b.n	8010ff0 <_printf_i+0xa8>
 8010f7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010f7e:	2b15      	cmp	r3, #21
 8010f80:	d8f6      	bhi.n	8010f70 <_printf_i+0x28>
 8010f82:	a101      	add	r1, pc, #4	; (adr r1, 8010f88 <_printf_i+0x40>)
 8010f84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f88:	08010fe1 	.word	0x08010fe1
 8010f8c:	08010ff5 	.word	0x08010ff5
 8010f90:	08010f71 	.word	0x08010f71
 8010f94:	08010f71 	.word	0x08010f71
 8010f98:	08010f71 	.word	0x08010f71
 8010f9c:	08010f71 	.word	0x08010f71
 8010fa0:	08010ff5 	.word	0x08010ff5
 8010fa4:	08010f71 	.word	0x08010f71
 8010fa8:	08010f71 	.word	0x08010f71
 8010fac:	08010f71 	.word	0x08010f71
 8010fb0:	08010f71 	.word	0x08010f71
 8010fb4:	08011101 	.word	0x08011101
 8010fb8:	08011025 	.word	0x08011025
 8010fbc:	080110e3 	.word	0x080110e3
 8010fc0:	08010f71 	.word	0x08010f71
 8010fc4:	08010f71 	.word	0x08010f71
 8010fc8:	08011123 	.word	0x08011123
 8010fcc:	08010f71 	.word	0x08010f71
 8010fd0:	08011025 	.word	0x08011025
 8010fd4:	08010f71 	.word	0x08010f71
 8010fd8:	08010f71 	.word	0x08010f71
 8010fdc:	080110eb 	.word	0x080110eb
 8010fe0:	682b      	ldr	r3, [r5, #0]
 8010fe2:	1d1a      	adds	r2, r3, #4
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	602a      	str	r2, [r5, #0]
 8010fe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010ff0:	2301      	movs	r3, #1
 8010ff2:	e0a3      	b.n	801113c <_printf_i+0x1f4>
 8010ff4:	6820      	ldr	r0, [r4, #0]
 8010ff6:	6829      	ldr	r1, [r5, #0]
 8010ff8:	0606      	lsls	r6, r0, #24
 8010ffa:	f101 0304 	add.w	r3, r1, #4
 8010ffe:	d50a      	bpl.n	8011016 <_printf_i+0xce>
 8011000:	680e      	ldr	r6, [r1, #0]
 8011002:	602b      	str	r3, [r5, #0]
 8011004:	2e00      	cmp	r6, #0
 8011006:	da03      	bge.n	8011010 <_printf_i+0xc8>
 8011008:	232d      	movs	r3, #45	; 0x2d
 801100a:	4276      	negs	r6, r6
 801100c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011010:	485e      	ldr	r0, [pc, #376]	; (801118c <_printf_i+0x244>)
 8011012:	230a      	movs	r3, #10
 8011014:	e019      	b.n	801104a <_printf_i+0x102>
 8011016:	680e      	ldr	r6, [r1, #0]
 8011018:	602b      	str	r3, [r5, #0]
 801101a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801101e:	bf18      	it	ne
 8011020:	b236      	sxthne	r6, r6
 8011022:	e7ef      	b.n	8011004 <_printf_i+0xbc>
 8011024:	682b      	ldr	r3, [r5, #0]
 8011026:	6820      	ldr	r0, [r4, #0]
 8011028:	1d19      	adds	r1, r3, #4
 801102a:	6029      	str	r1, [r5, #0]
 801102c:	0601      	lsls	r1, r0, #24
 801102e:	d501      	bpl.n	8011034 <_printf_i+0xec>
 8011030:	681e      	ldr	r6, [r3, #0]
 8011032:	e002      	b.n	801103a <_printf_i+0xf2>
 8011034:	0646      	lsls	r6, r0, #25
 8011036:	d5fb      	bpl.n	8011030 <_printf_i+0xe8>
 8011038:	881e      	ldrh	r6, [r3, #0]
 801103a:	4854      	ldr	r0, [pc, #336]	; (801118c <_printf_i+0x244>)
 801103c:	2f6f      	cmp	r7, #111	; 0x6f
 801103e:	bf0c      	ite	eq
 8011040:	2308      	moveq	r3, #8
 8011042:	230a      	movne	r3, #10
 8011044:	2100      	movs	r1, #0
 8011046:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801104a:	6865      	ldr	r5, [r4, #4]
 801104c:	60a5      	str	r5, [r4, #8]
 801104e:	2d00      	cmp	r5, #0
 8011050:	bfa2      	ittt	ge
 8011052:	6821      	ldrge	r1, [r4, #0]
 8011054:	f021 0104 	bicge.w	r1, r1, #4
 8011058:	6021      	strge	r1, [r4, #0]
 801105a:	b90e      	cbnz	r6, 8011060 <_printf_i+0x118>
 801105c:	2d00      	cmp	r5, #0
 801105e:	d04d      	beq.n	80110fc <_printf_i+0x1b4>
 8011060:	4615      	mov	r5, r2
 8011062:	fbb6 f1f3 	udiv	r1, r6, r3
 8011066:	fb03 6711 	mls	r7, r3, r1, r6
 801106a:	5dc7      	ldrb	r7, [r0, r7]
 801106c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011070:	4637      	mov	r7, r6
 8011072:	42bb      	cmp	r3, r7
 8011074:	460e      	mov	r6, r1
 8011076:	d9f4      	bls.n	8011062 <_printf_i+0x11a>
 8011078:	2b08      	cmp	r3, #8
 801107a:	d10b      	bne.n	8011094 <_printf_i+0x14c>
 801107c:	6823      	ldr	r3, [r4, #0]
 801107e:	07de      	lsls	r6, r3, #31
 8011080:	d508      	bpl.n	8011094 <_printf_i+0x14c>
 8011082:	6923      	ldr	r3, [r4, #16]
 8011084:	6861      	ldr	r1, [r4, #4]
 8011086:	4299      	cmp	r1, r3
 8011088:	bfde      	ittt	le
 801108a:	2330      	movle	r3, #48	; 0x30
 801108c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011090:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011094:	1b52      	subs	r2, r2, r5
 8011096:	6122      	str	r2, [r4, #16]
 8011098:	f8cd a000 	str.w	sl, [sp]
 801109c:	464b      	mov	r3, r9
 801109e:	aa03      	add	r2, sp, #12
 80110a0:	4621      	mov	r1, r4
 80110a2:	4640      	mov	r0, r8
 80110a4:	f7ff fee2 	bl	8010e6c <_printf_common>
 80110a8:	3001      	adds	r0, #1
 80110aa:	d14c      	bne.n	8011146 <_printf_i+0x1fe>
 80110ac:	f04f 30ff 	mov.w	r0, #4294967295
 80110b0:	b004      	add	sp, #16
 80110b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110b6:	4835      	ldr	r0, [pc, #212]	; (801118c <_printf_i+0x244>)
 80110b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80110bc:	6829      	ldr	r1, [r5, #0]
 80110be:	6823      	ldr	r3, [r4, #0]
 80110c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80110c4:	6029      	str	r1, [r5, #0]
 80110c6:	061d      	lsls	r5, r3, #24
 80110c8:	d514      	bpl.n	80110f4 <_printf_i+0x1ac>
 80110ca:	07df      	lsls	r7, r3, #31
 80110cc:	bf44      	itt	mi
 80110ce:	f043 0320 	orrmi.w	r3, r3, #32
 80110d2:	6023      	strmi	r3, [r4, #0]
 80110d4:	b91e      	cbnz	r6, 80110de <_printf_i+0x196>
 80110d6:	6823      	ldr	r3, [r4, #0]
 80110d8:	f023 0320 	bic.w	r3, r3, #32
 80110dc:	6023      	str	r3, [r4, #0]
 80110de:	2310      	movs	r3, #16
 80110e0:	e7b0      	b.n	8011044 <_printf_i+0xfc>
 80110e2:	6823      	ldr	r3, [r4, #0]
 80110e4:	f043 0320 	orr.w	r3, r3, #32
 80110e8:	6023      	str	r3, [r4, #0]
 80110ea:	2378      	movs	r3, #120	; 0x78
 80110ec:	4828      	ldr	r0, [pc, #160]	; (8011190 <_printf_i+0x248>)
 80110ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80110f2:	e7e3      	b.n	80110bc <_printf_i+0x174>
 80110f4:	0659      	lsls	r1, r3, #25
 80110f6:	bf48      	it	mi
 80110f8:	b2b6      	uxthmi	r6, r6
 80110fa:	e7e6      	b.n	80110ca <_printf_i+0x182>
 80110fc:	4615      	mov	r5, r2
 80110fe:	e7bb      	b.n	8011078 <_printf_i+0x130>
 8011100:	682b      	ldr	r3, [r5, #0]
 8011102:	6826      	ldr	r6, [r4, #0]
 8011104:	6961      	ldr	r1, [r4, #20]
 8011106:	1d18      	adds	r0, r3, #4
 8011108:	6028      	str	r0, [r5, #0]
 801110a:	0635      	lsls	r5, r6, #24
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	d501      	bpl.n	8011114 <_printf_i+0x1cc>
 8011110:	6019      	str	r1, [r3, #0]
 8011112:	e002      	b.n	801111a <_printf_i+0x1d2>
 8011114:	0670      	lsls	r0, r6, #25
 8011116:	d5fb      	bpl.n	8011110 <_printf_i+0x1c8>
 8011118:	8019      	strh	r1, [r3, #0]
 801111a:	2300      	movs	r3, #0
 801111c:	6123      	str	r3, [r4, #16]
 801111e:	4615      	mov	r5, r2
 8011120:	e7ba      	b.n	8011098 <_printf_i+0x150>
 8011122:	682b      	ldr	r3, [r5, #0]
 8011124:	1d1a      	adds	r2, r3, #4
 8011126:	602a      	str	r2, [r5, #0]
 8011128:	681d      	ldr	r5, [r3, #0]
 801112a:	6862      	ldr	r2, [r4, #4]
 801112c:	2100      	movs	r1, #0
 801112e:	4628      	mov	r0, r5
 8011130:	f7ef f86e 	bl	8000210 <memchr>
 8011134:	b108      	cbz	r0, 801113a <_printf_i+0x1f2>
 8011136:	1b40      	subs	r0, r0, r5
 8011138:	6060      	str	r0, [r4, #4]
 801113a:	6863      	ldr	r3, [r4, #4]
 801113c:	6123      	str	r3, [r4, #16]
 801113e:	2300      	movs	r3, #0
 8011140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011144:	e7a8      	b.n	8011098 <_printf_i+0x150>
 8011146:	6923      	ldr	r3, [r4, #16]
 8011148:	462a      	mov	r2, r5
 801114a:	4649      	mov	r1, r9
 801114c:	4640      	mov	r0, r8
 801114e:	47d0      	blx	sl
 8011150:	3001      	adds	r0, #1
 8011152:	d0ab      	beq.n	80110ac <_printf_i+0x164>
 8011154:	6823      	ldr	r3, [r4, #0]
 8011156:	079b      	lsls	r3, r3, #30
 8011158:	d413      	bmi.n	8011182 <_printf_i+0x23a>
 801115a:	68e0      	ldr	r0, [r4, #12]
 801115c:	9b03      	ldr	r3, [sp, #12]
 801115e:	4298      	cmp	r0, r3
 8011160:	bfb8      	it	lt
 8011162:	4618      	movlt	r0, r3
 8011164:	e7a4      	b.n	80110b0 <_printf_i+0x168>
 8011166:	2301      	movs	r3, #1
 8011168:	4632      	mov	r2, r6
 801116a:	4649      	mov	r1, r9
 801116c:	4640      	mov	r0, r8
 801116e:	47d0      	blx	sl
 8011170:	3001      	adds	r0, #1
 8011172:	d09b      	beq.n	80110ac <_printf_i+0x164>
 8011174:	3501      	adds	r5, #1
 8011176:	68e3      	ldr	r3, [r4, #12]
 8011178:	9903      	ldr	r1, [sp, #12]
 801117a:	1a5b      	subs	r3, r3, r1
 801117c:	42ab      	cmp	r3, r5
 801117e:	dcf2      	bgt.n	8011166 <_printf_i+0x21e>
 8011180:	e7eb      	b.n	801115a <_printf_i+0x212>
 8011182:	2500      	movs	r5, #0
 8011184:	f104 0619 	add.w	r6, r4, #25
 8011188:	e7f5      	b.n	8011176 <_printf_i+0x22e>
 801118a:	bf00      	nop
 801118c:	08012425 	.word	0x08012425
 8011190:	08012436 	.word	0x08012436

08011194 <_scanf_chars>:
 8011194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011198:	4615      	mov	r5, r2
 801119a:	688a      	ldr	r2, [r1, #8]
 801119c:	4680      	mov	r8, r0
 801119e:	460c      	mov	r4, r1
 80111a0:	b932      	cbnz	r2, 80111b0 <_scanf_chars+0x1c>
 80111a2:	698a      	ldr	r2, [r1, #24]
 80111a4:	2a00      	cmp	r2, #0
 80111a6:	bf0c      	ite	eq
 80111a8:	2201      	moveq	r2, #1
 80111aa:	f04f 32ff 	movne.w	r2, #4294967295
 80111ae:	608a      	str	r2, [r1, #8]
 80111b0:	6822      	ldr	r2, [r4, #0]
 80111b2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8011244 <_scanf_chars+0xb0>
 80111b6:	06d1      	lsls	r1, r2, #27
 80111b8:	bf5f      	itttt	pl
 80111ba:	681a      	ldrpl	r2, [r3, #0]
 80111bc:	1d11      	addpl	r1, r2, #4
 80111be:	6019      	strpl	r1, [r3, #0]
 80111c0:	6816      	ldrpl	r6, [r2, #0]
 80111c2:	2700      	movs	r7, #0
 80111c4:	69a0      	ldr	r0, [r4, #24]
 80111c6:	b188      	cbz	r0, 80111ec <_scanf_chars+0x58>
 80111c8:	2801      	cmp	r0, #1
 80111ca:	d107      	bne.n	80111dc <_scanf_chars+0x48>
 80111cc:	682a      	ldr	r2, [r5, #0]
 80111ce:	7811      	ldrb	r1, [r2, #0]
 80111d0:	6962      	ldr	r2, [r4, #20]
 80111d2:	5c52      	ldrb	r2, [r2, r1]
 80111d4:	b952      	cbnz	r2, 80111ec <_scanf_chars+0x58>
 80111d6:	2f00      	cmp	r7, #0
 80111d8:	d031      	beq.n	801123e <_scanf_chars+0xaa>
 80111da:	e022      	b.n	8011222 <_scanf_chars+0x8e>
 80111dc:	2802      	cmp	r0, #2
 80111de:	d120      	bne.n	8011222 <_scanf_chars+0x8e>
 80111e0:	682b      	ldr	r3, [r5, #0]
 80111e2:	781b      	ldrb	r3, [r3, #0]
 80111e4:	f813 3009 	ldrb.w	r3, [r3, r9]
 80111e8:	071b      	lsls	r3, r3, #28
 80111ea:	d41a      	bmi.n	8011222 <_scanf_chars+0x8e>
 80111ec:	6823      	ldr	r3, [r4, #0]
 80111ee:	06da      	lsls	r2, r3, #27
 80111f0:	bf5e      	ittt	pl
 80111f2:	682b      	ldrpl	r3, [r5, #0]
 80111f4:	781b      	ldrbpl	r3, [r3, #0]
 80111f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80111fa:	682a      	ldr	r2, [r5, #0]
 80111fc:	686b      	ldr	r3, [r5, #4]
 80111fe:	3201      	adds	r2, #1
 8011200:	602a      	str	r2, [r5, #0]
 8011202:	68a2      	ldr	r2, [r4, #8]
 8011204:	3b01      	subs	r3, #1
 8011206:	3a01      	subs	r2, #1
 8011208:	606b      	str	r3, [r5, #4]
 801120a:	3701      	adds	r7, #1
 801120c:	60a2      	str	r2, [r4, #8]
 801120e:	b142      	cbz	r2, 8011222 <_scanf_chars+0x8e>
 8011210:	2b00      	cmp	r3, #0
 8011212:	dcd7      	bgt.n	80111c4 <_scanf_chars+0x30>
 8011214:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011218:	4629      	mov	r1, r5
 801121a:	4640      	mov	r0, r8
 801121c:	4798      	blx	r3
 801121e:	2800      	cmp	r0, #0
 8011220:	d0d0      	beq.n	80111c4 <_scanf_chars+0x30>
 8011222:	6823      	ldr	r3, [r4, #0]
 8011224:	f013 0310 	ands.w	r3, r3, #16
 8011228:	d105      	bne.n	8011236 <_scanf_chars+0xa2>
 801122a:	68e2      	ldr	r2, [r4, #12]
 801122c:	3201      	adds	r2, #1
 801122e:	60e2      	str	r2, [r4, #12]
 8011230:	69a2      	ldr	r2, [r4, #24]
 8011232:	b102      	cbz	r2, 8011236 <_scanf_chars+0xa2>
 8011234:	7033      	strb	r3, [r6, #0]
 8011236:	6923      	ldr	r3, [r4, #16]
 8011238:	443b      	add	r3, r7
 801123a:	6123      	str	r3, [r4, #16]
 801123c:	2000      	movs	r0, #0
 801123e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011242:	bf00      	nop
 8011244:	08012051 	.word	0x08012051

08011248 <_scanf_i>:
 8011248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801124c:	4698      	mov	r8, r3
 801124e:	4b76      	ldr	r3, [pc, #472]	; (8011428 <_scanf_i+0x1e0>)
 8011250:	460c      	mov	r4, r1
 8011252:	4682      	mov	sl, r0
 8011254:	4616      	mov	r6, r2
 8011256:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801125a:	b087      	sub	sp, #28
 801125c:	ab03      	add	r3, sp, #12
 801125e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011262:	4b72      	ldr	r3, [pc, #456]	; (801142c <_scanf_i+0x1e4>)
 8011264:	69a1      	ldr	r1, [r4, #24]
 8011266:	4a72      	ldr	r2, [pc, #456]	; (8011430 <_scanf_i+0x1e8>)
 8011268:	2903      	cmp	r1, #3
 801126a:	bf18      	it	ne
 801126c:	461a      	movne	r2, r3
 801126e:	68a3      	ldr	r3, [r4, #8]
 8011270:	9201      	str	r2, [sp, #4]
 8011272:	1e5a      	subs	r2, r3, #1
 8011274:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011278:	bf88      	it	hi
 801127a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801127e:	4627      	mov	r7, r4
 8011280:	bf82      	ittt	hi
 8011282:	eb03 0905 	addhi.w	r9, r3, r5
 8011286:	f240 135d 	movwhi	r3, #349	; 0x15d
 801128a:	60a3      	strhi	r3, [r4, #8]
 801128c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011290:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8011294:	bf98      	it	ls
 8011296:	f04f 0900 	movls.w	r9, #0
 801129a:	6023      	str	r3, [r4, #0]
 801129c:	463d      	mov	r5, r7
 801129e:	f04f 0b00 	mov.w	fp, #0
 80112a2:	6831      	ldr	r1, [r6, #0]
 80112a4:	ab03      	add	r3, sp, #12
 80112a6:	7809      	ldrb	r1, [r1, #0]
 80112a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80112ac:	2202      	movs	r2, #2
 80112ae:	f7ee ffaf 	bl	8000210 <memchr>
 80112b2:	b328      	cbz	r0, 8011300 <_scanf_i+0xb8>
 80112b4:	f1bb 0f01 	cmp.w	fp, #1
 80112b8:	d159      	bne.n	801136e <_scanf_i+0x126>
 80112ba:	6862      	ldr	r2, [r4, #4]
 80112bc:	b92a      	cbnz	r2, 80112ca <_scanf_i+0x82>
 80112be:	6822      	ldr	r2, [r4, #0]
 80112c0:	2308      	movs	r3, #8
 80112c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80112c6:	6063      	str	r3, [r4, #4]
 80112c8:	6022      	str	r2, [r4, #0]
 80112ca:	6822      	ldr	r2, [r4, #0]
 80112cc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80112d0:	6022      	str	r2, [r4, #0]
 80112d2:	68a2      	ldr	r2, [r4, #8]
 80112d4:	1e51      	subs	r1, r2, #1
 80112d6:	60a1      	str	r1, [r4, #8]
 80112d8:	b192      	cbz	r2, 8011300 <_scanf_i+0xb8>
 80112da:	6832      	ldr	r2, [r6, #0]
 80112dc:	1c51      	adds	r1, r2, #1
 80112de:	6031      	str	r1, [r6, #0]
 80112e0:	7812      	ldrb	r2, [r2, #0]
 80112e2:	f805 2b01 	strb.w	r2, [r5], #1
 80112e6:	6872      	ldr	r2, [r6, #4]
 80112e8:	3a01      	subs	r2, #1
 80112ea:	2a00      	cmp	r2, #0
 80112ec:	6072      	str	r2, [r6, #4]
 80112ee:	dc07      	bgt.n	8011300 <_scanf_i+0xb8>
 80112f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80112f4:	4631      	mov	r1, r6
 80112f6:	4650      	mov	r0, sl
 80112f8:	4790      	blx	r2
 80112fa:	2800      	cmp	r0, #0
 80112fc:	f040 8085 	bne.w	801140a <_scanf_i+0x1c2>
 8011300:	f10b 0b01 	add.w	fp, fp, #1
 8011304:	f1bb 0f03 	cmp.w	fp, #3
 8011308:	d1cb      	bne.n	80112a2 <_scanf_i+0x5a>
 801130a:	6863      	ldr	r3, [r4, #4]
 801130c:	b90b      	cbnz	r3, 8011312 <_scanf_i+0xca>
 801130e:	230a      	movs	r3, #10
 8011310:	6063      	str	r3, [r4, #4]
 8011312:	6863      	ldr	r3, [r4, #4]
 8011314:	4947      	ldr	r1, [pc, #284]	; (8011434 <_scanf_i+0x1ec>)
 8011316:	6960      	ldr	r0, [r4, #20]
 8011318:	1ac9      	subs	r1, r1, r3
 801131a:	f000 f8a9 	bl	8011470 <__sccl>
 801131e:	f04f 0b00 	mov.w	fp, #0
 8011322:	68a3      	ldr	r3, [r4, #8]
 8011324:	6822      	ldr	r2, [r4, #0]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d03d      	beq.n	80113a6 <_scanf_i+0x15e>
 801132a:	6831      	ldr	r1, [r6, #0]
 801132c:	6960      	ldr	r0, [r4, #20]
 801132e:	f891 c000 	ldrb.w	ip, [r1]
 8011332:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011336:	2800      	cmp	r0, #0
 8011338:	d035      	beq.n	80113a6 <_scanf_i+0x15e>
 801133a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801133e:	d124      	bne.n	801138a <_scanf_i+0x142>
 8011340:	0510      	lsls	r0, r2, #20
 8011342:	d522      	bpl.n	801138a <_scanf_i+0x142>
 8011344:	f10b 0b01 	add.w	fp, fp, #1
 8011348:	f1b9 0f00 	cmp.w	r9, #0
 801134c:	d003      	beq.n	8011356 <_scanf_i+0x10e>
 801134e:	3301      	adds	r3, #1
 8011350:	f109 39ff 	add.w	r9, r9, #4294967295
 8011354:	60a3      	str	r3, [r4, #8]
 8011356:	6873      	ldr	r3, [r6, #4]
 8011358:	3b01      	subs	r3, #1
 801135a:	2b00      	cmp	r3, #0
 801135c:	6073      	str	r3, [r6, #4]
 801135e:	dd1b      	ble.n	8011398 <_scanf_i+0x150>
 8011360:	6833      	ldr	r3, [r6, #0]
 8011362:	3301      	adds	r3, #1
 8011364:	6033      	str	r3, [r6, #0]
 8011366:	68a3      	ldr	r3, [r4, #8]
 8011368:	3b01      	subs	r3, #1
 801136a:	60a3      	str	r3, [r4, #8]
 801136c:	e7d9      	b.n	8011322 <_scanf_i+0xda>
 801136e:	f1bb 0f02 	cmp.w	fp, #2
 8011372:	d1ae      	bne.n	80112d2 <_scanf_i+0x8a>
 8011374:	6822      	ldr	r2, [r4, #0]
 8011376:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801137a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801137e:	d1bf      	bne.n	8011300 <_scanf_i+0xb8>
 8011380:	2310      	movs	r3, #16
 8011382:	6063      	str	r3, [r4, #4]
 8011384:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8011388:	e7a2      	b.n	80112d0 <_scanf_i+0x88>
 801138a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801138e:	6022      	str	r2, [r4, #0]
 8011390:	780b      	ldrb	r3, [r1, #0]
 8011392:	f805 3b01 	strb.w	r3, [r5], #1
 8011396:	e7de      	b.n	8011356 <_scanf_i+0x10e>
 8011398:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801139c:	4631      	mov	r1, r6
 801139e:	4650      	mov	r0, sl
 80113a0:	4798      	blx	r3
 80113a2:	2800      	cmp	r0, #0
 80113a4:	d0df      	beq.n	8011366 <_scanf_i+0x11e>
 80113a6:	6823      	ldr	r3, [r4, #0]
 80113a8:	05db      	lsls	r3, r3, #23
 80113aa:	d50d      	bpl.n	80113c8 <_scanf_i+0x180>
 80113ac:	42bd      	cmp	r5, r7
 80113ae:	d909      	bls.n	80113c4 <_scanf_i+0x17c>
 80113b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80113b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80113b8:	4632      	mov	r2, r6
 80113ba:	4650      	mov	r0, sl
 80113bc:	4798      	blx	r3
 80113be:	f105 39ff 	add.w	r9, r5, #4294967295
 80113c2:	464d      	mov	r5, r9
 80113c4:	42bd      	cmp	r5, r7
 80113c6:	d02d      	beq.n	8011424 <_scanf_i+0x1dc>
 80113c8:	6822      	ldr	r2, [r4, #0]
 80113ca:	f012 0210 	ands.w	r2, r2, #16
 80113ce:	d113      	bne.n	80113f8 <_scanf_i+0x1b0>
 80113d0:	702a      	strb	r2, [r5, #0]
 80113d2:	6863      	ldr	r3, [r4, #4]
 80113d4:	9e01      	ldr	r6, [sp, #4]
 80113d6:	4639      	mov	r1, r7
 80113d8:	4650      	mov	r0, sl
 80113da:	47b0      	blx	r6
 80113dc:	6821      	ldr	r1, [r4, #0]
 80113de:	f8d8 3000 	ldr.w	r3, [r8]
 80113e2:	f011 0f20 	tst.w	r1, #32
 80113e6:	d013      	beq.n	8011410 <_scanf_i+0x1c8>
 80113e8:	1d1a      	adds	r2, r3, #4
 80113ea:	f8c8 2000 	str.w	r2, [r8]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	6018      	str	r0, [r3, #0]
 80113f2:	68e3      	ldr	r3, [r4, #12]
 80113f4:	3301      	adds	r3, #1
 80113f6:	60e3      	str	r3, [r4, #12]
 80113f8:	1bed      	subs	r5, r5, r7
 80113fa:	44ab      	add	fp, r5
 80113fc:	6925      	ldr	r5, [r4, #16]
 80113fe:	445d      	add	r5, fp
 8011400:	6125      	str	r5, [r4, #16]
 8011402:	2000      	movs	r0, #0
 8011404:	b007      	add	sp, #28
 8011406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801140a:	f04f 0b00 	mov.w	fp, #0
 801140e:	e7ca      	b.n	80113a6 <_scanf_i+0x15e>
 8011410:	1d1a      	adds	r2, r3, #4
 8011412:	f8c8 2000 	str.w	r2, [r8]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	f011 0f01 	tst.w	r1, #1
 801141c:	bf14      	ite	ne
 801141e:	8018      	strhne	r0, [r3, #0]
 8011420:	6018      	streq	r0, [r3, #0]
 8011422:	e7e6      	b.n	80113f2 <_scanf_i+0x1aa>
 8011424:	2001      	movs	r0, #1
 8011426:	e7ed      	b.n	8011404 <_scanf_i+0x1bc>
 8011428:	08011f34 	.word	0x08011f34
 801142c:	080116cd 	.word	0x080116cd
 8011430:	080115e5 	.word	0x080115e5
 8011434:	08012460 	.word	0x08012460

08011438 <_read_r>:
 8011438:	b538      	push	{r3, r4, r5, lr}
 801143a:	4d07      	ldr	r5, [pc, #28]	; (8011458 <_read_r+0x20>)
 801143c:	4604      	mov	r4, r0
 801143e:	4608      	mov	r0, r1
 8011440:	4611      	mov	r1, r2
 8011442:	2200      	movs	r2, #0
 8011444:	602a      	str	r2, [r5, #0]
 8011446:	461a      	mov	r2, r3
 8011448:	f7f3 ff74 	bl	8005334 <_read>
 801144c:	1c43      	adds	r3, r0, #1
 801144e:	d102      	bne.n	8011456 <_read_r+0x1e>
 8011450:	682b      	ldr	r3, [r5, #0]
 8011452:	b103      	cbz	r3, 8011456 <_read_r+0x1e>
 8011454:	6023      	str	r3, [r4, #0]
 8011456:	bd38      	pop	{r3, r4, r5, pc}
 8011458:	20002cc4 	.word	0x20002cc4
 801145c:	00000000 	.word	0x00000000

08011460 <nan>:
 8011460:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011468 <nan+0x8>
 8011464:	4770      	bx	lr
 8011466:	bf00      	nop
 8011468:	00000000 	.word	0x00000000
 801146c:	7ff80000 	.word	0x7ff80000

08011470 <__sccl>:
 8011470:	b570      	push	{r4, r5, r6, lr}
 8011472:	780b      	ldrb	r3, [r1, #0]
 8011474:	4604      	mov	r4, r0
 8011476:	2b5e      	cmp	r3, #94	; 0x5e
 8011478:	bf0b      	itete	eq
 801147a:	784b      	ldrbeq	r3, [r1, #1]
 801147c:	1c48      	addne	r0, r1, #1
 801147e:	1c88      	addeq	r0, r1, #2
 8011480:	2200      	movne	r2, #0
 8011482:	bf08      	it	eq
 8011484:	2201      	moveq	r2, #1
 8011486:	1e61      	subs	r1, r4, #1
 8011488:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801148c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8011490:	42a9      	cmp	r1, r5
 8011492:	d1fb      	bne.n	801148c <__sccl+0x1c>
 8011494:	b90b      	cbnz	r3, 801149a <__sccl+0x2a>
 8011496:	3801      	subs	r0, #1
 8011498:	bd70      	pop	{r4, r5, r6, pc}
 801149a:	f082 0201 	eor.w	r2, r2, #1
 801149e:	54e2      	strb	r2, [r4, r3]
 80114a0:	4605      	mov	r5, r0
 80114a2:	4628      	mov	r0, r5
 80114a4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80114a8:	292d      	cmp	r1, #45	; 0x2d
 80114aa:	d006      	beq.n	80114ba <__sccl+0x4a>
 80114ac:	295d      	cmp	r1, #93	; 0x5d
 80114ae:	d0f3      	beq.n	8011498 <__sccl+0x28>
 80114b0:	b909      	cbnz	r1, 80114b6 <__sccl+0x46>
 80114b2:	4628      	mov	r0, r5
 80114b4:	e7f0      	b.n	8011498 <__sccl+0x28>
 80114b6:	460b      	mov	r3, r1
 80114b8:	e7f1      	b.n	801149e <__sccl+0x2e>
 80114ba:	786e      	ldrb	r6, [r5, #1]
 80114bc:	2e5d      	cmp	r6, #93	; 0x5d
 80114be:	d0fa      	beq.n	80114b6 <__sccl+0x46>
 80114c0:	42b3      	cmp	r3, r6
 80114c2:	dcf8      	bgt.n	80114b6 <__sccl+0x46>
 80114c4:	3502      	adds	r5, #2
 80114c6:	4619      	mov	r1, r3
 80114c8:	3101      	adds	r1, #1
 80114ca:	428e      	cmp	r6, r1
 80114cc:	5462      	strb	r2, [r4, r1]
 80114ce:	dcfb      	bgt.n	80114c8 <__sccl+0x58>
 80114d0:	1af1      	subs	r1, r6, r3
 80114d2:	3901      	subs	r1, #1
 80114d4:	1c58      	adds	r0, r3, #1
 80114d6:	42b3      	cmp	r3, r6
 80114d8:	bfa8      	it	ge
 80114da:	2100      	movge	r1, #0
 80114dc:	1843      	adds	r3, r0, r1
 80114de:	e7e0      	b.n	80114a2 <__sccl+0x32>

080114e0 <_strtol_l.constprop.0>:
 80114e0:	2b01      	cmp	r3, #1
 80114e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114e6:	d001      	beq.n	80114ec <_strtol_l.constprop.0+0xc>
 80114e8:	2b24      	cmp	r3, #36	; 0x24
 80114ea:	d906      	bls.n	80114fa <_strtol_l.constprop.0+0x1a>
 80114ec:	f7fc fe7e 	bl	800e1ec <__errno>
 80114f0:	2316      	movs	r3, #22
 80114f2:	6003      	str	r3, [r0, #0]
 80114f4:	2000      	movs	r0, #0
 80114f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80115e0 <_strtol_l.constprop.0+0x100>
 80114fe:	460d      	mov	r5, r1
 8011500:	462e      	mov	r6, r5
 8011502:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011506:	f814 700c 	ldrb.w	r7, [r4, ip]
 801150a:	f017 0708 	ands.w	r7, r7, #8
 801150e:	d1f7      	bne.n	8011500 <_strtol_l.constprop.0+0x20>
 8011510:	2c2d      	cmp	r4, #45	; 0x2d
 8011512:	d132      	bne.n	801157a <_strtol_l.constprop.0+0x9a>
 8011514:	782c      	ldrb	r4, [r5, #0]
 8011516:	2701      	movs	r7, #1
 8011518:	1cb5      	adds	r5, r6, #2
 801151a:	2b00      	cmp	r3, #0
 801151c:	d05b      	beq.n	80115d6 <_strtol_l.constprop.0+0xf6>
 801151e:	2b10      	cmp	r3, #16
 8011520:	d109      	bne.n	8011536 <_strtol_l.constprop.0+0x56>
 8011522:	2c30      	cmp	r4, #48	; 0x30
 8011524:	d107      	bne.n	8011536 <_strtol_l.constprop.0+0x56>
 8011526:	782c      	ldrb	r4, [r5, #0]
 8011528:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801152c:	2c58      	cmp	r4, #88	; 0x58
 801152e:	d14d      	bne.n	80115cc <_strtol_l.constprop.0+0xec>
 8011530:	786c      	ldrb	r4, [r5, #1]
 8011532:	2310      	movs	r3, #16
 8011534:	3502      	adds	r5, #2
 8011536:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801153a:	f108 38ff 	add.w	r8, r8, #4294967295
 801153e:	f04f 0c00 	mov.w	ip, #0
 8011542:	fbb8 f9f3 	udiv	r9, r8, r3
 8011546:	4666      	mov	r6, ip
 8011548:	fb03 8a19 	mls	sl, r3, r9, r8
 801154c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8011550:	f1be 0f09 	cmp.w	lr, #9
 8011554:	d816      	bhi.n	8011584 <_strtol_l.constprop.0+0xa4>
 8011556:	4674      	mov	r4, lr
 8011558:	42a3      	cmp	r3, r4
 801155a:	dd24      	ble.n	80115a6 <_strtol_l.constprop.0+0xc6>
 801155c:	f1bc 0f00 	cmp.w	ip, #0
 8011560:	db1e      	blt.n	80115a0 <_strtol_l.constprop.0+0xc0>
 8011562:	45b1      	cmp	r9, r6
 8011564:	d31c      	bcc.n	80115a0 <_strtol_l.constprop.0+0xc0>
 8011566:	d101      	bne.n	801156c <_strtol_l.constprop.0+0x8c>
 8011568:	45a2      	cmp	sl, r4
 801156a:	db19      	blt.n	80115a0 <_strtol_l.constprop.0+0xc0>
 801156c:	fb06 4603 	mla	r6, r6, r3, r4
 8011570:	f04f 0c01 	mov.w	ip, #1
 8011574:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011578:	e7e8      	b.n	801154c <_strtol_l.constprop.0+0x6c>
 801157a:	2c2b      	cmp	r4, #43	; 0x2b
 801157c:	bf04      	itt	eq
 801157e:	782c      	ldrbeq	r4, [r5, #0]
 8011580:	1cb5      	addeq	r5, r6, #2
 8011582:	e7ca      	b.n	801151a <_strtol_l.constprop.0+0x3a>
 8011584:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8011588:	f1be 0f19 	cmp.w	lr, #25
 801158c:	d801      	bhi.n	8011592 <_strtol_l.constprop.0+0xb2>
 801158e:	3c37      	subs	r4, #55	; 0x37
 8011590:	e7e2      	b.n	8011558 <_strtol_l.constprop.0+0x78>
 8011592:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8011596:	f1be 0f19 	cmp.w	lr, #25
 801159a:	d804      	bhi.n	80115a6 <_strtol_l.constprop.0+0xc6>
 801159c:	3c57      	subs	r4, #87	; 0x57
 801159e:	e7db      	b.n	8011558 <_strtol_l.constprop.0+0x78>
 80115a0:	f04f 3cff 	mov.w	ip, #4294967295
 80115a4:	e7e6      	b.n	8011574 <_strtol_l.constprop.0+0x94>
 80115a6:	f1bc 0f00 	cmp.w	ip, #0
 80115aa:	da05      	bge.n	80115b8 <_strtol_l.constprop.0+0xd8>
 80115ac:	2322      	movs	r3, #34	; 0x22
 80115ae:	6003      	str	r3, [r0, #0]
 80115b0:	4646      	mov	r6, r8
 80115b2:	b942      	cbnz	r2, 80115c6 <_strtol_l.constprop.0+0xe6>
 80115b4:	4630      	mov	r0, r6
 80115b6:	e79e      	b.n	80114f6 <_strtol_l.constprop.0+0x16>
 80115b8:	b107      	cbz	r7, 80115bc <_strtol_l.constprop.0+0xdc>
 80115ba:	4276      	negs	r6, r6
 80115bc:	2a00      	cmp	r2, #0
 80115be:	d0f9      	beq.n	80115b4 <_strtol_l.constprop.0+0xd4>
 80115c0:	f1bc 0f00 	cmp.w	ip, #0
 80115c4:	d000      	beq.n	80115c8 <_strtol_l.constprop.0+0xe8>
 80115c6:	1e69      	subs	r1, r5, #1
 80115c8:	6011      	str	r1, [r2, #0]
 80115ca:	e7f3      	b.n	80115b4 <_strtol_l.constprop.0+0xd4>
 80115cc:	2430      	movs	r4, #48	; 0x30
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d1b1      	bne.n	8011536 <_strtol_l.constprop.0+0x56>
 80115d2:	2308      	movs	r3, #8
 80115d4:	e7af      	b.n	8011536 <_strtol_l.constprop.0+0x56>
 80115d6:	2c30      	cmp	r4, #48	; 0x30
 80115d8:	d0a5      	beq.n	8011526 <_strtol_l.constprop.0+0x46>
 80115da:	230a      	movs	r3, #10
 80115dc:	e7ab      	b.n	8011536 <_strtol_l.constprop.0+0x56>
 80115de:	bf00      	nop
 80115e0:	08012051 	.word	0x08012051

080115e4 <_strtol_r>:
 80115e4:	f7ff bf7c 	b.w	80114e0 <_strtol_l.constprop.0>

080115e8 <_strtoul_l.constprop.0>:
 80115e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80115ec:	4f36      	ldr	r7, [pc, #216]	; (80116c8 <_strtoul_l.constprop.0+0xe0>)
 80115ee:	4686      	mov	lr, r0
 80115f0:	460d      	mov	r5, r1
 80115f2:	4628      	mov	r0, r5
 80115f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80115f8:	5de6      	ldrb	r6, [r4, r7]
 80115fa:	f016 0608 	ands.w	r6, r6, #8
 80115fe:	d1f8      	bne.n	80115f2 <_strtoul_l.constprop.0+0xa>
 8011600:	2c2d      	cmp	r4, #45	; 0x2d
 8011602:	d12f      	bne.n	8011664 <_strtoul_l.constprop.0+0x7c>
 8011604:	782c      	ldrb	r4, [r5, #0]
 8011606:	2601      	movs	r6, #1
 8011608:	1c85      	adds	r5, r0, #2
 801160a:	2b00      	cmp	r3, #0
 801160c:	d057      	beq.n	80116be <_strtoul_l.constprop.0+0xd6>
 801160e:	2b10      	cmp	r3, #16
 8011610:	d109      	bne.n	8011626 <_strtoul_l.constprop.0+0x3e>
 8011612:	2c30      	cmp	r4, #48	; 0x30
 8011614:	d107      	bne.n	8011626 <_strtoul_l.constprop.0+0x3e>
 8011616:	7828      	ldrb	r0, [r5, #0]
 8011618:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801161c:	2858      	cmp	r0, #88	; 0x58
 801161e:	d149      	bne.n	80116b4 <_strtoul_l.constprop.0+0xcc>
 8011620:	786c      	ldrb	r4, [r5, #1]
 8011622:	2310      	movs	r3, #16
 8011624:	3502      	adds	r5, #2
 8011626:	f04f 38ff 	mov.w	r8, #4294967295
 801162a:	2700      	movs	r7, #0
 801162c:	fbb8 f8f3 	udiv	r8, r8, r3
 8011630:	fb03 f908 	mul.w	r9, r3, r8
 8011634:	ea6f 0909 	mvn.w	r9, r9
 8011638:	4638      	mov	r0, r7
 801163a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801163e:	f1bc 0f09 	cmp.w	ip, #9
 8011642:	d814      	bhi.n	801166e <_strtoul_l.constprop.0+0x86>
 8011644:	4664      	mov	r4, ip
 8011646:	42a3      	cmp	r3, r4
 8011648:	dd22      	ble.n	8011690 <_strtoul_l.constprop.0+0xa8>
 801164a:	2f00      	cmp	r7, #0
 801164c:	db1d      	blt.n	801168a <_strtoul_l.constprop.0+0xa2>
 801164e:	4580      	cmp	r8, r0
 8011650:	d31b      	bcc.n	801168a <_strtoul_l.constprop.0+0xa2>
 8011652:	d101      	bne.n	8011658 <_strtoul_l.constprop.0+0x70>
 8011654:	45a1      	cmp	r9, r4
 8011656:	db18      	blt.n	801168a <_strtoul_l.constprop.0+0xa2>
 8011658:	fb00 4003 	mla	r0, r0, r3, r4
 801165c:	2701      	movs	r7, #1
 801165e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011662:	e7ea      	b.n	801163a <_strtoul_l.constprop.0+0x52>
 8011664:	2c2b      	cmp	r4, #43	; 0x2b
 8011666:	bf04      	itt	eq
 8011668:	782c      	ldrbeq	r4, [r5, #0]
 801166a:	1c85      	addeq	r5, r0, #2
 801166c:	e7cd      	b.n	801160a <_strtoul_l.constprop.0+0x22>
 801166e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8011672:	f1bc 0f19 	cmp.w	ip, #25
 8011676:	d801      	bhi.n	801167c <_strtoul_l.constprop.0+0x94>
 8011678:	3c37      	subs	r4, #55	; 0x37
 801167a:	e7e4      	b.n	8011646 <_strtoul_l.constprop.0+0x5e>
 801167c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8011680:	f1bc 0f19 	cmp.w	ip, #25
 8011684:	d804      	bhi.n	8011690 <_strtoul_l.constprop.0+0xa8>
 8011686:	3c57      	subs	r4, #87	; 0x57
 8011688:	e7dd      	b.n	8011646 <_strtoul_l.constprop.0+0x5e>
 801168a:	f04f 37ff 	mov.w	r7, #4294967295
 801168e:	e7e6      	b.n	801165e <_strtoul_l.constprop.0+0x76>
 8011690:	2f00      	cmp	r7, #0
 8011692:	da07      	bge.n	80116a4 <_strtoul_l.constprop.0+0xbc>
 8011694:	2322      	movs	r3, #34	; 0x22
 8011696:	f8ce 3000 	str.w	r3, [lr]
 801169a:	f04f 30ff 	mov.w	r0, #4294967295
 801169e:	b932      	cbnz	r2, 80116ae <_strtoul_l.constprop.0+0xc6>
 80116a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80116a4:	b106      	cbz	r6, 80116a8 <_strtoul_l.constprop.0+0xc0>
 80116a6:	4240      	negs	r0, r0
 80116a8:	2a00      	cmp	r2, #0
 80116aa:	d0f9      	beq.n	80116a0 <_strtoul_l.constprop.0+0xb8>
 80116ac:	b107      	cbz	r7, 80116b0 <_strtoul_l.constprop.0+0xc8>
 80116ae:	1e69      	subs	r1, r5, #1
 80116b0:	6011      	str	r1, [r2, #0]
 80116b2:	e7f5      	b.n	80116a0 <_strtoul_l.constprop.0+0xb8>
 80116b4:	2430      	movs	r4, #48	; 0x30
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d1b5      	bne.n	8011626 <_strtoul_l.constprop.0+0x3e>
 80116ba:	2308      	movs	r3, #8
 80116bc:	e7b3      	b.n	8011626 <_strtoul_l.constprop.0+0x3e>
 80116be:	2c30      	cmp	r4, #48	; 0x30
 80116c0:	d0a9      	beq.n	8011616 <_strtoul_l.constprop.0+0x2e>
 80116c2:	230a      	movs	r3, #10
 80116c4:	e7af      	b.n	8011626 <_strtoul_l.constprop.0+0x3e>
 80116c6:	bf00      	nop
 80116c8:	08012051 	.word	0x08012051

080116cc <_strtoul_r>:
 80116cc:	f7ff bf8c 	b.w	80115e8 <_strtoul_l.constprop.0>

080116d0 <__submore>:
 80116d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116d4:	460c      	mov	r4, r1
 80116d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80116d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80116dc:	4299      	cmp	r1, r3
 80116de:	d11d      	bne.n	801171c <__submore+0x4c>
 80116e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80116e4:	f7fc ff38 	bl	800e558 <_malloc_r>
 80116e8:	b918      	cbnz	r0, 80116f2 <__submore+0x22>
 80116ea:	f04f 30ff 	mov.w	r0, #4294967295
 80116ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80116f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80116f8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80116fc:	6360      	str	r0, [r4, #52]	; 0x34
 80116fe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8011702:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011706:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801170a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801170e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8011712:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011716:	6020      	str	r0, [r4, #0]
 8011718:	2000      	movs	r0, #0
 801171a:	e7e8      	b.n	80116ee <__submore+0x1e>
 801171c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801171e:	0077      	lsls	r7, r6, #1
 8011720:	463a      	mov	r2, r7
 8011722:	f7ff f846 	bl	80107b2 <_realloc_r>
 8011726:	4605      	mov	r5, r0
 8011728:	2800      	cmp	r0, #0
 801172a:	d0de      	beq.n	80116ea <__submore+0x1a>
 801172c:	eb00 0806 	add.w	r8, r0, r6
 8011730:	4601      	mov	r1, r0
 8011732:	4632      	mov	r2, r6
 8011734:	4640      	mov	r0, r8
 8011736:	f7fc fe8d 	bl	800e454 <memcpy>
 801173a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801173e:	f8c4 8000 	str.w	r8, [r4]
 8011742:	e7e9      	b.n	8011718 <__submore+0x48>

08011744 <__ascii_wctomb>:
 8011744:	b149      	cbz	r1, 801175a <__ascii_wctomb+0x16>
 8011746:	2aff      	cmp	r2, #255	; 0xff
 8011748:	bf85      	ittet	hi
 801174a:	238a      	movhi	r3, #138	; 0x8a
 801174c:	6003      	strhi	r3, [r0, #0]
 801174e:	700a      	strbls	r2, [r1, #0]
 8011750:	f04f 30ff 	movhi.w	r0, #4294967295
 8011754:	bf98      	it	ls
 8011756:	2001      	movls	r0, #1
 8011758:	4770      	bx	lr
 801175a:	4608      	mov	r0, r1
 801175c:	4770      	bx	lr
	...

08011760 <__assert_func>:
 8011760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011762:	4614      	mov	r4, r2
 8011764:	461a      	mov	r2, r3
 8011766:	4b09      	ldr	r3, [pc, #36]	; (801178c <__assert_func+0x2c>)
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	4605      	mov	r5, r0
 801176c:	68d8      	ldr	r0, [r3, #12]
 801176e:	b14c      	cbz	r4, 8011784 <__assert_func+0x24>
 8011770:	4b07      	ldr	r3, [pc, #28]	; (8011790 <__assert_func+0x30>)
 8011772:	9100      	str	r1, [sp, #0]
 8011774:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011778:	4906      	ldr	r1, [pc, #24]	; (8011794 <__assert_func+0x34>)
 801177a:	462b      	mov	r3, r5
 801177c:	f000 f80e 	bl	801179c <fiprintf>
 8011780:	f000 fa5a 	bl	8011c38 <abort>
 8011784:	4b04      	ldr	r3, [pc, #16]	; (8011798 <__assert_func+0x38>)
 8011786:	461c      	mov	r4, r3
 8011788:	e7f3      	b.n	8011772 <__assert_func+0x12>
 801178a:	bf00      	nop
 801178c:	20000184 	.word	0x20000184
 8011790:	08012462 	.word	0x08012462
 8011794:	0801246f 	.word	0x0801246f
 8011798:	0801249d 	.word	0x0801249d

0801179c <fiprintf>:
 801179c:	b40e      	push	{r1, r2, r3}
 801179e:	b503      	push	{r0, r1, lr}
 80117a0:	4601      	mov	r1, r0
 80117a2:	ab03      	add	r3, sp, #12
 80117a4:	4805      	ldr	r0, [pc, #20]	; (80117bc <fiprintf+0x20>)
 80117a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80117aa:	6800      	ldr	r0, [r0, #0]
 80117ac:	9301      	str	r3, [sp, #4]
 80117ae:	f000 f853 	bl	8011858 <_vfiprintf_r>
 80117b2:	b002      	add	sp, #8
 80117b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80117b8:	b003      	add	sp, #12
 80117ba:	4770      	bx	lr
 80117bc:	20000184 	.word	0x20000184

080117c0 <memmove>:
 80117c0:	4288      	cmp	r0, r1
 80117c2:	b510      	push	{r4, lr}
 80117c4:	eb01 0402 	add.w	r4, r1, r2
 80117c8:	d902      	bls.n	80117d0 <memmove+0x10>
 80117ca:	4284      	cmp	r4, r0
 80117cc:	4623      	mov	r3, r4
 80117ce:	d807      	bhi.n	80117e0 <memmove+0x20>
 80117d0:	1e43      	subs	r3, r0, #1
 80117d2:	42a1      	cmp	r1, r4
 80117d4:	d008      	beq.n	80117e8 <memmove+0x28>
 80117d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80117de:	e7f8      	b.n	80117d2 <memmove+0x12>
 80117e0:	4402      	add	r2, r0
 80117e2:	4601      	mov	r1, r0
 80117e4:	428a      	cmp	r2, r1
 80117e6:	d100      	bne.n	80117ea <memmove+0x2a>
 80117e8:	bd10      	pop	{r4, pc}
 80117ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80117ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80117f2:	e7f7      	b.n	80117e4 <memmove+0x24>

080117f4 <_malloc_usable_size_r>:
 80117f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117f8:	1f18      	subs	r0, r3, #4
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	bfbc      	itt	lt
 80117fe:	580b      	ldrlt	r3, [r1, r0]
 8011800:	18c0      	addlt	r0, r0, r3
 8011802:	4770      	bx	lr

08011804 <__sfputc_r>:
 8011804:	6893      	ldr	r3, [r2, #8]
 8011806:	3b01      	subs	r3, #1
 8011808:	2b00      	cmp	r3, #0
 801180a:	b410      	push	{r4}
 801180c:	6093      	str	r3, [r2, #8]
 801180e:	da08      	bge.n	8011822 <__sfputc_r+0x1e>
 8011810:	6994      	ldr	r4, [r2, #24]
 8011812:	42a3      	cmp	r3, r4
 8011814:	db01      	blt.n	801181a <__sfputc_r+0x16>
 8011816:	290a      	cmp	r1, #10
 8011818:	d103      	bne.n	8011822 <__sfputc_r+0x1e>
 801181a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801181e:	f000 b94b 	b.w	8011ab8 <__swbuf_r>
 8011822:	6813      	ldr	r3, [r2, #0]
 8011824:	1c58      	adds	r0, r3, #1
 8011826:	6010      	str	r0, [r2, #0]
 8011828:	7019      	strb	r1, [r3, #0]
 801182a:	4608      	mov	r0, r1
 801182c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011830:	4770      	bx	lr

08011832 <__sfputs_r>:
 8011832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011834:	4606      	mov	r6, r0
 8011836:	460f      	mov	r7, r1
 8011838:	4614      	mov	r4, r2
 801183a:	18d5      	adds	r5, r2, r3
 801183c:	42ac      	cmp	r4, r5
 801183e:	d101      	bne.n	8011844 <__sfputs_r+0x12>
 8011840:	2000      	movs	r0, #0
 8011842:	e007      	b.n	8011854 <__sfputs_r+0x22>
 8011844:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011848:	463a      	mov	r2, r7
 801184a:	4630      	mov	r0, r6
 801184c:	f7ff ffda 	bl	8011804 <__sfputc_r>
 8011850:	1c43      	adds	r3, r0, #1
 8011852:	d1f3      	bne.n	801183c <__sfputs_r+0xa>
 8011854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011858 <_vfiprintf_r>:
 8011858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801185c:	460d      	mov	r5, r1
 801185e:	b09d      	sub	sp, #116	; 0x74
 8011860:	4614      	mov	r4, r2
 8011862:	4698      	mov	r8, r3
 8011864:	4606      	mov	r6, r0
 8011866:	b118      	cbz	r0, 8011870 <_vfiprintf_r+0x18>
 8011868:	6983      	ldr	r3, [r0, #24]
 801186a:	b90b      	cbnz	r3, 8011870 <_vfiprintf_r+0x18>
 801186c:	f7fc fd1c 	bl	800e2a8 <__sinit>
 8011870:	4b89      	ldr	r3, [pc, #548]	; (8011a98 <_vfiprintf_r+0x240>)
 8011872:	429d      	cmp	r5, r3
 8011874:	d11b      	bne.n	80118ae <_vfiprintf_r+0x56>
 8011876:	6875      	ldr	r5, [r6, #4]
 8011878:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801187a:	07d9      	lsls	r1, r3, #31
 801187c:	d405      	bmi.n	801188a <_vfiprintf_r+0x32>
 801187e:	89ab      	ldrh	r3, [r5, #12]
 8011880:	059a      	lsls	r2, r3, #22
 8011882:	d402      	bmi.n	801188a <_vfiprintf_r+0x32>
 8011884:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011886:	f7fc fdd2 	bl	800e42e <__retarget_lock_acquire_recursive>
 801188a:	89ab      	ldrh	r3, [r5, #12]
 801188c:	071b      	lsls	r3, r3, #28
 801188e:	d501      	bpl.n	8011894 <_vfiprintf_r+0x3c>
 8011890:	692b      	ldr	r3, [r5, #16]
 8011892:	b9eb      	cbnz	r3, 80118d0 <_vfiprintf_r+0x78>
 8011894:	4629      	mov	r1, r5
 8011896:	4630      	mov	r0, r6
 8011898:	f000 f960 	bl	8011b5c <__swsetup_r>
 801189c:	b1c0      	cbz	r0, 80118d0 <_vfiprintf_r+0x78>
 801189e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80118a0:	07dc      	lsls	r4, r3, #31
 80118a2:	d50e      	bpl.n	80118c2 <_vfiprintf_r+0x6a>
 80118a4:	f04f 30ff 	mov.w	r0, #4294967295
 80118a8:	b01d      	add	sp, #116	; 0x74
 80118aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118ae:	4b7b      	ldr	r3, [pc, #492]	; (8011a9c <_vfiprintf_r+0x244>)
 80118b0:	429d      	cmp	r5, r3
 80118b2:	d101      	bne.n	80118b8 <_vfiprintf_r+0x60>
 80118b4:	68b5      	ldr	r5, [r6, #8]
 80118b6:	e7df      	b.n	8011878 <_vfiprintf_r+0x20>
 80118b8:	4b79      	ldr	r3, [pc, #484]	; (8011aa0 <_vfiprintf_r+0x248>)
 80118ba:	429d      	cmp	r5, r3
 80118bc:	bf08      	it	eq
 80118be:	68f5      	ldreq	r5, [r6, #12]
 80118c0:	e7da      	b.n	8011878 <_vfiprintf_r+0x20>
 80118c2:	89ab      	ldrh	r3, [r5, #12]
 80118c4:	0598      	lsls	r0, r3, #22
 80118c6:	d4ed      	bmi.n	80118a4 <_vfiprintf_r+0x4c>
 80118c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80118ca:	f7fc fdb1 	bl	800e430 <__retarget_lock_release_recursive>
 80118ce:	e7e9      	b.n	80118a4 <_vfiprintf_r+0x4c>
 80118d0:	2300      	movs	r3, #0
 80118d2:	9309      	str	r3, [sp, #36]	; 0x24
 80118d4:	2320      	movs	r3, #32
 80118d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80118da:	f8cd 800c 	str.w	r8, [sp, #12]
 80118de:	2330      	movs	r3, #48	; 0x30
 80118e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011aa4 <_vfiprintf_r+0x24c>
 80118e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80118e8:	f04f 0901 	mov.w	r9, #1
 80118ec:	4623      	mov	r3, r4
 80118ee:	469a      	mov	sl, r3
 80118f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118f4:	b10a      	cbz	r2, 80118fa <_vfiprintf_r+0xa2>
 80118f6:	2a25      	cmp	r2, #37	; 0x25
 80118f8:	d1f9      	bne.n	80118ee <_vfiprintf_r+0x96>
 80118fa:	ebba 0b04 	subs.w	fp, sl, r4
 80118fe:	d00b      	beq.n	8011918 <_vfiprintf_r+0xc0>
 8011900:	465b      	mov	r3, fp
 8011902:	4622      	mov	r2, r4
 8011904:	4629      	mov	r1, r5
 8011906:	4630      	mov	r0, r6
 8011908:	f7ff ff93 	bl	8011832 <__sfputs_r>
 801190c:	3001      	adds	r0, #1
 801190e:	f000 80aa 	beq.w	8011a66 <_vfiprintf_r+0x20e>
 8011912:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011914:	445a      	add	r2, fp
 8011916:	9209      	str	r2, [sp, #36]	; 0x24
 8011918:	f89a 3000 	ldrb.w	r3, [sl]
 801191c:	2b00      	cmp	r3, #0
 801191e:	f000 80a2 	beq.w	8011a66 <_vfiprintf_r+0x20e>
 8011922:	2300      	movs	r3, #0
 8011924:	f04f 32ff 	mov.w	r2, #4294967295
 8011928:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801192c:	f10a 0a01 	add.w	sl, sl, #1
 8011930:	9304      	str	r3, [sp, #16]
 8011932:	9307      	str	r3, [sp, #28]
 8011934:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011938:	931a      	str	r3, [sp, #104]	; 0x68
 801193a:	4654      	mov	r4, sl
 801193c:	2205      	movs	r2, #5
 801193e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011942:	4858      	ldr	r0, [pc, #352]	; (8011aa4 <_vfiprintf_r+0x24c>)
 8011944:	f7ee fc64 	bl	8000210 <memchr>
 8011948:	9a04      	ldr	r2, [sp, #16]
 801194a:	b9d8      	cbnz	r0, 8011984 <_vfiprintf_r+0x12c>
 801194c:	06d1      	lsls	r1, r2, #27
 801194e:	bf44      	itt	mi
 8011950:	2320      	movmi	r3, #32
 8011952:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011956:	0713      	lsls	r3, r2, #28
 8011958:	bf44      	itt	mi
 801195a:	232b      	movmi	r3, #43	; 0x2b
 801195c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011960:	f89a 3000 	ldrb.w	r3, [sl]
 8011964:	2b2a      	cmp	r3, #42	; 0x2a
 8011966:	d015      	beq.n	8011994 <_vfiprintf_r+0x13c>
 8011968:	9a07      	ldr	r2, [sp, #28]
 801196a:	4654      	mov	r4, sl
 801196c:	2000      	movs	r0, #0
 801196e:	f04f 0c0a 	mov.w	ip, #10
 8011972:	4621      	mov	r1, r4
 8011974:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011978:	3b30      	subs	r3, #48	; 0x30
 801197a:	2b09      	cmp	r3, #9
 801197c:	d94e      	bls.n	8011a1c <_vfiprintf_r+0x1c4>
 801197e:	b1b0      	cbz	r0, 80119ae <_vfiprintf_r+0x156>
 8011980:	9207      	str	r2, [sp, #28]
 8011982:	e014      	b.n	80119ae <_vfiprintf_r+0x156>
 8011984:	eba0 0308 	sub.w	r3, r0, r8
 8011988:	fa09 f303 	lsl.w	r3, r9, r3
 801198c:	4313      	orrs	r3, r2
 801198e:	9304      	str	r3, [sp, #16]
 8011990:	46a2      	mov	sl, r4
 8011992:	e7d2      	b.n	801193a <_vfiprintf_r+0xe2>
 8011994:	9b03      	ldr	r3, [sp, #12]
 8011996:	1d19      	adds	r1, r3, #4
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	9103      	str	r1, [sp, #12]
 801199c:	2b00      	cmp	r3, #0
 801199e:	bfbb      	ittet	lt
 80119a0:	425b      	neglt	r3, r3
 80119a2:	f042 0202 	orrlt.w	r2, r2, #2
 80119a6:	9307      	strge	r3, [sp, #28]
 80119a8:	9307      	strlt	r3, [sp, #28]
 80119aa:	bfb8      	it	lt
 80119ac:	9204      	strlt	r2, [sp, #16]
 80119ae:	7823      	ldrb	r3, [r4, #0]
 80119b0:	2b2e      	cmp	r3, #46	; 0x2e
 80119b2:	d10c      	bne.n	80119ce <_vfiprintf_r+0x176>
 80119b4:	7863      	ldrb	r3, [r4, #1]
 80119b6:	2b2a      	cmp	r3, #42	; 0x2a
 80119b8:	d135      	bne.n	8011a26 <_vfiprintf_r+0x1ce>
 80119ba:	9b03      	ldr	r3, [sp, #12]
 80119bc:	1d1a      	adds	r2, r3, #4
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	9203      	str	r2, [sp, #12]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	bfb8      	it	lt
 80119c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80119ca:	3402      	adds	r4, #2
 80119cc:	9305      	str	r3, [sp, #20]
 80119ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011ab4 <_vfiprintf_r+0x25c>
 80119d2:	7821      	ldrb	r1, [r4, #0]
 80119d4:	2203      	movs	r2, #3
 80119d6:	4650      	mov	r0, sl
 80119d8:	f7ee fc1a 	bl	8000210 <memchr>
 80119dc:	b140      	cbz	r0, 80119f0 <_vfiprintf_r+0x198>
 80119de:	2340      	movs	r3, #64	; 0x40
 80119e0:	eba0 000a 	sub.w	r0, r0, sl
 80119e4:	fa03 f000 	lsl.w	r0, r3, r0
 80119e8:	9b04      	ldr	r3, [sp, #16]
 80119ea:	4303      	orrs	r3, r0
 80119ec:	3401      	adds	r4, #1
 80119ee:	9304      	str	r3, [sp, #16]
 80119f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119f4:	482c      	ldr	r0, [pc, #176]	; (8011aa8 <_vfiprintf_r+0x250>)
 80119f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80119fa:	2206      	movs	r2, #6
 80119fc:	f7ee fc08 	bl	8000210 <memchr>
 8011a00:	2800      	cmp	r0, #0
 8011a02:	d03f      	beq.n	8011a84 <_vfiprintf_r+0x22c>
 8011a04:	4b29      	ldr	r3, [pc, #164]	; (8011aac <_vfiprintf_r+0x254>)
 8011a06:	bb1b      	cbnz	r3, 8011a50 <_vfiprintf_r+0x1f8>
 8011a08:	9b03      	ldr	r3, [sp, #12]
 8011a0a:	3307      	adds	r3, #7
 8011a0c:	f023 0307 	bic.w	r3, r3, #7
 8011a10:	3308      	adds	r3, #8
 8011a12:	9303      	str	r3, [sp, #12]
 8011a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a16:	443b      	add	r3, r7
 8011a18:	9309      	str	r3, [sp, #36]	; 0x24
 8011a1a:	e767      	b.n	80118ec <_vfiprintf_r+0x94>
 8011a1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a20:	460c      	mov	r4, r1
 8011a22:	2001      	movs	r0, #1
 8011a24:	e7a5      	b.n	8011972 <_vfiprintf_r+0x11a>
 8011a26:	2300      	movs	r3, #0
 8011a28:	3401      	adds	r4, #1
 8011a2a:	9305      	str	r3, [sp, #20]
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	f04f 0c0a 	mov.w	ip, #10
 8011a32:	4620      	mov	r0, r4
 8011a34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a38:	3a30      	subs	r2, #48	; 0x30
 8011a3a:	2a09      	cmp	r2, #9
 8011a3c:	d903      	bls.n	8011a46 <_vfiprintf_r+0x1ee>
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d0c5      	beq.n	80119ce <_vfiprintf_r+0x176>
 8011a42:	9105      	str	r1, [sp, #20]
 8011a44:	e7c3      	b.n	80119ce <_vfiprintf_r+0x176>
 8011a46:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a4a:	4604      	mov	r4, r0
 8011a4c:	2301      	movs	r3, #1
 8011a4e:	e7f0      	b.n	8011a32 <_vfiprintf_r+0x1da>
 8011a50:	ab03      	add	r3, sp, #12
 8011a52:	9300      	str	r3, [sp, #0]
 8011a54:	462a      	mov	r2, r5
 8011a56:	4b16      	ldr	r3, [pc, #88]	; (8011ab0 <_vfiprintf_r+0x258>)
 8011a58:	a904      	add	r1, sp, #16
 8011a5a:	4630      	mov	r0, r6
 8011a5c:	f3af 8000 	nop.w
 8011a60:	4607      	mov	r7, r0
 8011a62:	1c78      	adds	r0, r7, #1
 8011a64:	d1d6      	bne.n	8011a14 <_vfiprintf_r+0x1bc>
 8011a66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a68:	07d9      	lsls	r1, r3, #31
 8011a6a:	d405      	bmi.n	8011a78 <_vfiprintf_r+0x220>
 8011a6c:	89ab      	ldrh	r3, [r5, #12]
 8011a6e:	059a      	lsls	r2, r3, #22
 8011a70:	d402      	bmi.n	8011a78 <_vfiprintf_r+0x220>
 8011a72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a74:	f7fc fcdc 	bl	800e430 <__retarget_lock_release_recursive>
 8011a78:	89ab      	ldrh	r3, [r5, #12]
 8011a7a:	065b      	lsls	r3, r3, #25
 8011a7c:	f53f af12 	bmi.w	80118a4 <_vfiprintf_r+0x4c>
 8011a80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a82:	e711      	b.n	80118a8 <_vfiprintf_r+0x50>
 8011a84:	ab03      	add	r3, sp, #12
 8011a86:	9300      	str	r3, [sp, #0]
 8011a88:	462a      	mov	r2, r5
 8011a8a:	4b09      	ldr	r3, [pc, #36]	; (8011ab0 <_vfiprintf_r+0x258>)
 8011a8c:	a904      	add	r1, sp, #16
 8011a8e:	4630      	mov	r0, r6
 8011a90:	f7ff fa5a 	bl	8010f48 <_printf_i>
 8011a94:	e7e4      	b.n	8011a60 <_vfiprintf_r+0x208>
 8011a96:	bf00      	nop
 8011a98:	08012174 	.word	0x08012174
 8011a9c:	08012194 	.word	0x08012194
 8011aa0:	08012154 	.word	0x08012154
 8011aa4:	08012414 	.word	0x08012414
 8011aa8:	0801241e 	.word	0x0801241e
 8011aac:	00000000 	.word	0x00000000
 8011ab0:	08011833 	.word	0x08011833
 8011ab4:	0801241a 	.word	0x0801241a

08011ab8 <__swbuf_r>:
 8011ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aba:	460e      	mov	r6, r1
 8011abc:	4614      	mov	r4, r2
 8011abe:	4605      	mov	r5, r0
 8011ac0:	b118      	cbz	r0, 8011aca <__swbuf_r+0x12>
 8011ac2:	6983      	ldr	r3, [r0, #24]
 8011ac4:	b90b      	cbnz	r3, 8011aca <__swbuf_r+0x12>
 8011ac6:	f7fc fbef 	bl	800e2a8 <__sinit>
 8011aca:	4b21      	ldr	r3, [pc, #132]	; (8011b50 <__swbuf_r+0x98>)
 8011acc:	429c      	cmp	r4, r3
 8011ace:	d12b      	bne.n	8011b28 <__swbuf_r+0x70>
 8011ad0:	686c      	ldr	r4, [r5, #4]
 8011ad2:	69a3      	ldr	r3, [r4, #24]
 8011ad4:	60a3      	str	r3, [r4, #8]
 8011ad6:	89a3      	ldrh	r3, [r4, #12]
 8011ad8:	071a      	lsls	r2, r3, #28
 8011ada:	d52f      	bpl.n	8011b3c <__swbuf_r+0x84>
 8011adc:	6923      	ldr	r3, [r4, #16]
 8011ade:	b36b      	cbz	r3, 8011b3c <__swbuf_r+0x84>
 8011ae0:	6923      	ldr	r3, [r4, #16]
 8011ae2:	6820      	ldr	r0, [r4, #0]
 8011ae4:	1ac0      	subs	r0, r0, r3
 8011ae6:	6963      	ldr	r3, [r4, #20]
 8011ae8:	b2f6      	uxtb	r6, r6
 8011aea:	4283      	cmp	r3, r0
 8011aec:	4637      	mov	r7, r6
 8011aee:	dc04      	bgt.n	8011afa <__swbuf_r+0x42>
 8011af0:	4621      	mov	r1, r4
 8011af2:	4628      	mov	r0, r5
 8011af4:	f7fd fdaa 	bl	800f64c <_fflush_r>
 8011af8:	bb30      	cbnz	r0, 8011b48 <__swbuf_r+0x90>
 8011afa:	68a3      	ldr	r3, [r4, #8]
 8011afc:	3b01      	subs	r3, #1
 8011afe:	60a3      	str	r3, [r4, #8]
 8011b00:	6823      	ldr	r3, [r4, #0]
 8011b02:	1c5a      	adds	r2, r3, #1
 8011b04:	6022      	str	r2, [r4, #0]
 8011b06:	701e      	strb	r6, [r3, #0]
 8011b08:	6963      	ldr	r3, [r4, #20]
 8011b0a:	3001      	adds	r0, #1
 8011b0c:	4283      	cmp	r3, r0
 8011b0e:	d004      	beq.n	8011b1a <__swbuf_r+0x62>
 8011b10:	89a3      	ldrh	r3, [r4, #12]
 8011b12:	07db      	lsls	r3, r3, #31
 8011b14:	d506      	bpl.n	8011b24 <__swbuf_r+0x6c>
 8011b16:	2e0a      	cmp	r6, #10
 8011b18:	d104      	bne.n	8011b24 <__swbuf_r+0x6c>
 8011b1a:	4621      	mov	r1, r4
 8011b1c:	4628      	mov	r0, r5
 8011b1e:	f7fd fd95 	bl	800f64c <_fflush_r>
 8011b22:	b988      	cbnz	r0, 8011b48 <__swbuf_r+0x90>
 8011b24:	4638      	mov	r0, r7
 8011b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b28:	4b0a      	ldr	r3, [pc, #40]	; (8011b54 <__swbuf_r+0x9c>)
 8011b2a:	429c      	cmp	r4, r3
 8011b2c:	d101      	bne.n	8011b32 <__swbuf_r+0x7a>
 8011b2e:	68ac      	ldr	r4, [r5, #8]
 8011b30:	e7cf      	b.n	8011ad2 <__swbuf_r+0x1a>
 8011b32:	4b09      	ldr	r3, [pc, #36]	; (8011b58 <__swbuf_r+0xa0>)
 8011b34:	429c      	cmp	r4, r3
 8011b36:	bf08      	it	eq
 8011b38:	68ec      	ldreq	r4, [r5, #12]
 8011b3a:	e7ca      	b.n	8011ad2 <__swbuf_r+0x1a>
 8011b3c:	4621      	mov	r1, r4
 8011b3e:	4628      	mov	r0, r5
 8011b40:	f000 f80c 	bl	8011b5c <__swsetup_r>
 8011b44:	2800      	cmp	r0, #0
 8011b46:	d0cb      	beq.n	8011ae0 <__swbuf_r+0x28>
 8011b48:	f04f 37ff 	mov.w	r7, #4294967295
 8011b4c:	e7ea      	b.n	8011b24 <__swbuf_r+0x6c>
 8011b4e:	bf00      	nop
 8011b50:	08012174 	.word	0x08012174
 8011b54:	08012194 	.word	0x08012194
 8011b58:	08012154 	.word	0x08012154

08011b5c <__swsetup_r>:
 8011b5c:	4b32      	ldr	r3, [pc, #200]	; (8011c28 <__swsetup_r+0xcc>)
 8011b5e:	b570      	push	{r4, r5, r6, lr}
 8011b60:	681d      	ldr	r5, [r3, #0]
 8011b62:	4606      	mov	r6, r0
 8011b64:	460c      	mov	r4, r1
 8011b66:	b125      	cbz	r5, 8011b72 <__swsetup_r+0x16>
 8011b68:	69ab      	ldr	r3, [r5, #24]
 8011b6a:	b913      	cbnz	r3, 8011b72 <__swsetup_r+0x16>
 8011b6c:	4628      	mov	r0, r5
 8011b6e:	f7fc fb9b 	bl	800e2a8 <__sinit>
 8011b72:	4b2e      	ldr	r3, [pc, #184]	; (8011c2c <__swsetup_r+0xd0>)
 8011b74:	429c      	cmp	r4, r3
 8011b76:	d10f      	bne.n	8011b98 <__swsetup_r+0x3c>
 8011b78:	686c      	ldr	r4, [r5, #4]
 8011b7a:	89a3      	ldrh	r3, [r4, #12]
 8011b7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b80:	0719      	lsls	r1, r3, #28
 8011b82:	d42c      	bmi.n	8011bde <__swsetup_r+0x82>
 8011b84:	06dd      	lsls	r5, r3, #27
 8011b86:	d411      	bmi.n	8011bac <__swsetup_r+0x50>
 8011b88:	2309      	movs	r3, #9
 8011b8a:	6033      	str	r3, [r6, #0]
 8011b8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011b90:	81a3      	strh	r3, [r4, #12]
 8011b92:	f04f 30ff 	mov.w	r0, #4294967295
 8011b96:	e03e      	b.n	8011c16 <__swsetup_r+0xba>
 8011b98:	4b25      	ldr	r3, [pc, #148]	; (8011c30 <__swsetup_r+0xd4>)
 8011b9a:	429c      	cmp	r4, r3
 8011b9c:	d101      	bne.n	8011ba2 <__swsetup_r+0x46>
 8011b9e:	68ac      	ldr	r4, [r5, #8]
 8011ba0:	e7eb      	b.n	8011b7a <__swsetup_r+0x1e>
 8011ba2:	4b24      	ldr	r3, [pc, #144]	; (8011c34 <__swsetup_r+0xd8>)
 8011ba4:	429c      	cmp	r4, r3
 8011ba6:	bf08      	it	eq
 8011ba8:	68ec      	ldreq	r4, [r5, #12]
 8011baa:	e7e6      	b.n	8011b7a <__swsetup_r+0x1e>
 8011bac:	0758      	lsls	r0, r3, #29
 8011bae:	d512      	bpl.n	8011bd6 <__swsetup_r+0x7a>
 8011bb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011bb2:	b141      	cbz	r1, 8011bc6 <__swsetup_r+0x6a>
 8011bb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011bb8:	4299      	cmp	r1, r3
 8011bba:	d002      	beq.n	8011bc2 <__swsetup_r+0x66>
 8011bbc:	4630      	mov	r0, r6
 8011bbe:	f7fc fc5f 	bl	800e480 <_free_r>
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	6363      	str	r3, [r4, #52]	; 0x34
 8011bc6:	89a3      	ldrh	r3, [r4, #12]
 8011bc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011bcc:	81a3      	strh	r3, [r4, #12]
 8011bce:	2300      	movs	r3, #0
 8011bd0:	6063      	str	r3, [r4, #4]
 8011bd2:	6923      	ldr	r3, [r4, #16]
 8011bd4:	6023      	str	r3, [r4, #0]
 8011bd6:	89a3      	ldrh	r3, [r4, #12]
 8011bd8:	f043 0308 	orr.w	r3, r3, #8
 8011bdc:	81a3      	strh	r3, [r4, #12]
 8011bde:	6923      	ldr	r3, [r4, #16]
 8011be0:	b94b      	cbnz	r3, 8011bf6 <__swsetup_r+0x9a>
 8011be2:	89a3      	ldrh	r3, [r4, #12]
 8011be4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011bec:	d003      	beq.n	8011bf6 <__swsetup_r+0x9a>
 8011bee:	4621      	mov	r1, r4
 8011bf0:	4630      	mov	r0, r6
 8011bf2:	f000 f84d 	bl	8011c90 <__smakebuf_r>
 8011bf6:	89a0      	ldrh	r0, [r4, #12]
 8011bf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011bfc:	f010 0301 	ands.w	r3, r0, #1
 8011c00:	d00a      	beq.n	8011c18 <__swsetup_r+0xbc>
 8011c02:	2300      	movs	r3, #0
 8011c04:	60a3      	str	r3, [r4, #8]
 8011c06:	6963      	ldr	r3, [r4, #20]
 8011c08:	425b      	negs	r3, r3
 8011c0a:	61a3      	str	r3, [r4, #24]
 8011c0c:	6923      	ldr	r3, [r4, #16]
 8011c0e:	b943      	cbnz	r3, 8011c22 <__swsetup_r+0xc6>
 8011c10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011c14:	d1ba      	bne.n	8011b8c <__swsetup_r+0x30>
 8011c16:	bd70      	pop	{r4, r5, r6, pc}
 8011c18:	0781      	lsls	r1, r0, #30
 8011c1a:	bf58      	it	pl
 8011c1c:	6963      	ldrpl	r3, [r4, #20]
 8011c1e:	60a3      	str	r3, [r4, #8]
 8011c20:	e7f4      	b.n	8011c0c <__swsetup_r+0xb0>
 8011c22:	2000      	movs	r0, #0
 8011c24:	e7f7      	b.n	8011c16 <__swsetup_r+0xba>
 8011c26:	bf00      	nop
 8011c28:	20000184 	.word	0x20000184
 8011c2c:	08012174 	.word	0x08012174
 8011c30:	08012194 	.word	0x08012194
 8011c34:	08012154 	.word	0x08012154

08011c38 <abort>:
 8011c38:	b508      	push	{r3, lr}
 8011c3a:	2006      	movs	r0, #6
 8011c3c:	f000 f890 	bl	8011d60 <raise>
 8011c40:	2001      	movs	r0, #1
 8011c42:	f7f3 fb6d 	bl	8005320 <_exit>

08011c46 <__swhatbuf_r>:
 8011c46:	b570      	push	{r4, r5, r6, lr}
 8011c48:	460e      	mov	r6, r1
 8011c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c4e:	2900      	cmp	r1, #0
 8011c50:	b096      	sub	sp, #88	; 0x58
 8011c52:	4614      	mov	r4, r2
 8011c54:	461d      	mov	r5, r3
 8011c56:	da08      	bge.n	8011c6a <__swhatbuf_r+0x24>
 8011c58:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	602a      	str	r2, [r5, #0]
 8011c60:	061a      	lsls	r2, r3, #24
 8011c62:	d410      	bmi.n	8011c86 <__swhatbuf_r+0x40>
 8011c64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c68:	e00e      	b.n	8011c88 <__swhatbuf_r+0x42>
 8011c6a:	466a      	mov	r2, sp
 8011c6c:	f000 f894 	bl	8011d98 <_fstat_r>
 8011c70:	2800      	cmp	r0, #0
 8011c72:	dbf1      	blt.n	8011c58 <__swhatbuf_r+0x12>
 8011c74:	9a01      	ldr	r2, [sp, #4]
 8011c76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011c7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011c7e:	425a      	negs	r2, r3
 8011c80:	415a      	adcs	r2, r3
 8011c82:	602a      	str	r2, [r5, #0]
 8011c84:	e7ee      	b.n	8011c64 <__swhatbuf_r+0x1e>
 8011c86:	2340      	movs	r3, #64	; 0x40
 8011c88:	2000      	movs	r0, #0
 8011c8a:	6023      	str	r3, [r4, #0]
 8011c8c:	b016      	add	sp, #88	; 0x58
 8011c8e:	bd70      	pop	{r4, r5, r6, pc}

08011c90 <__smakebuf_r>:
 8011c90:	898b      	ldrh	r3, [r1, #12]
 8011c92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011c94:	079d      	lsls	r5, r3, #30
 8011c96:	4606      	mov	r6, r0
 8011c98:	460c      	mov	r4, r1
 8011c9a:	d507      	bpl.n	8011cac <__smakebuf_r+0x1c>
 8011c9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011ca0:	6023      	str	r3, [r4, #0]
 8011ca2:	6123      	str	r3, [r4, #16]
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	6163      	str	r3, [r4, #20]
 8011ca8:	b002      	add	sp, #8
 8011caa:	bd70      	pop	{r4, r5, r6, pc}
 8011cac:	ab01      	add	r3, sp, #4
 8011cae:	466a      	mov	r2, sp
 8011cb0:	f7ff ffc9 	bl	8011c46 <__swhatbuf_r>
 8011cb4:	9900      	ldr	r1, [sp, #0]
 8011cb6:	4605      	mov	r5, r0
 8011cb8:	4630      	mov	r0, r6
 8011cba:	f7fc fc4d 	bl	800e558 <_malloc_r>
 8011cbe:	b948      	cbnz	r0, 8011cd4 <__smakebuf_r+0x44>
 8011cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cc4:	059a      	lsls	r2, r3, #22
 8011cc6:	d4ef      	bmi.n	8011ca8 <__smakebuf_r+0x18>
 8011cc8:	f023 0303 	bic.w	r3, r3, #3
 8011ccc:	f043 0302 	orr.w	r3, r3, #2
 8011cd0:	81a3      	strh	r3, [r4, #12]
 8011cd2:	e7e3      	b.n	8011c9c <__smakebuf_r+0xc>
 8011cd4:	4b0d      	ldr	r3, [pc, #52]	; (8011d0c <__smakebuf_r+0x7c>)
 8011cd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8011cd8:	89a3      	ldrh	r3, [r4, #12]
 8011cda:	6020      	str	r0, [r4, #0]
 8011cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ce0:	81a3      	strh	r3, [r4, #12]
 8011ce2:	9b00      	ldr	r3, [sp, #0]
 8011ce4:	6163      	str	r3, [r4, #20]
 8011ce6:	9b01      	ldr	r3, [sp, #4]
 8011ce8:	6120      	str	r0, [r4, #16]
 8011cea:	b15b      	cbz	r3, 8011d04 <__smakebuf_r+0x74>
 8011cec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	f000 f863 	bl	8011dbc <_isatty_r>
 8011cf6:	b128      	cbz	r0, 8011d04 <__smakebuf_r+0x74>
 8011cf8:	89a3      	ldrh	r3, [r4, #12]
 8011cfa:	f023 0303 	bic.w	r3, r3, #3
 8011cfe:	f043 0301 	orr.w	r3, r3, #1
 8011d02:	81a3      	strh	r3, [r4, #12]
 8011d04:	89a0      	ldrh	r0, [r4, #12]
 8011d06:	4305      	orrs	r5, r0
 8011d08:	81a5      	strh	r5, [r4, #12]
 8011d0a:	e7cd      	b.n	8011ca8 <__smakebuf_r+0x18>
 8011d0c:	0800e241 	.word	0x0800e241

08011d10 <_raise_r>:
 8011d10:	291f      	cmp	r1, #31
 8011d12:	b538      	push	{r3, r4, r5, lr}
 8011d14:	4604      	mov	r4, r0
 8011d16:	460d      	mov	r5, r1
 8011d18:	d904      	bls.n	8011d24 <_raise_r+0x14>
 8011d1a:	2316      	movs	r3, #22
 8011d1c:	6003      	str	r3, [r0, #0]
 8011d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8011d22:	bd38      	pop	{r3, r4, r5, pc}
 8011d24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011d26:	b112      	cbz	r2, 8011d2e <_raise_r+0x1e>
 8011d28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011d2c:	b94b      	cbnz	r3, 8011d42 <_raise_r+0x32>
 8011d2e:	4620      	mov	r0, r4
 8011d30:	f000 f830 	bl	8011d94 <_getpid_r>
 8011d34:	462a      	mov	r2, r5
 8011d36:	4601      	mov	r1, r0
 8011d38:	4620      	mov	r0, r4
 8011d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d3e:	f000 b817 	b.w	8011d70 <_kill_r>
 8011d42:	2b01      	cmp	r3, #1
 8011d44:	d00a      	beq.n	8011d5c <_raise_r+0x4c>
 8011d46:	1c59      	adds	r1, r3, #1
 8011d48:	d103      	bne.n	8011d52 <_raise_r+0x42>
 8011d4a:	2316      	movs	r3, #22
 8011d4c:	6003      	str	r3, [r0, #0]
 8011d4e:	2001      	movs	r0, #1
 8011d50:	e7e7      	b.n	8011d22 <_raise_r+0x12>
 8011d52:	2400      	movs	r4, #0
 8011d54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011d58:	4628      	mov	r0, r5
 8011d5a:	4798      	blx	r3
 8011d5c:	2000      	movs	r0, #0
 8011d5e:	e7e0      	b.n	8011d22 <_raise_r+0x12>

08011d60 <raise>:
 8011d60:	4b02      	ldr	r3, [pc, #8]	; (8011d6c <raise+0xc>)
 8011d62:	4601      	mov	r1, r0
 8011d64:	6818      	ldr	r0, [r3, #0]
 8011d66:	f7ff bfd3 	b.w	8011d10 <_raise_r>
 8011d6a:	bf00      	nop
 8011d6c:	20000184 	.word	0x20000184

08011d70 <_kill_r>:
 8011d70:	b538      	push	{r3, r4, r5, lr}
 8011d72:	4d07      	ldr	r5, [pc, #28]	; (8011d90 <_kill_r+0x20>)
 8011d74:	2300      	movs	r3, #0
 8011d76:	4604      	mov	r4, r0
 8011d78:	4608      	mov	r0, r1
 8011d7a:	4611      	mov	r1, r2
 8011d7c:	602b      	str	r3, [r5, #0]
 8011d7e:	f7f3 fabf 	bl	8005300 <_kill>
 8011d82:	1c43      	adds	r3, r0, #1
 8011d84:	d102      	bne.n	8011d8c <_kill_r+0x1c>
 8011d86:	682b      	ldr	r3, [r5, #0]
 8011d88:	b103      	cbz	r3, 8011d8c <_kill_r+0x1c>
 8011d8a:	6023      	str	r3, [r4, #0]
 8011d8c:	bd38      	pop	{r3, r4, r5, pc}
 8011d8e:	bf00      	nop
 8011d90:	20002cc4 	.word	0x20002cc4

08011d94 <_getpid_r>:
 8011d94:	f7f3 baac 	b.w	80052f0 <_getpid>

08011d98 <_fstat_r>:
 8011d98:	b538      	push	{r3, r4, r5, lr}
 8011d9a:	4d07      	ldr	r5, [pc, #28]	; (8011db8 <_fstat_r+0x20>)
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	4604      	mov	r4, r0
 8011da0:	4608      	mov	r0, r1
 8011da2:	4611      	mov	r1, r2
 8011da4:	602b      	str	r3, [r5, #0]
 8011da6:	f7f3 fb0a 	bl	80053be <_fstat>
 8011daa:	1c43      	adds	r3, r0, #1
 8011dac:	d102      	bne.n	8011db4 <_fstat_r+0x1c>
 8011dae:	682b      	ldr	r3, [r5, #0]
 8011db0:	b103      	cbz	r3, 8011db4 <_fstat_r+0x1c>
 8011db2:	6023      	str	r3, [r4, #0]
 8011db4:	bd38      	pop	{r3, r4, r5, pc}
 8011db6:	bf00      	nop
 8011db8:	20002cc4 	.word	0x20002cc4

08011dbc <_isatty_r>:
 8011dbc:	b538      	push	{r3, r4, r5, lr}
 8011dbe:	4d06      	ldr	r5, [pc, #24]	; (8011dd8 <_isatty_r+0x1c>)
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	4604      	mov	r4, r0
 8011dc4:	4608      	mov	r0, r1
 8011dc6:	602b      	str	r3, [r5, #0]
 8011dc8:	f7f3 fb09 	bl	80053de <_isatty>
 8011dcc:	1c43      	adds	r3, r0, #1
 8011dce:	d102      	bne.n	8011dd6 <_isatty_r+0x1a>
 8011dd0:	682b      	ldr	r3, [r5, #0]
 8011dd2:	b103      	cbz	r3, 8011dd6 <_isatty_r+0x1a>
 8011dd4:	6023      	str	r3, [r4, #0]
 8011dd6:	bd38      	pop	{r3, r4, r5, pc}
 8011dd8:	20002cc4 	.word	0x20002cc4

08011ddc <_init>:
 8011ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dde:	bf00      	nop
 8011de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011de2:	bc08      	pop	{r3}
 8011de4:	469e      	mov	lr, r3
 8011de6:	4770      	bx	lr

08011de8 <_fini>:
 8011de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dea:	bf00      	nop
 8011dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011dee:	bc08      	pop	{r3}
 8011df0:	469e      	mov	lr, r3
 8011df2:	4770      	bx	lr
