// Seed: 2672892659
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output logic id_5
    , id_6
);
  always #1 id_4 = 1 == id_0 ^ 1;
endmodule
