// Seed: 1729962494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  assign module_1.id_1 = 0;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_1 = 32'd57,
    parameter id_4 = 32'd8,
    parameter id_6 = 32'd95
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    module_1
);
  inout wire _id_6;
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [id_4 : 1] id_7 = (-1);
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_5,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_3,
      id_7,
      id_2,
      id_2,
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_2,
      id_5,
      id_5
  );
  wire id_8;
  logic [id_1 : id_6] id_9;
  ;
endmodule
