set moduleName top_kernel_Pipeline_VITIS_LOOP_121_53
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 20
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_121_53}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict A_65 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_66 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_67 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_68 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_69 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_70 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_71 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_72 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_73 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_74 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_75 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_76 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_77 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_78 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_79 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_80 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_81 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_82 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_83 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_84 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_85 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_86 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_87 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_88 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_89 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_90 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_91 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_92 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_93 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_94 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_95 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_96 { MEM_WIDTH 24 MEM_SIZE 384 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ i_1 int 8 regular  }
	{ A_65 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_66 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_67 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_68 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_69 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_70 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_71 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_72 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_73 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_74 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_75 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_76 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_77 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_78 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_79 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_80 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_81 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_82 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_83 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_84 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_85 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_86 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_87 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_88 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_89 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_90 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_91 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_92 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_93 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_94 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_95 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ A_96 int 24 regular {array 128 { 1 3 } 1 1 }  }
	{ p_out int 24 regular {pointer 1}  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "i_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "A_65", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_66", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_67", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_68", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_69", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_70", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_71", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_72", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_73", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_74", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_75", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_76", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_77", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_78", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_79", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_80", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_81", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_82", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_83", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_84", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_85", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_86", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_87", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_88", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_89", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_90", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_91", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_92", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_93", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_94", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_95", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_96", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "p_out", "interface" : "wire", "bitwidth" : 24, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 105
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ i_1 sc_in sc_lv 8 signal 0 } 
	{ A_65_address0 sc_out sc_lv 7 signal 1 } 
	{ A_65_ce0 sc_out sc_logic 1 signal 1 } 
	{ A_65_q0 sc_in sc_lv 24 signal 1 } 
	{ A_66_address0 sc_out sc_lv 7 signal 2 } 
	{ A_66_ce0 sc_out sc_logic 1 signal 2 } 
	{ A_66_q0 sc_in sc_lv 24 signal 2 } 
	{ A_67_address0 sc_out sc_lv 7 signal 3 } 
	{ A_67_ce0 sc_out sc_logic 1 signal 3 } 
	{ A_67_q0 sc_in sc_lv 24 signal 3 } 
	{ A_68_address0 sc_out sc_lv 7 signal 4 } 
	{ A_68_ce0 sc_out sc_logic 1 signal 4 } 
	{ A_68_q0 sc_in sc_lv 24 signal 4 } 
	{ A_69_address0 sc_out sc_lv 7 signal 5 } 
	{ A_69_ce0 sc_out sc_logic 1 signal 5 } 
	{ A_69_q0 sc_in sc_lv 24 signal 5 } 
	{ A_70_address0 sc_out sc_lv 7 signal 6 } 
	{ A_70_ce0 sc_out sc_logic 1 signal 6 } 
	{ A_70_q0 sc_in sc_lv 24 signal 6 } 
	{ A_71_address0 sc_out sc_lv 7 signal 7 } 
	{ A_71_ce0 sc_out sc_logic 1 signal 7 } 
	{ A_71_q0 sc_in sc_lv 24 signal 7 } 
	{ A_72_address0 sc_out sc_lv 7 signal 8 } 
	{ A_72_ce0 sc_out sc_logic 1 signal 8 } 
	{ A_72_q0 sc_in sc_lv 24 signal 8 } 
	{ A_73_address0 sc_out sc_lv 7 signal 9 } 
	{ A_73_ce0 sc_out sc_logic 1 signal 9 } 
	{ A_73_q0 sc_in sc_lv 24 signal 9 } 
	{ A_74_address0 sc_out sc_lv 7 signal 10 } 
	{ A_74_ce0 sc_out sc_logic 1 signal 10 } 
	{ A_74_q0 sc_in sc_lv 24 signal 10 } 
	{ A_75_address0 sc_out sc_lv 7 signal 11 } 
	{ A_75_ce0 sc_out sc_logic 1 signal 11 } 
	{ A_75_q0 sc_in sc_lv 24 signal 11 } 
	{ A_76_address0 sc_out sc_lv 7 signal 12 } 
	{ A_76_ce0 sc_out sc_logic 1 signal 12 } 
	{ A_76_q0 sc_in sc_lv 24 signal 12 } 
	{ A_77_address0 sc_out sc_lv 7 signal 13 } 
	{ A_77_ce0 sc_out sc_logic 1 signal 13 } 
	{ A_77_q0 sc_in sc_lv 24 signal 13 } 
	{ A_78_address0 sc_out sc_lv 7 signal 14 } 
	{ A_78_ce0 sc_out sc_logic 1 signal 14 } 
	{ A_78_q0 sc_in sc_lv 24 signal 14 } 
	{ A_79_address0 sc_out sc_lv 7 signal 15 } 
	{ A_79_ce0 sc_out sc_logic 1 signal 15 } 
	{ A_79_q0 sc_in sc_lv 24 signal 15 } 
	{ A_80_address0 sc_out sc_lv 7 signal 16 } 
	{ A_80_ce0 sc_out sc_logic 1 signal 16 } 
	{ A_80_q0 sc_in sc_lv 24 signal 16 } 
	{ A_81_address0 sc_out sc_lv 7 signal 17 } 
	{ A_81_ce0 sc_out sc_logic 1 signal 17 } 
	{ A_81_q0 sc_in sc_lv 24 signal 17 } 
	{ A_82_address0 sc_out sc_lv 7 signal 18 } 
	{ A_82_ce0 sc_out sc_logic 1 signal 18 } 
	{ A_82_q0 sc_in sc_lv 24 signal 18 } 
	{ A_83_address0 sc_out sc_lv 7 signal 19 } 
	{ A_83_ce0 sc_out sc_logic 1 signal 19 } 
	{ A_83_q0 sc_in sc_lv 24 signal 19 } 
	{ A_84_address0 sc_out sc_lv 7 signal 20 } 
	{ A_84_ce0 sc_out sc_logic 1 signal 20 } 
	{ A_84_q0 sc_in sc_lv 24 signal 20 } 
	{ A_85_address0 sc_out sc_lv 7 signal 21 } 
	{ A_85_ce0 sc_out sc_logic 1 signal 21 } 
	{ A_85_q0 sc_in sc_lv 24 signal 21 } 
	{ A_86_address0 sc_out sc_lv 7 signal 22 } 
	{ A_86_ce0 sc_out sc_logic 1 signal 22 } 
	{ A_86_q0 sc_in sc_lv 24 signal 22 } 
	{ A_87_address0 sc_out sc_lv 7 signal 23 } 
	{ A_87_ce0 sc_out sc_logic 1 signal 23 } 
	{ A_87_q0 sc_in sc_lv 24 signal 23 } 
	{ A_88_address0 sc_out sc_lv 7 signal 24 } 
	{ A_88_ce0 sc_out sc_logic 1 signal 24 } 
	{ A_88_q0 sc_in sc_lv 24 signal 24 } 
	{ A_89_address0 sc_out sc_lv 7 signal 25 } 
	{ A_89_ce0 sc_out sc_logic 1 signal 25 } 
	{ A_89_q0 sc_in sc_lv 24 signal 25 } 
	{ A_90_address0 sc_out sc_lv 7 signal 26 } 
	{ A_90_ce0 sc_out sc_logic 1 signal 26 } 
	{ A_90_q0 sc_in sc_lv 24 signal 26 } 
	{ A_91_address0 sc_out sc_lv 7 signal 27 } 
	{ A_91_ce0 sc_out sc_logic 1 signal 27 } 
	{ A_91_q0 sc_in sc_lv 24 signal 27 } 
	{ A_92_address0 sc_out sc_lv 7 signal 28 } 
	{ A_92_ce0 sc_out sc_logic 1 signal 28 } 
	{ A_92_q0 sc_in sc_lv 24 signal 28 } 
	{ A_93_address0 sc_out sc_lv 7 signal 29 } 
	{ A_93_ce0 sc_out sc_logic 1 signal 29 } 
	{ A_93_q0 sc_in sc_lv 24 signal 29 } 
	{ A_94_address0 sc_out sc_lv 7 signal 30 } 
	{ A_94_ce0 sc_out sc_logic 1 signal 30 } 
	{ A_94_q0 sc_in sc_lv 24 signal 30 } 
	{ A_95_address0 sc_out sc_lv 7 signal 31 } 
	{ A_95_ce0 sc_out sc_logic 1 signal 31 } 
	{ A_95_q0 sc_in sc_lv 24 signal 31 } 
	{ A_96_address0 sc_out sc_lv 7 signal 32 } 
	{ A_96_ce0 sc_out sc_logic 1 signal 32 } 
	{ A_96_q0 sc_in sc_lv 24 signal 32 } 
	{ p_out sc_out sc_lv 24 signal 33 } 
	{ p_out_ap_vld sc_out sc_logic 1 outvld 33 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "i_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "i_1", "role": "default" }} , 
 	{ "name": "A_65_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_65", "role": "address0" }} , 
 	{ "name": "A_65_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_65", "role": "ce0" }} , 
 	{ "name": "A_65_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_65", "role": "q0" }} , 
 	{ "name": "A_66_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_66", "role": "address0" }} , 
 	{ "name": "A_66_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_66", "role": "ce0" }} , 
 	{ "name": "A_66_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_66", "role": "q0" }} , 
 	{ "name": "A_67_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_67", "role": "address0" }} , 
 	{ "name": "A_67_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_67", "role": "ce0" }} , 
 	{ "name": "A_67_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_67", "role": "q0" }} , 
 	{ "name": "A_68_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_68", "role": "address0" }} , 
 	{ "name": "A_68_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_68", "role": "ce0" }} , 
 	{ "name": "A_68_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_68", "role": "q0" }} , 
 	{ "name": "A_69_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_69", "role": "address0" }} , 
 	{ "name": "A_69_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_69", "role": "ce0" }} , 
 	{ "name": "A_69_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_69", "role": "q0" }} , 
 	{ "name": "A_70_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_70", "role": "address0" }} , 
 	{ "name": "A_70_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_70", "role": "ce0" }} , 
 	{ "name": "A_70_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_70", "role": "q0" }} , 
 	{ "name": "A_71_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_71", "role": "address0" }} , 
 	{ "name": "A_71_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_71", "role": "ce0" }} , 
 	{ "name": "A_71_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_71", "role": "q0" }} , 
 	{ "name": "A_72_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_72", "role": "address0" }} , 
 	{ "name": "A_72_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_72", "role": "ce0" }} , 
 	{ "name": "A_72_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_72", "role": "q0" }} , 
 	{ "name": "A_73_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_73", "role": "address0" }} , 
 	{ "name": "A_73_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_73", "role": "ce0" }} , 
 	{ "name": "A_73_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_73", "role": "q0" }} , 
 	{ "name": "A_74_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_74", "role": "address0" }} , 
 	{ "name": "A_74_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_74", "role": "ce0" }} , 
 	{ "name": "A_74_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_74", "role": "q0" }} , 
 	{ "name": "A_75_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_75", "role": "address0" }} , 
 	{ "name": "A_75_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_75", "role": "ce0" }} , 
 	{ "name": "A_75_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_75", "role": "q0" }} , 
 	{ "name": "A_76_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_76", "role": "address0" }} , 
 	{ "name": "A_76_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_76", "role": "ce0" }} , 
 	{ "name": "A_76_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_76", "role": "q0" }} , 
 	{ "name": "A_77_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_77", "role": "address0" }} , 
 	{ "name": "A_77_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_77", "role": "ce0" }} , 
 	{ "name": "A_77_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_77", "role": "q0" }} , 
 	{ "name": "A_78_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_78", "role": "address0" }} , 
 	{ "name": "A_78_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_78", "role": "ce0" }} , 
 	{ "name": "A_78_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_78", "role": "q0" }} , 
 	{ "name": "A_79_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_79", "role": "address0" }} , 
 	{ "name": "A_79_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_79", "role": "ce0" }} , 
 	{ "name": "A_79_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_79", "role": "q0" }} , 
 	{ "name": "A_80_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_80", "role": "address0" }} , 
 	{ "name": "A_80_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_80", "role": "ce0" }} , 
 	{ "name": "A_80_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_80", "role": "q0" }} , 
 	{ "name": "A_81_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_81", "role": "address0" }} , 
 	{ "name": "A_81_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_81", "role": "ce0" }} , 
 	{ "name": "A_81_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_81", "role": "q0" }} , 
 	{ "name": "A_82_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_82", "role": "address0" }} , 
 	{ "name": "A_82_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_82", "role": "ce0" }} , 
 	{ "name": "A_82_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_82", "role": "q0" }} , 
 	{ "name": "A_83_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_83", "role": "address0" }} , 
 	{ "name": "A_83_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_83", "role": "ce0" }} , 
 	{ "name": "A_83_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_83", "role": "q0" }} , 
 	{ "name": "A_84_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_84", "role": "address0" }} , 
 	{ "name": "A_84_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_84", "role": "ce0" }} , 
 	{ "name": "A_84_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_84", "role": "q0" }} , 
 	{ "name": "A_85_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_85", "role": "address0" }} , 
 	{ "name": "A_85_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_85", "role": "ce0" }} , 
 	{ "name": "A_85_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_85", "role": "q0" }} , 
 	{ "name": "A_86_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_86", "role": "address0" }} , 
 	{ "name": "A_86_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_86", "role": "ce0" }} , 
 	{ "name": "A_86_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_86", "role": "q0" }} , 
 	{ "name": "A_87_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_87", "role": "address0" }} , 
 	{ "name": "A_87_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_87", "role": "ce0" }} , 
 	{ "name": "A_87_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_87", "role": "q0" }} , 
 	{ "name": "A_88_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_88", "role": "address0" }} , 
 	{ "name": "A_88_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_88", "role": "ce0" }} , 
 	{ "name": "A_88_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_88", "role": "q0" }} , 
 	{ "name": "A_89_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_89", "role": "address0" }} , 
 	{ "name": "A_89_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_89", "role": "ce0" }} , 
 	{ "name": "A_89_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_89", "role": "q0" }} , 
 	{ "name": "A_90_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_90", "role": "address0" }} , 
 	{ "name": "A_90_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_90", "role": "ce0" }} , 
 	{ "name": "A_90_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_90", "role": "q0" }} , 
 	{ "name": "A_91_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_91", "role": "address0" }} , 
 	{ "name": "A_91_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_91", "role": "ce0" }} , 
 	{ "name": "A_91_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_91", "role": "q0" }} , 
 	{ "name": "A_92_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_92", "role": "address0" }} , 
 	{ "name": "A_92_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_92", "role": "ce0" }} , 
 	{ "name": "A_92_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_92", "role": "q0" }} , 
 	{ "name": "A_93_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_93", "role": "address0" }} , 
 	{ "name": "A_93_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_93", "role": "ce0" }} , 
 	{ "name": "A_93_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_93", "role": "q0" }} , 
 	{ "name": "A_94_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_94", "role": "address0" }} , 
 	{ "name": "A_94_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_94", "role": "ce0" }} , 
 	{ "name": "A_94_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_94", "role": "q0" }} , 
 	{ "name": "A_95_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_95", "role": "address0" }} , 
 	{ "name": "A_95_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_95", "role": "ce0" }} , 
 	{ "name": "A_95_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_95", "role": "q0" }} , 
 	{ "name": "A_96_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "A_96", "role": "address0" }} , 
 	{ "name": "A_96_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_96", "role": "ce0" }} , 
 	{ "name": "A_96_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_96", "role": "q0" }} , 
 	{ "name": "p_out", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "p_out", "role": "default" }} , 
 	{ "name": "p_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "p_out", "role": "ap_vld" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_121_53 {
		i_1 {Type I LastRead 0 FirstWrite -1}
		A_65 {Type I LastRead 0 FirstWrite -1}
		A_66 {Type I LastRead 1 FirstWrite -1}
		A_67 {Type I LastRead 1 FirstWrite -1}
		A_68 {Type I LastRead 1 FirstWrite -1}
		A_69 {Type I LastRead 1 FirstWrite -1}
		A_70 {Type I LastRead 1 FirstWrite -1}
		A_71 {Type I LastRead 1 FirstWrite -1}
		A_72 {Type I LastRead 1 FirstWrite -1}
		A_73 {Type I LastRead 1 FirstWrite -1}
		A_74 {Type I LastRead 1 FirstWrite -1}
		A_75 {Type I LastRead 1 FirstWrite -1}
		A_76 {Type I LastRead 1 FirstWrite -1}
		A_77 {Type I LastRead 1 FirstWrite -1}
		A_78 {Type I LastRead 1 FirstWrite -1}
		A_79 {Type I LastRead 1 FirstWrite -1}
		A_80 {Type I LastRead 1 FirstWrite -1}
		A_81 {Type I LastRead 1 FirstWrite -1}
		A_82 {Type I LastRead 1 FirstWrite -1}
		A_83 {Type I LastRead 1 FirstWrite -1}
		A_84 {Type I LastRead 1 FirstWrite -1}
		A_85 {Type I LastRead 1 FirstWrite -1}
		A_86 {Type I LastRead 1 FirstWrite -1}
		A_87 {Type I LastRead 1 FirstWrite -1}
		A_88 {Type I LastRead 1 FirstWrite -1}
		A_89 {Type I LastRead 1 FirstWrite -1}
		A_90 {Type I LastRead 1 FirstWrite -1}
		A_91 {Type I LastRead 1 FirstWrite -1}
		A_92 {Type I LastRead 1 FirstWrite -1}
		A_93 {Type I LastRead 1 FirstWrite -1}
		A_94 {Type I LastRead 1 FirstWrite -1}
		A_95 {Type I LastRead 1 FirstWrite -1}
		A_96 {Type I LastRead 1 FirstWrite -1}
		p_out {Type O LastRead -1 FirstWrite 1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "5", "Max" : "5"}
	, {"Name" : "Interval", "Min" : "5", "Max" : "5"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	i_1 { ap_none {  { i_1 in_data 0 8 } } }
	A_65 { ap_memory {  { A_65_address0 mem_address 1 7 }  { A_65_ce0 mem_ce 1 1 }  { A_65_q0 mem_dout 0 24 } } }
	A_66 { ap_memory {  { A_66_address0 mem_address 1 7 }  { A_66_ce0 mem_ce 1 1 }  { A_66_q0 mem_dout 0 24 } } }
	A_67 { ap_memory {  { A_67_address0 mem_address 1 7 }  { A_67_ce0 mem_ce 1 1 }  { A_67_q0 mem_dout 0 24 } } }
	A_68 { ap_memory {  { A_68_address0 mem_address 1 7 }  { A_68_ce0 mem_ce 1 1 }  { A_68_q0 mem_dout 0 24 } } }
	A_69 { ap_memory {  { A_69_address0 mem_address 1 7 }  { A_69_ce0 mem_ce 1 1 }  { A_69_q0 mem_dout 0 24 } } }
	A_70 { ap_memory {  { A_70_address0 mem_address 1 7 }  { A_70_ce0 mem_ce 1 1 }  { A_70_q0 mem_dout 0 24 } } }
	A_71 { ap_memory {  { A_71_address0 mem_address 1 7 }  { A_71_ce0 mem_ce 1 1 }  { A_71_q0 mem_dout 0 24 } } }
	A_72 { ap_memory {  { A_72_address0 mem_address 1 7 }  { A_72_ce0 mem_ce 1 1 }  { A_72_q0 mem_dout 0 24 } } }
	A_73 { ap_memory {  { A_73_address0 mem_address 1 7 }  { A_73_ce0 mem_ce 1 1 }  { A_73_q0 mem_dout 0 24 } } }
	A_74 { ap_memory {  { A_74_address0 mem_address 1 7 }  { A_74_ce0 mem_ce 1 1 }  { A_74_q0 mem_dout 0 24 } } }
	A_75 { ap_memory {  { A_75_address0 mem_address 1 7 }  { A_75_ce0 mem_ce 1 1 }  { A_75_q0 mem_dout 0 24 } } }
	A_76 { ap_memory {  { A_76_address0 mem_address 1 7 }  { A_76_ce0 mem_ce 1 1 }  { A_76_q0 mem_dout 0 24 } } }
	A_77 { ap_memory {  { A_77_address0 mem_address 1 7 }  { A_77_ce0 mem_ce 1 1 }  { A_77_q0 mem_dout 0 24 } } }
	A_78 { ap_memory {  { A_78_address0 mem_address 1 7 }  { A_78_ce0 mem_ce 1 1 }  { A_78_q0 mem_dout 0 24 } } }
	A_79 { ap_memory {  { A_79_address0 mem_address 1 7 }  { A_79_ce0 mem_ce 1 1 }  { A_79_q0 mem_dout 0 24 } } }
	A_80 { ap_memory {  { A_80_address0 mem_address 1 7 }  { A_80_ce0 mem_ce 1 1 }  { A_80_q0 mem_dout 0 24 } } }
	A_81 { ap_memory {  { A_81_address0 mem_address 1 7 }  { A_81_ce0 mem_ce 1 1 }  { A_81_q0 mem_dout 0 24 } } }
	A_82 { ap_memory {  { A_82_address0 mem_address 1 7 }  { A_82_ce0 mem_ce 1 1 }  { A_82_q0 mem_dout 0 24 } } }
	A_83 { ap_memory {  { A_83_address0 mem_address 1 7 }  { A_83_ce0 mem_ce 1 1 }  { A_83_q0 mem_dout 0 24 } } }
	A_84 { ap_memory {  { A_84_address0 mem_address 1 7 }  { A_84_ce0 mem_ce 1 1 }  { A_84_q0 mem_dout 0 24 } } }
	A_85 { ap_memory {  { A_85_address0 mem_address 1 7 }  { A_85_ce0 mem_ce 1 1 }  { A_85_q0 mem_dout 0 24 } } }
	A_86 { ap_memory {  { A_86_address0 mem_address 1 7 }  { A_86_ce0 mem_ce 1 1 }  { A_86_q0 mem_dout 0 24 } } }
	A_87 { ap_memory {  { A_87_address0 mem_address 1 7 }  { A_87_ce0 mem_ce 1 1 }  { A_87_q0 mem_dout 0 24 } } }
	A_88 { ap_memory {  { A_88_address0 mem_address 1 7 }  { A_88_ce0 mem_ce 1 1 }  { A_88_q0 mem_dout 0 24 } } }
	A_89 { ap_memory {  { A_89_address0 mem_address 1 7 }  { A_89_ce0 mem_ce 1 1 }  { A_89_q0 mem_dout 0 24 } } }
	A_90 { ap_memory {  { A_90_address0 mem_address 1 7 }  { A_90_ce0 mem_ce 1 1 }  { A_90_q0 mem_dout 0 24 } } }
	A_91 { ap_memory {  { A_91_address0 mem_address 1 7 }  { A_91_ce0 mem_ce 1 1 }  { A_91_q0 mem_dout 0 24 } } }
	A_92 { ap_memory {  { A_92_address0 mem_address 1 7 }  { A_92_ce0 mem_ce 1 1 }  { A_92_q0 mem_dout 0 24 } } }
	A_93 { ap_memory {  { A_93_address0 mem_address 1 7 }  { A_93_ce0 mem_ce 1 1 }  { A_93_q0 mem_dout 0 24 } } }
	A_94 { ap_memory {  { A_94_address0 mem_address 1 7 }  { A_94_ce0 mem_ce 1 1 }  { A_94_q0 mem_dout 0 24 } } }
	A_95 { ap_memory {  { A_95_address0 mem_address 1 7 }  { A_95_ce0 mem_ce 1 1 }  { A_95_q0 mem_dout 0 24 } } }
	A_96 { ap_memory {  { A_96_address0 mem_address 1 7 }  { A_96_ce0 mem_ce 1 1 }  { A_96_q0 mem_dout 0 24 } } }
	p_out { ap_vld {  { p_out out_data 1 24 }  { p_out_ap_vld out_vld 1 1 } } }
}
