// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gemm_gemm,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.010400,HLS_SYN_LAT=88193,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=37773,HLS_SYN_LUT=67239,HLS_VERSION=2022_1}" *)

module gemm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m1_0_address0,
        m1_0_ce0,
        m1_0_q0,
        m1_0_address1,
        m1_0_ce1,
        m1_0_q1,
        m1_1_address0,
        m1_1_ce0,
        m1_1_q0,
        m1_1_address1,
        m1_1_ce1,
        m1_1_q1,
        m2_0_address0,
        m2_0_ce0,
        m2_0_q0,
        m2_0_address1,
        m2_0_ce1,
        m2_0_q1,
        m2_1_address0,
        m2_1_ce0,
        m2_1_q0,
        m2_1_address1,
        m2_1_ce1,
        m2_1_q1,
        prod_0_address0,
        prod_0_ce0,
        prod_0_we0,
        prod_0_d0,
        prod_0_q0,
        prod_1_address0,
        prod_1_ce0,
        prod_1_we0,
        prod_1_d0,
        prod_1_q0
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] m1_0_address0;
output   m1_0_ce0;
input  [127:0] m1_0_q0;
output  [9:0] m1_0_address1;
output   m1_0_ce1;
input  [127:0] m1_0_q1;
output  [9:0] m1_1_address0;
output   m1_1_ce0;
input  [127:0] m1_1_q0;
output  [9:0] m1_1_address1;
output   m1_1_ce1;
input  [127:0] m1_1_q1;
output  [9:0] m2_0_address0;
output   m2_0_ce0;
input  [127:0] m2_0_q0;
output  [9:0] m2_0_address1;
output   m2_0_ce1;
input  [127:0] m2_0_q1;
output  [9:0] m2_1_address0;
output   m2_1_ce0;
input  [127:0] m2_1_q0;
output  [9:0] m2_1_address1;
output   m2_1_ce1;
input  [127:0] m2_1_q1;
output  [9:0] prod_0_address0;
output   prod_0_ce0;
output   prod_0_we0;
output  [127:0] prod_0_d0;
input  [127:0] prod_0_q0;
output  [9:0] prod_1_address0;
output   prod_1_ce0;
output   prod_1_we0;
output  [127:0] prod_1_d0;
input  [127:0] prod_1_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] m1_0_address0;
reg m1_0_ce0;
reg[9:0] m1_0_address1;
reg m1_0_ce1;
reg[9:0] m1_1_address0;
reg m1_1_ce0;
reg[9:0] m1_1_address1;
reg m1_1_ce1;

(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] i_1_reg_2177;
wire    ap_CS_fsm_state2;
wire   [9:0] p_cast_fu_1409_p3;
reg   [9:0] p_cast_reg_2188;
wire   [0:0] icmp_ln8_fu_1393_p2;
wire    ap_CS_fsm_state3;
reg   [127:0] m1_0_load_reg_2295;
reg   [127:0] m1_1_load_reg_2300;
reg   [127:0] m1_0_load_1_reg_2305;
reg   [127:0] m1_1_load_1_reg_2310;
wire    ap_CS_fsm_state4;
reg   [127:0] m1_0_load_2_reg_2335;
reg   [127:0] m1_1_load_2_reg_2340;
reg   [127:0] m1_0_load_3_reg_2345;
reg   [127:0] m1_1_load_3_reg_2350;
wire    ap_CS_fsm_state5;
reg   [127:0] m1_0_load_4_reg_2375;
reg   [127:0] m1_1_load_4_reg_2380;
reg   [127:0] m1_0_load_5_reg_2385;
reg   [127:0] m1_1_load_5_reg_2390;
wire    ap_CS_fsm_state6;
reg   [127:0] m1_0_load_6_reg_2415;
reg   [127:0] m1_1_load_6_reg_2420;
reg   [127:0] m1_0_load_7_reg_2425;
reg   [127:0] m1_1_load_7_reg_2430;
wire    ap_CS_fsm_state7;
reg   [127:0] m1_0_load_8_reg_2455;
reg   [127:0] m1_1_load_8_reg_2460;
reg   [127:0] m1_0_load_9_reg_2465;
reg   [127:0] m1_1_load_9_reg_2470;
wire    ap_CS_fsm_state8;
reg   [127:0] m1_0_load_10_reg_2495;
reg   [127:0] m1_1_load_10_reg_2500;
reg   [127:0] m1_0_load_11_reg_2505;
reg   [127:0] m1_1_load_11_reg_2510;
wire    ap_CS_fsm_state9;
reg   [127:0] m1_0_load_12_reg_2535;
reg   [127:0] m1_1_load_12_reg_2540;
reg   [127:0] m1_0_load_13_reg_2545;
reg   [127:0] m1_1_load_13_reg_2550;
wire    ap_CS_fsm_state10;
reg   [127:0] m1_0_load_14_reg_2575;
reg   [127:0] m1_1_load_14_reg_2580;
reg   [127:0] m1_0_load_15_reg_2585;
reg   [127:0] m1_1_load_15_reg_2590;
wire    ap_CS_fsm_state11;
reg   [127:0] m1_0_load_16_reg_2615;
reg   [127:0] m1_1_load_16_reg_2620;
reg   [127:0] m1_0_load_17_reg_2625;
reg   [127:0] m1_1_load_17_reg_2630;
wire    ap_CS_fsm_state12;
reg   [127:0] m1_0_load_18_reg_2655;
reg   [127:0] m1_1_load_18_reg_2660;
reg   [127:0] m1_0_load_19_reg_2665;
reg   [127:0] m1_1_load_19_reg_2670;
wire    ap_CS_fsm_state13;
reg   [127:0] m1_0_load_20_reg_2695;
reg   [127:0] m1_1_load_20_reg_2700;
reg   [127:0] m1_0_load_21_reg_2705;
reg   [127:0] m1_1_load_21_reg_2710;
wire    ap_CS_fsm_state14;
reg   [127:0] m1_0_load_22_reg_2735;
reg   [127:0] m1_1_load_22_reg_2740;
reg   [127:0] m1_0_load_23_reg_2745;
reg   [127:0] m1_1_load_23_reg_2750;
wire    ap_CS_fsm_state15;
reg   [127:0] m1_0_load_24_reg_2775;
reg   [127:0] m1_1_load_24_reg_2780;
reg   [127:0] m1_0_load_25_reg_2785;
reg   [127:0] m1_1_load_25_reg_2790;
wire    ap_CS_fsm_state16;
reg   [127:0] m1_0_load_26_reg_2815;
reg   [127:0] m1_1_load_26_reg_2820;
reg   [127:0] m1_0_load_27_reg_2825;
reg   [127:0] m1_1_load_27_reg_2830;
wire    ap_CS_fsm_state17;
reg   [127:0] m1_0_load_28_reg_2855;
reg   [127:0] m1_1_load_28_reg_2860;
reg   [127:0] m1_0_load_29_reg_2865;
reg   [127:0] m1_1_load_29_reg_2870;
wire    ap_CS_fsm_state18;
reg   [127:0] m1_0_load_30_reg_2895;
reg   [127:0] m1_1_load_30_reg_2900;
reg   [127:0] m1_0_load_31_reg_2905;
reg   [127:0] m1_1_load_31_reg_2910;
wire    ap_CS_fsm_state19;
reg   [127:0] m1_0_load_32_reg_2935;
reg   [127:0] m1_1_load_32_reg_2940;
reg   [127:0] m1_0_load_33_reg_2945;
reg   [127:0] m1_1_load_33_reg_2950;
wire    ap_CS_fsm_state20;
reg   [127:0] m1_0_load_34_reg_2975;
reg   [127:0] m1_1_load_34_reg_2980;
reg   [127:0] m1_0_load_35_reg_2985;
reg   [127:0] m1_1_load_35_reg_2990;
wire    ap_CS_fsm_state21;
reg   [127:0] m1_0_load_36_reg_3015;
reg   [127:0] m1_1_load_36_reg_3020;
reg   [127:0] m1_0_load_37_reg_3025;
reg   [127:0] m1_1_load_37_reg_3030;
wire    ap_CS_fsm_state22;
reg   [127:0] m1_0_load_38_reg_3055;
reg   [127:0] m1_1_load_38_reg_3060;
reg   [127:0] m1_0_load_39_reg_3065;
reg   [127:0] m1_1_load_39_reg_3070;
wire    ap_CS_fsm_state23;
reg   [127:0] m1_0_load_40_reg_3095;
reg   [127:0] m1_1_load_40_reg_3100;
reg   [127:0] m1_0_load_41_reg_3105;
reg   [127:0] m1_1_load_41_reg_3110;
wire    ap_CS_fsm_state24;
reg   [127:0] m1_0_load_42_reg_3135;
reg   [127:0] m1_1_load_42_reg_3140;
reg   [127:0] m1_0_load_43_reg_3145;
reg   [127:0] m1_1_load_43_reg_3150;
wire    ap_CS_fsm_state25;
reg   [127:0] m1_0_load_44_reg_3175;
reg   [127:0] m1_1_load_44_reg_3180;
reg   [127:0] m1_0_load_45_reg_3185;
reg   [127:0] m1_1_load_45_reg_3190;
wire    ap_CS_fsm_state26;
reg   [127:0] m1_0_load_46_reg_3215;
reg   [127:0] m1_1_load_46_reg_3220;
reg   [127:0] m1_0_load_47_reg_3225;
reg   [127:0] m1_1_load_47_reg_3230;
wire    ap_CS_fsm_state27;
reg   [127:0] m1_0_load_48_reg_3255;
reg   [127:0] m1_1_load_48_reg_3260;
reg   [127:0] m1_0_load_49_reg_3265;
reg   [127:0] m1_1_load_49_reg_3270;
wire    ap_CS_fsm_state28;
reg   [127:0] m1_0_load_50_reg_3295;
reg   [127:0] m1_1_load_50_reg_3300;
reg   [127:0] m1_0_load_51_reg_3305;
reg   [127:0] m1_1_load_51_reg_3310;
wire    ap_CS_fsm_state29;
reg   [127:0] m1_0_load_52_reg_3335;
reg   [127:0] m1_1_load_52_reg_3340;
reg   [127:0] m1_0_load_53_reg_3345;
reg   [127:0] m1_1_load_53_reg_3350;
wire    ap_CS_fsm_state30;
reg   [127:0] m1_0_load_54_reg_3375;
reg   [127:0] m1_1_load_54_reg_3380;
reg   [127:0] m1_0_load_55_reg_3385;
reg   [127:0] m1_1_load_55_reg_3390;
wire    ap_CS_fsm_state31;
reg   [127:0] m1_0_load_56_reg_3415;
reg   [127:0] m1_1_load_56_reg_3420;
reg   [127:0] m1_0_load_57_reg_3425;
reg   [127:0] m1_1_load_57_reg_3430;
wire    ap_CS_fsm_state32;
reg   [127:0] m1_0_load_58_reg_3455;
reg   [127:0] m1_1_load_58_reg_3460;
reg   [127:0] m1_0_load_59_reg_3465;
reg   [127:0] m1_1_load_59_reg_3470;
wire    ap_CS_fsm_state33;
reg   [127:0] m1_0_load_60_reg_3495;
reg   [127:0] m1_1_load_60_reg_3500;
reg   [127:0] m1_0_load_61_reg_3505;
reg   [127:0] m1_1_load_61_reg_3510;
wire   [11:0] tmp_s_fu_2125_p3;
reg   [11:0] tmp_s_reg_3515;
wire    ap_CS_fsm_state34;
reg   [0:0] tmp_reg_3520;
wire   [6:0] tmp_94_fu_2149_p3;
reg   [6:0] tmp_94_reg_3525;
reg   [127:0] m1_0_load_62_reg_3530;
reg   [127:0] m1_1_load_62_reg_3535;
reg   [127:0] m1_0_load_63_reg_3540;
reg   [127:0] m1_1_load_63_reg_3545;
wire   [10:0] trunc_ln17_1_fu_2161_p3;
reg   [10:0] trunc_ln17_1_reg_3550;
wire    grp_gemm_Pipeline_middle_fu_1236_ap_start;
wire    grp_gemm_Pipeline_middle_fu_1236_ap_done;
wire    grp_gemm_Pipeline_middle_fu_1236_ap_idle;
wire    grp_gemm_Pipeline_middle_fu_1236_ap_ready;
wire   [9:0] grp_gemm_Pipeline_middle_fu_1236_prod_0_address0;
wire    grp_gemm_Pipeline_middle_fu_1236_prod_0_ce0;
wire    grp_gemm_Pipeline_middle_fu_1236_prod_0_we0;
wire   [127:0] grp_gemm_Pipeline_middle_fu_1236_prod_0_d0;
wire   [9:0] grp_gemm_Pipeline_middle_fu_1236_m2_0_address0;
wire    grp_gemm_Pipeline_middle_fu_1236_m2_0_ce0;
wire   [9:0] grp_gemm_Pipeline_middle_fu_1236_m2_0_address1;
wire    grp_gemm_Pipeline_middle_fu_1236_m2_0_ce1;
wire   [9:0] grp_gemm_Pipeline_middle_fu_1236_m2_1_address0;
wire    grp_gemm_Pipeline_middle_fu_1236_m2_1_ce0;
wire   [9:0] grp_gemm_Pipeline_middle_fu_1236_m2_1_address1;
wire    grp_gemm_Pipeline_middle_fu_1236_m2_1_ce1;
wire   [9:0] grp_gemm_Pipeline_middle_fu_1236_prod_1_address0;
wire    grp_gemm_Pipeline_middle_fu_1236_prod_1_ce0;
wire    grp_gemm_Pipeline_middle_fu_1236_prod_1_we0;
wire   [127:0] grp_gemm_Pipeline_middle_fu_1236_prod_1_d0;
reg    grp_gemm_Pipeline_middle_fu_1236_ap_start_reg;
wire    ap_CS_fsm_state35;
wire   [63:0] zext_ln14_16_fu_1417_p1;
wire   [63:0] zext_ln14_17_fu_1429_p1;
wire   [63:0] zext_ln14_18_fu_1445_p1;
wire   [63:0] zext_ln14_19_fu_1456_p1;
wire   [63:0] zext_ln14_20_fu_1467_p1;
wire   [63:0] zext_ln14_21_fu_1478_p1;
wire   [63:0] zext_ln14_22_fu_1489_p1;
wire   [63:0] zext_ln14_23_fu_1500_p1;
wire   [63:0] zext_ln14_24_fu_1511_p1;
wire   [63:0] zext_ln14_25_fu_1522_p1;
wire   [63:0] zext_ln14_26_fu_1533_p1;
wire   [63:0] zext_ln14_27_fu_1544_p1;
wire   [63:0] zext_ln14_28_fu_1555_p1;
wire   [63:0] zext_ln14_29_fu_1566_p1;
wire   [63:0] zext_ln14_30_fu_1577_p1;
wire   [63:0] zext_ln14_31_fu_1588_p1;
wire   [63:0] zext_ln14_32_fu_1599_p1;
wire   [63:0] zext_ln14_33_fu_1610_p1;
wire   [63:0] zext_ln14_34_fu_1621_p1;
wire   [63:0] zext_ln14_35_fu_1632_p1;
wire   [63:0] zext_ln14_36_fu_1643_p1;
wire   [63:0] zext_ln14_37_fu_1654_p1;
wire   [63:0] zext_ln14_38_fu_1665_p1;
wire   [63:0] zext_ln14_39_fu_1676_p1;
wire   [63:0] zext_ln14_40_fu_1687_p1;
wire   [63:0] zext_ln14_41_fu_1698_p1;
wire   [63:0] zext_ln14_42_fu_1709_p1;
wire   [63:0] zext_ln14_43_fu_1720_p1;
wire   [63:0] zext_ln14_44_fu_1731_p1;
wire   [63:0] zext_ln14_45_fu_1742_p1;
wire   [63:0] zext_ln14_46_fu_1753_p1;
wire   [63:0] zext_ln14_47_fu_1764_p1;
wire   [63:0] zext_ln14_48_fu_1775_p1;
wire   [63:0] zext_ln14_49_fu_1786_p1;
wire   [63:0] zext_ln14_50_fu_1797_p1;
wire   [63:0] zext_ln14_51_fu_1808_p1;
wire   [63:0] zext_ln14_52_fu_1819_p1;
wire   [63:0] zext_ln14_53_fu_1830_p1;
wire   [63:0] zext_ln14_54_fu_1841_p1;
wire   [63:0] zext_ln14_55_fu_1852_p1;
wire   [63:0] zext_ln14_56_fu_1863_p1;
wire   [63:0] zext_ln14_57_fu_1874_p1;
wire   [63:0] zext_ln14_58_fu_1885_p1;
wire   [63:0] zext_ln14_59_fu_1896_p1;
wire   [63:0] zext_ln14_60_fu_1907_p1;
wire   [63:0] zext_ln14_61_fu_1918_p1;
wire   [63:0] zext_ln14_62_fu_1929_p1;
wire   [63:0] zext_ln14_63_fu_1940_p1;
wire   [63:0] zext_ln14_64_fu_1951_p1;
wire   [63:0] zext_ln14_65_fu_1962_p1;
wire   [63:0] zext_ln14_66_fu_1973_p1;
wire   [63:0] zext_ln14_67_fu_1984_p1;
wire   [63:0] zext_ln14_68_fu_1995_p1;
wire   [63:0] zext_ln14_69_fu_2006_p1;
wire   [63:0] zext_ln14_70_fu_2017_p1;
wire   [63:0] zext_ln14_71_fu_2028_p1;
wire   [63:0] zext_ln14_72_fu_2039_p1;
wire   [63:0] zext_ln14_73_fu_2050_p1;
wire   [63:0] zext_ln14_74_fu_2061_p1;
wire   [63:0] zext_ln14_75_fu_2072_p1;
wire   [63:0] zext_ln14_76_fu_2083_p1;
wire   [63:0] zext_ln14_77_fu_2094_p1;
wire   [63:0] zext_ln14_78_fu_2105_p1;
wire   [63:0] zext_ln14_79_fu_2116_p1;
reg   [6:0] i_fu_190;
wire   [6:0] add_ln8_fu_1399_p2;
wire   [3:0] empty_202_fu_1405_p1;
wire   [9:0] or_ln14_fu_1423_p2;
wire   [9:0] or_ln14_1_fu_1440_p2;
wire   [9:0] or_ln14_2_fu_1451_p2;
wire   [9:0] or_ln14_3_fu_1462_p2;
wire   [9:0] or_ln14_4_fu_1473_p2;
wire   [9:0] or_ln14_5_fu_1484_p2;
wire   [9:0] or_ln14_6_fu_1495_p2;
wire   [9:0] or_ln14_7_fu_1506_p2;
wire   [9:0] or_ln14_8_fu_1517_p2;
wire   [9:0] or_ln14_9_fu_1528_p2;
wire   [9:0] or_ln14_10_fu_1539_p2;
wire   [9:0] or_ln14_11_fu_1550_p2;
wire   [9:0] or_ln14_12_fu_1561_p2;
wire   [9:0] or_ln14_13_fu_1572_p2;
wire   [9:0] or_ln14_14_fu_1583_p2;
wire   [9:0] or_ln14_15_fu_1594_p2;
wire   [9:0] or_ln14_16_fu_1605_p2;
wire   [9:0] or_ln14_17_fu_1616_p2;
wire   [9:0] or_ln14_18_fu_1627_p2;
wire   [9:0] or_ln14_19_fu_1638_p2;
wire   [9:0] or_ln14_20_fu_1649_p2;
wire   [9:0] or_ln14_21_fu_1660_p2;
wire   [9:0] or_ln14_22_fu_1671_p2;
wire   [9:0] or_ln14_23_fu_1682_p2;
wire   [9:0] or_ln14_24_fu_1693_p2;
wire   [9:0] or_ln14_25_fu_1704_p2;
wire   [9:0] or_ln14_26_fu_1715_p2;
wire   [9:0] or_ln14_27_fu_1726_p2;
wire   [9:0] or_ln14_28_fu_1737_p2;
wire   [9:0] or_ln14_29_fu_1748_p2;
wire   [9:0] or_ln14_30_fu_1759_p2;
wire   [9:0] or_ln14_31_fu_1770_p2;
wire   [9:0] or_ln14_32_fu_1781_p2;
wire   [9:0] or_ln14_33_fu_1792_p2;
wire   [9:0] or_ln14_34_fu_1803_p2;
wire   [9:0] or_ln14_35_fu_1814_p2;
wire   [9:0] or_ln14_36_fu_1825_p2;
wire   [9:0] or_ln14_37_fu_1836_p2;
wire   [9:0] or_ln14_38_fu_1847_p2;
wire   [9:0] or_ln14_39_fu_1858_p2;
wire   [9:0] or_ln14_40_fu_1869_p2;
wire   [9:0] or_ln14_41_fu_1880_p2;
wire   [9:0] or_ln14_42_fu_1891_p2;
wire   [9:0] or_ln14_43_fu_1902_p2;
wire   [9:0] or_ln14_44_fu_1913_p2;
wire   [9:0] or_ln14_45_fu_1924_p2;
wire   [9:0] or_ln14_46_fu_1935_p2;
wire   [9:0] or_ln14_47_fu_1946_p2;
wire   [9:0] or_ln14_48_fu_1957_p2;
wire   [9:0] or_ln14_49_fu_1968_p2;
wire   [9:0] or_ln14_50_fu_1979_p2;
wire   [9:0] or_ln14_51_fu_1990_p2;
wire   [9:0] or_ln14_52_fu_2001_p2;
wire   [9:0] or_ln14_53_fu_2012_p2;
wire   [9:0] or_ln14_54_fu_2023_p2;
wire   [9:0] or_ln14_55_fu_2034_p2;
wire   [9:0] or_ln14_56_fu_2045_p2;
wire   [9:0] or_ln14_57_fu_2056_p2;
wire   [9:0] or_ln14_58_fu_2067_p2;
wire   [9:0] or_ln14_59_fu_2078_p2;
wire   [9:0] or_ln14_60_fu_2089_p2;
wire   [9:0] or_ln14_61_fu_2100_p2;
wire   [9:0] or_ln14_62_fu_2111_p2;
wire   [5:0] empty_201_fu_2122_p1;
wire   [0:0] tmp_96_fu_2142_p3;
wire   [4:0] trunc_ln17_fu_2158_p1;
reg   [34:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 35'd1;
#0 grp_gemm_Pipeline_middle_fu_1236_ap_start_reg = 1'b0;
end

gemm_gemm_Pipeline_middle grp_gemm_Pipeline_middle_fu_1236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gemm_Pipeline_middle_fu_1236_ap_start),
    .ap_done(grp_gemm_Pipeline_middle_fu_1236_ap_done),
    .ap_idle(grp_gemm_Pipeline_middle_fu_1236_ap_idle),
    .ap_ready(grp_gemm_Pipeline_middle_fu_1236_ap_ready),
    .prod_0_address0(grp_gemm_Pipeline_middle_fu_1236_prod_0_address0),
    .prod_0_ce0(grp_gemm_Pipeline_middle_fu_1236_prod_0_ce0),
    .prod_0_we0(grp_gemm_Pipeline_middle_fu_1236_prod_0_we0),
    .prod_0_d0(grp_gemm_Pipeline_middle_fu_1236_prod_0_d0),
    .prod_0_q0(prod_0_q0),
    .m1_0_load(m1_0_load_reg_2295),
    .zext_ln14_15(tmp_94_reg_3525),
    .m1_1_load(m1_1_load_reg_2300),
    .tmp_260(tmp_reg_3520),
    .m2_0_address0(grp_gemm_Pipeline_middle_fu_1236_m2_0_address0),
    .m2_0_ce0(grp_gemm_Pipeline_middle_fu_1236_m2_0_ce0),
    .m2_0_q0(m2_0_q0),
    .m2_0_address1(grp_gemm_Pipeline_middle_fu_1236_m2_0_address1),
    .m2_0_ce1(grp_gemm_Pipeline_middle_fu_1236_m2_0_ce1),
    .m2_0_q1(m2_0_q1),
    .m1_0_load_1(m1_0_load_1_reg_2305),
    .m1_1_load_1(m1_1_load_1_reg_2310),
    .m1_0_load_2(m1_0_load_2_reg_2335),
    .m1_1_load_2(m1_1_load_2_reg_2340),
    .m1_0_load_3(m1_0_load_3_reg_2345),
    .m1_1_load_3(m1_1_load_3_reg_2350),
    .m1_0_load_4(m1_0_load_4_reg_2375),
    .m1_1_load_4(m1_1_load_4_reg_2380),
    .m1_0_load_5(m1_0_load_5_reg_2385),
    .m1_1_load_5(m1_1_load_5_reg_2390),
    .m1_0_load_6(m1_0_load_6_reg_2415),
    .m1_1_load_6(m1_1_load_6_reg_2420),
    .m1_0_load_7(m1_0_load_7_reg_2425),
    .m1_1_load_7(m1_1_load_7_reg_2430),
    .m1_0_load_8(m1_0_load_8_reg_2455),
    .m1_1_load_8(m1_1_load_8_reg_2460),
    .m1_0_load_9(m1_0_load_9_reg_2465),
    .m1_1_load_9(m1_1_load_9_reg_2470),
    .m1_0_load_10(m1_0_load_10_reg_2495),
    .m1_1_load_10(m1_1_load_10_reg_2500),
    .m1_0_load_11(m1_0_load_11_reg_2505),
    .m1_1_load_11(m1_1_load_11_reg_2510),
    .m1_0_load_12(m1_0_load_12_reg_2535),
    .m1_1_load_12(m1_1_load_12_reg_2540),
    .m1_0_load_13(m1_0_load_13_reg_2545),
    .m1_1_load_13(m1_1_load_13_reg_2550),
    .m1_0_load_14(m1_0_load_14_reg_2575),
    .m1_1_load_14(m1_1_load_14_reg_2580),
    .m1_0_load_15(m1_0_load_15_reg_2585),
    .m1_1_load_15(m1_1_load_15_reg_2590),
    .m1_0_load_16(m1_0_load_16_reg_2615),
    .m1_1_load_16(m1_1_load_16_reg_2620),
    .m1_0_load_17(m1_0_load_17_reg_2625),
    .m1_1_load_17(m1_1_load_17_reg_2630),
    .m1_0_load_18(m1_0_load_18_reg_2655),
    .m1_1_load_18(m1_1_load_18_reg_2660),
    .m1_0_load_19(m1_0_load_19_reg_2665),
    .m1_1_load_19(m1_1_load_19_reg_2670),
    .m1_0_load_20(m1_0_load_20_reg_2695),
    .m1_1_load_20(m1_1_load_20_reg_2700),
    .m1_0_load_21(m1_0_load_21_reg_2705),
    .m1_1_load_21(m1_1_load_21_reg_2710),
    .m1_0_load_22(m1_0_load_22_reg_2735),
    .m1_1_load_22(m1_1_load_22_reg_2740),
    .m1_0_load_23(m1_0_load_23_reg_2745),
    .m1_1_load_23(m1_1_load_23_reg_2750),
    .m1_0_load_24(m1_0_load_24_reg_2775),
    .m1_1_load_24(m1_1_load_24_reg_2780),
    .m1_0_load_25(m1_0_load_25_reg_2785),
    .m1_1_load_25(m1_1_load_25_reg_2790),
    .m1_0_load_26(m1_0_load_26_reg_2815),
    .m1_1_load_26(m1_1_load_26_reg_2820),
    .m1_0_load_27(m1_0_load_27_reg_2825),
    .m1_1_load_27(m1_1_load_27_reg_2830),
    .m1_0_load_28(m1_0_load_28_reg_2855),
    .m1_1_load_28(m1_1_load_28_reg_2860),
    .m1_0_load_29(m1_0_load_29_reg_2865),
    .m1_1_load_29(m1_1_load_29_reg_2870),
    .m1_0_load_30(m1_0_load_30_reg_2895),
    .m1_1_load_30(m1_1_load_30_reg_2900),
    .m1_0_load_31(m1_0_load_31_reg_2905),
    .m1_1_load_31(m1_1_load_31_reg_2910),
    .m1_0_load_32(m1_0_load_32_reg_2935),
    .m1_1_load_32(m1_1_load_32_reg_2940),
    .m2_1_address0(grp_gemm_Pipeline_middle_fu_1236_m2_1_address0),
    .m2_1_ce0(grp_gemm_Pipeline_middle_fu_1236_m2_1_ce0),
    .m2_1_q0(m2_1_q0),
    .m2_1_address1(grp_gemm_Pipeline_middle_fu_1236_m2_1_address1),
    .m2_1_ce1(grp_gemm_Pipeline_middle_fu_1236_m2_1_ce1),
    .m2_1_q1(m2_1_q1),
    .m1_0_load_33(m1_0_load_33_reg_2945),
    .m1_1_load_33(m1_1_load_33_reg_2950),
    .m1_0_load_34(m1_0_load_34_reg_2975),
    .m1_1_load_34(m1_1_load_34_reg_2980),
    .m1_0_load_35(m1_0_load_35_reg_2985),
    .m1_1_load_35(m1_1_load_35_reg_2990),
    .m1_0_load_36(m1_0_load_36_reg_3015),
    .m1_1_load_36(m1_1_load_36_reg_3020),
    .m1_0_load_37(m1_0_load_37_reg_3025),
    .m1_1_load_37(m1_1_load_37_reg_3030),
    .m1_0_load_38(m1_0_load_38_reg_3055),
    .m1_1_load_38(m1_1_load_38_reg_3060),
    .m1_0_load_39(m1_0_load_39_reg_3065),
    .m1_1_load_39(m1_1_load_39_reg_3070),
    .m1_0_load_40(m1_0_load_40_reg_3095),
    .m1_1_load_40(m1_1_load_40_reg_3100),
    .m1_0_load_41(m1_0_load_41_reg_3105),
    .m1_1_load_41(m1_1_load_41_reg_3110),
    .m1_0_load_42(m1_0_load_42_reg_3135),
    .m1_1_load_42(m1_1_load_42_reg_3140),
    .m1_0_load_43(m1_0_load_43_reg_3145),
    .m1_1_load_43(m1_1_load_43_reg_3150),
    .m1_0_load_44(m1_0_load_44_reg_3175),
    .m1_1_load_44(m1_1_load_44_reg_3180),
    .m1_0_load_45(m1_0_load_45_reg_3185),
    .m1_1_load_45(m1_1_load_45_reg_3190),
    .m1_0_load_46(m1_0_load_46_reg_3215),
    .m1_1_load_46(m1_1_load_46_reg_3220),
    .m1_0_load_47(m1_0_load_47_reg_3225),
    .m1_1_load_47(m1_1_load_47_reg_3230),
    .m1_0_load_48(m1_0_load_48_reg_3255),
    .m1_1_load_48(m1_1_load_48_reg_3260),
    .m1_0_load_49(m1_0_load_49_reg_3265),
    .m1_1_load_49(m1_1_load_49_reg_3270),
    .m1_0_load_50(m1_0_load_50_reg_3295),
    .m1_1_load_50(m1_1_load_50_reg_3300),
    .m1_0_load_51(m1_0_load_51_reg_3305),
    .m1_1_load_51(m1_1_load_51_reg_3310),
    .m1_0_load_52(m1_0_load_52_reg_3335),
    .m1_1_load_52(m1_1_load_52_reg_3340),
    .m1_0_load_53(m1_0_load_53_reg_3345),
    .m1_1_load_53(m1_1_load_53_reg_3350),
    .m1_0_load_54(m1_0_load_54_reg_3375),
    .m1_1_load_54(m1_1_load_54_reg_3380),
    .m1_0_load_55(m1_0_load_55_reg_3385),
    .m1_1_load_55(m1_1_load_55_reg_3390),
    .m1_0_load_56(m1_0_load_56_reg_3415),
    .m1_1_load_56(m1_1_load_56_reg_3420),
    .m1_0_load_57(m1_0_load_57_reg_3425),
    .m1_1_load_57(m1_1_load_57_reg_3430),
    .m1_0_load_58(m1_0_load_58_reg_3455),
    .m1_1_load_58(m1_1_load_58_reg_3460),
    .m1_0_load_59(m1_0_load_59_reg_3465),
    .m1_1_load_59(m1_1_load_59_reg_3470),
    .m1_0_load_60(m1_0_load_60_reg_3495),
    .m1_1_load_60(m1_1_load_60_reg_3500),
    .m1_0_load_61(m1_0_load_61_reg_3505),
    .m1_1_load_61(m1_1_load_61_reg_3510),
    .m1_0_load_62(m1_0_load_62_reg_3530),
    .m1_1_load_62(m1_1_load_62_reg_3535),
    .m1_0_load_63(m1_0_load_63_reg_3540),
    .m1_1_load_63(m1_1_load_63_reg_3545),
    .tmp_258(tmp_s_reg_3515),
    .p_cast(p_cast_reg_2188),
    .trunc_ln17_1(trunc_ln17_1_reg_3550),
    .prod_1_address0(grp_gemm_Pipeline_middle_fu_1236_prod_1_address0),
    .prod_1_ce0(grp_gemm_Pipeline_middle_fu_1236_prod_1_ce0),
    .prod_1_we0(grp_gemm_Pipeline_middle_fu_1236_prod_1_we0),
    .prod_1_d0(grp_gemm_Pipeline_middle_fu_1236_prod_1_d0),
    .prod_1_q0(prod_1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gemm_Pipeline_middle_fu_1236_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_gemm_Pipeline_middle_fu_1236_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_Pipeline_middle_fu_1236_ap_ready == 1'b1)) begin
            grp_gemm_Pipeline_middle_fu_1236_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_190 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_1393_p2 == 1'd0))) begin
        i_fu_190 <= add_ln8_fu_1399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_2177 <= i_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_0_load_10_reg_2495 <= m1_0_q1;
        m1_0_load_11_reg_2505 <= m1_0_q0;
        m1_1_load_10_reg_2500 <= m1_1_q1;
        m1_1_load_11_reg_2510 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        m1_0_load_12_reg_2535 <= m1_0_q1;
        m1_0_load_13_reg_2545 <= m1_0_q0;
        m1_1_load_12_reg_2540 <= m1_1_q1;
        m1_1_load_13_reg_2550 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        m1_0_load_14_reg_2575 <= m1_0_q1;
        m1_0_load_15_reg_2585 <= m1_0_q0;
        m1_1_load_14_reg_2580 <= m1_1_q1;
        m1_1_load_15_reg_2590 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        m1_0_load_16_reg_2615 <= m1_0_q1;
        m1_0_load_17_reg_2625 <= m1_0_q0;
        m1_1_load_16_reg_2620 <= m1_1_q1;
        m1_1_load_17_reg_2630 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        m1_0_load_18_reg_2655 <= m1_0_q1;
        m1_0_load_19_reg_2665 <= m1_0_q0;
        m1_1_load_18_reg_2660 <= m1_1_q1;
        m1_1_load_19_reg_2670 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_0_load_1_reg_2305 <= m1_0_q0;
        m1_0_load_reg_2295 <= m1_0_q1;
        m1_1_load_1_reg_2310 <= m1_1_q0;
        m1_1_load_reg_2300 <= m1_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m1_0_load_20_reg_2695 <= m1_0_q1;
        m1_0_load_21_reg_2705 <= m1_0_q0;
        m1_1_load_20_reg_2700 <= m1_1_q1;
        m1_1_load_21_reg_2710 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        m1_0_load_22_reg_2735 <= m1_0_q1;
        m1_0_load_23_reg_2745 <= m1_0_q0;
        m1_1_load_22_reg_2740 <= m1_1_q1;
        m1_1_load_23_reg_2750 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        m1_0_load_24_reg_2775 <= m1_0_q1;
        m1_0_load_25_reg_2785 <= m1_0_q0;
        m1_1_load_24_reg_2780 <= m1_1_q1;
        m1_1_load_25_reg_2790 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        m1_0_load_26_reg_2815 <= m1_0_q1;
        m1_0_load_27_reg_2825 <= m1_0_q0;
        m1_1_load_26_reg_2820 <= m1_1_q1;
        m1_1_load_27_reg_2830 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        m1_0_load_28_reg_2855 <= m1_0_q1;
        m1_0_load_29_reg_2865 <= m1_0_q0;
        m1_1_load_28_reg_2860 <= m1_1_q1;
        m1_1_load_29_reg_2870 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        m1_0_load_2_reg_2335 <= m1_0_q1;
        m1_0_load_3_reg_2345 <= m1_0_q0;
        m1_1_load_2_reg_2340 <= m1_1_q1;
        m1_1_load_3_reg_2350 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        m1_0_load_30_reg_2895 <= m1_0_q1;
        m1_0_load_31_reg_2905 <= m1_0_q0;
        m1_1_load_30_reg_2900 <= m1_1_q1;
        m1_1_load_31_reg_2910 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        m1_0_load_32_reg_2935 <= m1_0_q1;
        m1_0_load_33_reg_2945 <= m1_0_q0;
        m1_1_load_32_reg_2940 <= m1_1_q1;
        m1_1_load_33_reg_2950 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        m1_0_load_34_reg_2975 <= m1_0_q1;
        m1_0_load_35_reg_2985 <= m1_0_q0;
        m1_1_load_34_reg_2980 <= m1_1_q1;
        m1_1_load_35_reg_2990 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        m1_0_load_36_reg_3015 <= m1_0_q1;
        m1_0_load_37_reg_3025 <= m1_0_q0;
        m1_1_load_36_reg_3020 <= m1_1_q1;
        m1_1_load_37_reg_3030 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m1_0_load_38_reg_3055 <= m1_0_q1;
        m1_0_load_39_reg_3065 <= m1_0_q0;
        m1_1_load_38_reg_3060 <= m1_1_q1;
        m1_1_load_39_reg_3070 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        m1_0_load_40_reg_3095 <= m1_0_q1;
        m1_0_load_41_reg_3105 <= m1_0_q0;
        m1_1_load_40_reg_3100 <= m1_1_q1;
        m1_1_load_41_reg_3110 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        m1_0_load_42_reg_3135 <= m1_0_q1;
        m1_0_load_43_reg_3145 <= m1_0_q0;
        m1_1_load_42_reg_3140 <= m1_1_q1;
        m1_1_load_43_reg_3150 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        m1_0_load_44_reg_3175 <= m1_0_q1;
        m1_0_load_45_reg_3185 <= m1_0_q0;
        m1_1_load_44_reg_3180 <= m1_1_q1;
        m1_1_load_45_reg_3190 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        m1_0_load_46_reg_3215 <= m1_0_q1;
        m1_0_load_47_reg_3225 <= m1_0_q0;
        m1_1_load_46_reg_3220 <= m1_1_q1;
        m1_1_load_47_reg_3230 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        m1_0_load_48_reg_3255 <= m1_0_q1;
        m1_0_load_49_reg_3265 <= m1_0_q0;
        m1_1_load_48_reg_3260 <= m1_1_q1;
        m1_1_load_49_reg_3270 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        m1_0_load_4_reg_2375 <= m1_0_q1;
        m1_0_load_5_reg_2385 <= m1_0_q0;
        m1_1_load_4_reg_2380 <= m1_1_q1;
        m1_1_load_5_reg_2390 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        m1_0_load_50_reg_3295 <= m1_0_q1;
        m1_0_load_51_reg_3305 <= m1_0_q0;
        m1_1_load_50_reg_3300 <= m1_1_q1;
        m1_1_load_51_reg_3310 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        m1_0_load_52_reg_3335 <= m1_0_q1;
        m1_0_load_53_reg_3345 <= m1_0_q0;
        m1_1_load_52_reg_3340 <= m1_1_q1;
        m1_1_load_53_reg_3350 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        m1_0_load_54_reg_3375 <= m1_0_q1;
        m1_0_load_55_reg_3385 <= m1_0_q0;
        m1_1_load_54_reg_3380 <= m1_1_q1;
        m1_1_load_55_reg_3390 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        m1_0_load_56_reg_3415 <= m1_0_q1;
        m1_0_load_57_reg_3425 <= m1_0_q0;
        m1_1_load_56_reg_3420 <= m1_1_q1;
        m1_1_load_57_reg_3430 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        m1_0_load_58_reg_3455 <= m1_0_q1;
        m1_0_load_59_reg_3465 <= m1_0_q0;
        m1_1_load_58_reg_3460 <= m1_1_q1;
        m1_1_load_59_reg_3470 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        m1_0_load_60_reg_3495 <= m1_0_q1;
        m1_0_load_61_reg_3505 <= m1_0_q0;
        m1_1_load_60_reg_3500 <= m1_1_q1;
        m1_1_load_61_reg_3510 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        m1_0_load_62_reg_3530 <= m1_0_q1;
        m1_0_load_63_reg_3540 <= m1_0_q0;
        m1_1_load_62_reg_3535 <= m1_1_q1;
        m1_1_load_63_reg_3545 <= m1_1_q0;
        tmp_94_reg_3525[6] <= tmp_94_fu_2149_p3[6];
        tmp_reg_3520 <= i_1_reg_2177[32'd5];
        tmp_s_reg_3515[11 : 6] <= tmp_s_fu_2125_p3[11 : 6];
        trunc_ln17_1_reg_3550[10 : 6] <= trunc_ln17_1_fu_2161_p3[10 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m1_0_load_6_reg_2415 <= m1_0_q1;
        m1_0_load_7_reg_2425 <= m1_0_q0;
        m1_1_load_6_reg_2420 <= m1_1_q1;
        m1_1_load_7_reg_2430 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        m1_0_load_8_reg_2455 <= m1_0_q1;
        m1_0_load_9_reg_2465 <= m1_0_q0;
        m1_1_load_8_reg_2460 <= m1_1_q1;
        m1_1_load_9_reg_2470 <= m1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_1393_p2 == 1'd0))) begin
        p_cast_reg_2188[9 : 6] <= p_cast_fu_1409_p3[9 : 6];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_Pipeline_middle_fu_1236_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_1393_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_1393_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        m1_0_address0 = zext_ln14_79_fu_2116_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        m1_0_address0 = zext_ln14_77_fu_2094_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        m1_0_address0 = zext_ln14_75_fu_2072_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        m1_0_address0 = zext_ln14_73_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        m1_0_address0 = zext_ln14_71_fu_2028_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        m1_0_address0 = zext_ln14_69_fu_2006_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        m1_0_address0 = zext_ln14_67_fu_1984_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        m1_0_address0 = zext_ln14_65_fu_1962_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        m1_0_address0 = zext_ln14_63_fu_1940_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        m1_0_address0 = zext_ln14_61_fu_1918_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        m1_0_address0 = zext_ln14_59_fu_1896_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        m1_0_address0 = zext_ln14_57_fu_1874_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        m1_0_address0 = zext_ln14_55_fu_1852_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        m1_0_address0 = zext_ln14_53_fu_1830_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m1_0_address0 = zext_ln14_51_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m1_0_address0 = zext_ln14_49_fu_1786_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        m1_0_address0 = zext_ln14_47_fu_1764_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        m1_0_address0 = zext_ln14_45_fu_1742_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        m1_0_address0 = zext_ln14_43_fu_1720_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        m1_0_address0 = zext_ln14_41_fu_1698_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        m1_0_address0 = zext_ln14_39_fu_1676_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        m1_0_address0 = zext_ln14_37_fu_1654_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        m1_0_address0 = zext_ln14_35_fu_1632_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        m1_0_address0 = zext_ln14_33_fu_1610_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        m1_0_address0 = zext_ln14_31_fu_1588_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_0_address0 = zext_ln14_29_fu_1566_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        m1_0_address0 = zext_ln14_27_fu_1544_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m1_0_address0 = zext_ln14_25_fu_1522_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m1_0_address0 = zext_ln14_23_fu_1500_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        m1_0_address0 = zext_ln14_21_fu_1478_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_0_address0 = zext_ln14_19_fu_1456_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        m1_0_address0 = zext_ln14_17_fu_1429_p1;
    end else begin
        m1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        m1_0_address1 = zext_ln14_78_fu_2105_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        m1_0_address1 = zext_ln14_76_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        m1_0_address1 = zext_ln14_74_fu_2061_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        m1_0_address1 = zext_ln14_72_fu_2039_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        m1_0_address1 = zext_ln14_70_fu_2017_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        m1_0_address1 = zext_ln14_68_fu_1995_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        m1_0_address1 = zext_ln14_66_fu_1973_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        m1_0_address1 = zext_ln14_64_fu_1951_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        m1_0_address1 = zext_ln14_62_fu_1929_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        m1_0_address1 = zext_ln14_60_fu_1907_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        m1_0_address1 = zext_ln14_58_fu_1885_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        m1_0_address1 = zext_ln14_56_fu_1863_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        m1_0_address1 = zext_ln14_54_fu_1841_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        m1_0_address1 = zext_ln14_52_fu_1819_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m1_0_address1 = zext_ln14_50_fu_1797_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m1_0_address1 = zext_ln14_48_fu_1775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        m1_0_address1 = zext_ln14_46_fu_1753_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        m1_0_address1 = zext_ln14_44_fu_1731_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        m1_0_address1 = zext_ln14_42_fu_1709_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        m1_0_address1 = zext_ln14_40_fu_1687_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        m1_0_address1 = zext_ln14_38_fu_1665_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        m1_0_address1 = zext_ln14_36_fu_1643_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        m1_0_address1 = zext_ln14_34_fu_1621_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        m1_0_address1 = zext_ln14_32_fu_1599_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        m1_0_address1 = zext_ln14_30_fu_1577_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_0_address1 = zext_ln14_28_fu_1555_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        m1_0_address1 = zext_ln14_26_fu_1533_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m1_0_address1 = zext_ln14_24_fu_1511_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m1_0_address1 = zext_ln14_22_fu_1489_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        m1_0_address1 = zext_ln14_20_fu_1467_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_0_address1 = zext_ln14_18_fu_1445_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        m1_0_address1 = zext_ln14_16_fu_1417_p1;
    end else begin
        m1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m1_0_ce0 = 1'b1;
    end else begin
        m1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m1_0_ce1 = 1'b1;
    end else begin
        m1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        m1_1_address0 = zext_ln14_79_fu_2116_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        m1_1_address0 = zext_ln14_77_fu_2094_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        m1_1_address0 = zext_ln14_75_fu_2072_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        m1_1_address0 = zext_ln14_73_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        m1_1_address0 = zext_ln14_71_fu_2028_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        m1_1_address0 = zext_ln14_69_fu_2006_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        m1_1_address0 = zext_ln14_67_fu_1984_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        m1_1_address0 = zext_ln14_65_fu_1962_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        m1_1_address0 = zext_ln14_63_fu_1940_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        m1_1_address0 = zext_ln14_61_fu_1918_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        m1_1_address0 = zext_ln14_59_fu_1896_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        m1_1_address0 = zext_ln14_57_fu_1874_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        m1_1_address0 = zext_ln14_55_fu_1852_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        m1_1_address0 = zext_ln14_53_fu_1830_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m1_1_address0 = zext_ln14_51_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m1_1_address0 = zext_ln14_49_fu_1786_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        m1_1_address0 = zext_ln14_47_fu_1764_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        m1_1_address0 = zext_ln14_45_fu_1742_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        m1_1_address0 = zext_ln14_43_fu_1720_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        m1_1_address0 = zext_ln14_41_fu_1698_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        m1_1_address0 = zext_ln14_39_fu_1676_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        m1_1_address0 = zext_ln14_37_fu_1654_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        m1_1_address0 = zext_ln14_35_fu_1632_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        m1_1_address0 = zext_ln14_33_fu_1610_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        m1_1_address0 = zext_ln14_31_fu_1588_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_1_address0 = zext_ln14_29_fu_1566_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        m1_1_address0 = zext_ln14_27_fu_1544_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m1_1_address0 = zext_ln14_25_fu_1522_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m1_1_address0 = zext_ln14_23_fu_1500_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        m1_1_address0 = zext_ln14_21_fu_1478_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_1_address0 = zext_ln14_19_fu_1456_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        m1_1_address0 = zext_ln14_17_fu_1429_p1;
    end else begin
        m1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        m1_1_address1 = zext_ln14_78_fu_2105_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        m1_1_address1 = zext_ln14_76_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        m1_1_address1 = zext_ln14_74_fu_2061_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        m1_1_address1 = zext_ln14_72_fu_2039_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        m1_1_address1 = zext_ln14_70_fu_2017_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        m1_1_address1 = zext_ln14_68_fu_1995_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        m1_1_address1 = zext_ln14_66_fu_1973_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        m1_1_address1 = zext_ln14_64_fu_1951_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        m1_1_address1 = zext_ln14_62_fu_1929_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        m1_1_address1 = zext_ln14_60_fu_1907_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        m1_1_address1 = zext_ln14_58_fu_1885_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        m1_1_address1 = zext_ln14_56_fu_1863_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        m1_1_address1 = zext_ln14_54_fu_1841_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        m1_1_address1 = zext_ln14_52_fu_1819_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m1_1_address1 = zext_ln14_50_fu_1797_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m1_1_address1 = zext_ln14_48_fu_1775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        m1_1_address1 = zext_ln14_46_fu_1753_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        m1_1_address1 = zext_ln14_44_fu_1731_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        m1_1_address1 = zext_ln14_42_fu_1709_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        m1_1_address1 = zext_ln14_40_fu_1687_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        m1_1_address1 = zext_ln14_38_fu_1665_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        m1_1_address1 = zext_ln14_36_fu_1643_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        m1_1_address1 = zext_ln14_34_fu_1621_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        m1_1_address1 = zext_ln14_32_fu_1599_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        m1_1_address1 = zext_ln14_30_fu_1577_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_1_address1 = zext_ln14_28_fu_1555_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        m1_1_address1 = zext_ln14_26_fu_1533_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m1_1_address1 = zext_ln14_24_fu_1511_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        m1_1_address1 = zext_ln14_22_fu_1489_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        m1_1_address1 = zext_ln14_20_fu_1467_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_1_address1 = zext_ln14_18_fu_1445_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        m1_1_address1 = zext_ln14_16_fu_1417_p1;
    end else begin
        m1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m1_1_ce0 = 1'b1;
    end else begin
        m1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m1_1_ce1 = 1'b1;
    end else begin
        m1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_1393_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_gemm_Pipeline_middle_fu_1236_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln8_fu_1399_p2 = (i_fu_190 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_201_fu_2122_p1 = i_1_reg_2177[5:0];

assign empty_202_fu_1405_p1 = i_fu_190[3:0];

assign grp_gemm_Pipeline_middle_fu_1236_ap_start = grp_gemm_Pipeline_middle_fu_1236_ap_start_reg;

assign icmp_ln8_fu_1393_p2 = ((i_fu_190 == 7'd64) ? 1'b1 : 1'b0);

assign m2_0_address0 = grp_gemm_Pipeline_middle_fu_1236_m2_0_address0;

assign m2_0_address1 = grp_gemm_Pipeline_middle_fu_1236_m2_0_address1;

assign m2_0_ce0 = grp_gemm_Pipeline_middle_fu_1236_m2_0_ce0;

assign m2_0_ce1 = grp_gemm_Pipeline_middle_fu_1236_m2_0_ce1;

assign m2_1_address0 = grp_gemm_Pipeline_middle_fu_1236_m2_1_address0;

assign m2_1_address1 = grp_gemm_Pipeline_middle_fu_1236_m2_1_address1;

assign m2_1_ce0 = grp_gemm_Pipeline_middle_fu_1236_m2_1_ce0;

assign m2_1_ce1 = grp_gemm_Pipeline_middle_fu_1236_m2_1_ce1;

assign or_ln14_10_fu_1539_p2 = (p_cast_reg_2188 | 10'd11);

assign or_ln14_11_fu_1550_p2 = (p_cast_reg_2188 | 10'd12);

assign or_ln14_12_fu_1561_p2 = (p_cast_reg_2188 | 10'd13);

assign or_ln14_13_fu_1572_p2 = (p_cast_reg_2188 | 10'd14);

assign or_ln14_14_fu_1583_p2 = (p_cast_reg_2188 | 10'd15);

assign or_ln14_15_fu_1594_p2 = (p_cast_reg_2188 | 10'd16);

assign or_ln14_16_fu_1605_p2 = (p_cast_reg_2188 | 10'd17);

assign or_ln14_17_fu_1616_p2 = (p_cast_reg_2188 | 10'd18);

assign or_ln14_18_fu_1627_p2 = (p_cast_reg_2188 | 10'd19);

assign or_ln14_19_fu_1638_p2 = (p_cast_reg_2188 | 10'd20);

assign or_ln14_1_fu_1440_p2 = (p_cast_reg_2188 | 10'd2);

assign or_ln14_20_fu_1649_p2 = (p_cast_reg_2188 | 10'd21);

assign or_ln14_21_fu_1660_p2 = (p_cast_reg_2188 | 10'd22);

assign or_ln14_22_fu_1671_p2 = (p_cast_reg_2188 | 10'd23);

assign or_ln14_23_fu_1682_p2 = (p_cast_reg_2188 | 10'd24);

assign or_ln14_24_fu_1693_p2 = (p_cast_reg_2188 | 10'd25);

assign or_ln14_25_fu_1704_p2 = (p_cast_reg_2188 | 10'd26);

assign or_ln14_26_fu_1715_p2 = (p_cast_reg_2188 | 10'd27);

assign or_ln14_27_fu_1726_p2 = (p_cast_reg_2188 | 10'd28);

assign or_ln14_28_fu_1737_p2 = (p_cast_reg_2188 | 10'd29);

assign or_ln14_29_fu_1748_p2 = (p_cast_reg_2188 | 10'd30);

assign or_ln14_2_fu_1451_p2 = (p_cast_reg_2188 | 10'd3);

assign or_ln14_30_fu_1759_p2 = (p_cast_reg_2188 | 10'd31);

assign or_ln14_31_fu_1770_p2 = (p_cast_reg_2188 | 10'd32);

assign or_ln14_32_fu_1781_p2 = (p_cast_reg_2188 | 10'd33);

assign or_ln14_33_fu_1792_p2 = (p_cast_reg_2188 | 10'd34);

assign or_ln14_34_fu_1803_p2 = (p_cast_reg_2188 | 10'd35);

assign or_ln14_35_fu_1814_p2 = (p_cast_reg_2188 | 10'd36);

assign or_ln14_36_fu_1825_p2 = (p_cast_reg_2188 | 10'd37);

assign or_ln14_37_fu_1836_p2 = (p_cast_reg_2188 | 10'd38);

assign or_ln14_38_fu_1847_p2 = (p_cast_reg_2188 | 10'd39);

assign or_ln14_39_fu_1858_p2 = (p_cast_reg_2188 | 10'd40);

assign or_ln14_3_fu_1462_p2 = (p_cast_reg_2188 | 10'd4);

assign or_ln14_40_fu_1869_p2 = (p_cast_reg_2188 | 10'd41);

assign or_ln14_41_fu_1880_p2 = (p_cast_reg_2188 | 10'd42);

assign or_ln14_42_fu_1891_p2 = (p_cast_reg_2188 | 10'd43);

assign or_ln14_43_fu_1902_p2 = (p_cast_reg_2188 | 10'd44);

assign or_ln14_44_fu_1913_p2 = (p_cast_reg_2188 | 10'd45);

assign or_ln14_45_fu_1924_p2 = (p_cast_reg_2188 | 10'd46);

assign or_ln14_46_fu_1935_p2 = (p_cast_reg_2188 | 10'd47);

assign or_ln14_47_fu_1946_p2 = (p_cast_reg_2188 | 10'd48);

assign or_ln14_48_fu_1957_p2 = (p_cast_reg_2188 | 10'd49);

assign or_ln14_49_fu_1968_p2 = (p_cast_reg_2188 | 10'd50);

assign or_ln14_4_fu_1473_p2 = (p_cast_reg_2188 | 10'd5);

assign or_ln14_50_fu_1979_p2 = (p_cast_reg_2188 | 10'd51);

assign or_ln14_51_fu_1990_p2 = (p_cast_reg_2188 | 10'd52);

assign or_ln14_52_fu_2001_p2 = (p_cast_reg_2188 | 10'd53);

assign or_ln14_53_fu_2012_p2 = (p_cast_reg_2188 | 10'd54);

assign or_ln14_54_fu_2023_p2 = (p_cast_reg_2188 | 10'd55);

assign or_ln14_55_fu_2034_p2 = (p_cast_reg_2188 | 10'd56);

assign or_ln14_56_fu_2045_p2 = (p_cast_reg_2188 | 10'd57);

assign or_ln14_57_fu_2056_p2 = (p_cast_reg_2188 | 10'd58);

assign or_ln14_58_fu_2067_p2 = (p_cast_reg_2188 | 10'd59);

assign or_ln14_59_fu_2078_p2 = (p_cast_reg_2188 | 10'd60);

assign or_ln14_5_fu_1484_p2 = (p_cast_reg_2188 | 10'd6);

assign or_ln14_60_fu_2089_p2 = (p_cast_reg_2188 | 10'd61);

assign or_ln14_61_fu_2100_p2 = (p_cast_reg_2188 | 10'd62);

assign or_ln14_62_fu_2111_p2 = (p_cast_reg_2188 | 10'd63);

assign or_ln14_6_fu_1495_p2 = (p_cast_reg_2188 | 10'd7);

assign or_ln14_7_fu_1506_p2 = (p_cast_reg_2188 | 10'd8);

assign or_ln14_8_fu_1517_p2 = (p_cast_reg_2188 | 10'd9);

assign or_ln14_9_fu_1528_p2 = (p_cast_reg_2188 | 10'd10);

assign or_ln14_fu_1423_p2 = (p_cast_fu_1409_p3 | 10'd1);

assign p_cast_fu_1409_p3 = {{empty_202_fu_1405_p1}, {6'd0}};

assign prod_0_address0 = grp_gemm_Pipeline_middle_fu_1236_prod_0_address0;

assign prod_0_ce0 = grp_gemm_Pipeline_middle_fu_1236_prod_0_ce0;

assign prod_0_d0 = grp_gemm_Pipeline_middle_fu_1236_prod_0_d0;

assign prod_0_we0 = grp_gemm_Pipeline_middle_fu_1236_prod_0_we0;

assign prod_1_address0 = grp_gemm_Pipeline_middle_fu_1236_prod_1_address0;

assign prod_1_ce0 = grp_gemm_Pipeline_middle_fu_1236_prod_1_ce0;

assign prod_1_d0 = grp_gemm_Pipeline_middle_fu_1236_prod_1_d0;

assign prod_1_we0 = grp_gemm_Pipeline_middle_fu_1236_prod_1_we0;

assign tmp_94_fu_2149_p3 = {{tmp_96_fu_2142_p3}, {6'd0}};

assign tmp_96_fu_2142_p3 = i_1_reg_2177[32'd4];

assign tmp_s_fu_2125_p3 = {{empty_201_fu_2122_p1}, {6'd0}};

assign trunc_ln17_1_fu_2161_p3 = {{trunc_ln17_fu_2158_p1}, {6'd0}};

assign trunc_ln17_fu_2158_p1 = i_1_reg_2177[4:0];

assign zext_ln14_16_fu_1417_p1 = p_cast_fu_1409_p3;

assign zext_ln14_17_fu_1429_p1 = or_ln14_fu_1423_p2;

assign zext_ln14_18_fu_1445_p1 = or_ln14_1_fu_1440_p2;

assign zext_ln14_19_fu_1456_p1 = or_ln14_2_fu_1451_p2;

assign zext_ln14_20_fu_1467_p1 = or_ln14_3_fu_1462_p2;

assign zext_ln14_21_fu_1478_p1 = or_ln14_4_fu_1473_p2;

assign zext_ln14_22_fu_1489_p1 = or_ln14_5_fu_1484_p2;

assign zext_ln14_23_fu_1500_p1 = or_ln14_6_fu_1495_p2;

assign zext_ln14_24_fu_1511_p1 = or_ln14_7_fu_1506_p2;

assign zext_ln14_25_fu_1522_p1 = or_ln14_8_fu_1517_p2;

assign zext_ln14_26_fu_1533_p1 = or_ln14_9_fu_1528_p2;

assign zext_ln14_27_fu_1544_p1 = or_ln14_10_fu_1539_p2;

assign zext_ln14_28_fu_1555_p1 = or_ln14_11_fu_1550_p2;

assign zext_ln14_29_fu_1566_p1 = or_ln14_12_fu_1561_p2;

assign zext_ln14_30_fu_1577_p1 = or_ln14_13_fu_1572_p2;

assign zext_ln14_31_fu_1588_p1 = or_ln14_14_fu_1583_p2;

assign zext_ln14_32_fu_1599_p1 = or_ln14_15_fu_1594_p2;

assign zext_ln14_33_fu_1610_p1 = or_ln14_16_fu_1605_p2;

assign zext_ln14_34_fu_1621_p1 = or_ln14_17_fu_1616_p2;

assign zext_ln14_35_fu_1632_p1 = or_ln14_18_fu_1627_p2;

assign zext_ln14_36_fu_1643_p1 = or_ln14_19_fu_1638_p2;

assign zext_ln14_37_fu_1654_p1 = or_ln14_20_fu_1649_p2;

assign zext_ln14_38_fu_1665_p1 = or_ln14_21_fu_1660_p2;

assign zext_ln14_39_fu_1676_p1 = or_ln14_22_fu_1671_p2;

assign zext_ln14_40_fu_1687_p1 = or_ln14_23_fu_1682_p2;

assign zext_ln14_41_fu_1698_p1 = or_ln14_24_fu_1693_p2;

assign zext_ln14_42_fu_1709_p1 = or_ln14_25_fu_1704_p2;

assign zext_ln14_43_fu_1720_p1 = or_ln14_26_fu_1715_p2;

assign zext_ln14_44_fu_1731_p1 = or_ln14_27_fu_1726_p2;

assign zext_ln14_45_fu_1742_p1 = or_ln14_28_fu_1737_p2;

assign zext_ln14_46_fu_1753_p1 = or_ln14_29_fu_1748_p2;

assign zext_ln14_47_fu_1764_p1 = or_ln14_30_fu_1759_p2;

assign zext_ln14_48_fu_1775_p1 = or_ln14_31_fu_1770_p2;

assign zext_ln14_49_fu_1786_p1 = or_ln14_32_fu_1781_p2;

assign zext_ln14_50_fu_1797_p1 = or_ln14_33_fu_1792_p2;

assign zext_ln14_51_fu_1808_p1 = or_ln14_34_fu_1803_p2;

assign zext_ln14_52_fu_1819_p1 = or_ln14_35_fu_1814_p2;

assign zext_ln14_53_fu_1830_p1 = or_ln14_36_fu_1825_p2;

assign zext_ln14_54_fu_1841_p1 = or_ln14_37_fu_1836_p2;

assign zext_ln14_55_fu_1852_p1 = or_ln14_38_fu_1847_p2;

assign zext_ln14_56_fu_1863_p1 = or_ln14_39_fu_1858_p2;

assign zext_ln14_57_fu_1874_p1 = or_ln14_40_fu_1869_p2;

assign zext_ln14_58_fu_1885_p1 = or_ln14_41_fu_1880_p2;

assign zext_ln14_59_fu_1896_p1 = or_ln14_42_fu_1891_p2;

assign zext_ln14_60_fu_1907_p1 = or_ln14_43_fu_1902_p2;

assign zext_ln14_61_fu_1918_p1 = or_ln14_44_fu_1913_p2;

assign zext_ln14_62_fu_1929_p1 = or_ln14_45_fu_1924_p2;

assign zext_ln14_63_fu_1940_p1 = or_ln14_46_fu_1935_p2;

assign zext_ln14_64_fu_1951_p1 = or_ln14_47_fu_1946_p2;

assign zext_ln14_65_fu_1962_p1 = or_ln14_48_fu_1957_p2;

assign zext_ln14_66_fu_1973_p1 = or_ln14_49_fu_1968_p2;

assign zext_ln14_67_fu_1984_p1 = or_ln14_50_fu_1979_p2;

assign zext_ln14_68_fu_1995_p1 = or_ln14_51_fu_1990_p2;

assign zext_ln14_69_fu_2006_p1 = or_ln14_52_fu_2001_p2;

assign zext_ln14_70_fu_2017_p1 = or_ln14_53_fu_2012_p2;

assign zext_ln14_71_fu_2028_p1 = or_ln14_54_fu_2023_p2;

assign zext_ln14_72_fu_2039_p1 = or_ln14_55_fu_2034_p2;

assign zext_ln14_73_fu_2050_p1 = or_ln14_56_fu_2045_p2;

assign zext_ln14_74_fu_2061_p1 = or_ln14_57_fu_2056_p2;

assign zext_ln14_75_fu_2072_p1 = or_ln14_58_fu_2067_p2;

assign zext_ln14_76_fu_2083_p1 = or_ln14_59_fu_2078_p2;

assign zext_ln14_77_fu_2094_p1 = or_ln14_60_fu_2089_p2;

assign zext_ln14_78_fu_2105_p1 = or_ln14_61_fu_2100_p2;

assign zext_ln14_79_fu_2116_p1 = or_ln14_62_fu_2111_p2;

always @ (posedge ap_clk) begin
    p_cast_reg_2188[5:0] <= 6'b000000;
    tmp_s_reg_3515[5:0] <= 6'b000000;
    tmp_94_reg_3525[5:0] <= 6'b000000;
    trunc_ln17_1_reg_3550[5:0] <= 6'b000000;
end

endmodule //gemm
