Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 18:00:34 2023
| Host         : DESKTOP-52MIN3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_timing_summary_routed.rpt -pb control_timing_summary_routed.pb -rpx control_timing_summary_routed.rpx -warn_on_violation
| Design       : control
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     25          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               19          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (11)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTN[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BTN[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BTN[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BTN[3] (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: s1/custom_clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sta1/state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sta1/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.807        0.000                      0                   83        0.237        0.000                      0                   83        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.807        0.000                      0                   83        0.237        0.000                      0                   83        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.084ns (40.131%)  route 3.109ns (59.869%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    spk1/_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  spk1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.766    spk1/_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.100 r  spk1/_carry__3/O[1]
                         net (fo=1, routed)           0.000    11.100    spk1/counter[18]
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652    13.417    spk1/CLK
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[18]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    13.906    spk1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.973ns (38.824%)  route 3.109ns (61.176%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    spk1/_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  spk1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.766    spk1/_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.989 r  spk1/_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.989    spk1/counter[17]
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652    13.417    spk1/CLK
    SLICE_X3Y16          FDRE                                         r  spk1/counter_reg[17]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    13.906    spk1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.970ns (38.787%)  route 3.109ns (61.213%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    spk1/_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 r  spk1/_carry__2/O[1]
                         net (fo=1, routed)           0.000    10.986    spk1/counter[14]
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.653    13.418    spk1/CLK
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[14]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.062    13.907    spk1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.949ns (38.533%)  route 3.109ns (61.467%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    spk1/_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.965 r  spk1/_carry__2/O[3]
                         net (fo=1, routed)           0.000    10.965    spk1/counter[16]
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.653    13.418    spk1/CLK
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[16]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.062    13.907    spk1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.875ns (37.621%)  route 3.109ns (62.379%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    spk1/_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.891 r  spk1/_carry__2/O[2]
                         net (fo=1, routed)           0.000    10.891    spk1/counter[15]
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.653    13.418    spk1/CLK
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[15]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.062    13.907    spk1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.859ns (37.420%)  route 3.109ns (62.580%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  spk1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    spk1/_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.875 r  spk1/_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.875    spk1/counter[13]
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.653    13.418    spk1/CLK
    SLICE_X3Y15          FDRE                                         r  spk1/counter_reg[13]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.062    13.907    spk1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.856ns (37.382%)  route 3.109ns (62.618%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.872 r  spk1/_carry__1/O[1]
                         net (fo=1, routed)           0.000    10.872    spk1/counter[10]
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654    13.419    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[10]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.062    13.908    spk1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.835ns (37.116%)  route 3.109ns (62.884%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.851 r  spk1/_carry__1/O[3]
                         net (fo=1, routed)           0.000    10.851    spk1/counter[12]
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654    13.419    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[12]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.062    13.908    spk1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.761ns (36.160%)  route 3.109ns (63.840%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.777 r  spk1/_carry__1/O[2]
                         net (fo=1, routed)           0.000    10.777    spk1/counter[11]
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654    13.419    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[11]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.062    13.908    spk1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 spk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spk1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.745ns (35.950%)  route 3.109ns (64.050%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X3Y13          FDRE                                         r  spk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  spk1/counter_reg[7]/Q
                         net (fo=3, routed)           0.818     7.180    spk1/counter_reg_n_0_[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.124     7.304 r  spk1/_carry__3_i_6/O
                         net (fo=3, routed)           0.938     8.242    spk1/_carry__3_i_6_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  spk1/counter[0]_i_2/O
                         net (fo=35, routed)          0.826     9.192    spk1/counter[0]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  spk1/_carry_i_1/O
                         net (fo=1, routed)           0.528     9.844    spk1/p_0_out[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.424 r  spk1/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.424    spk1/_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.538 r  spk1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    spk1/_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.761 r  spk1/_carry__1/O[0]
                         net (fo=1, routed)           0.000    10.761    spk1/counter[9]
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654    13.419    spk1/CLK
    SLICE_X3Y14          FDRE                                         r  spk1/counter_reg[9]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.062    13.908    spk1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  3.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.623     1.709    s1/CLK
    SLICE_X2Y11          FDRE                                         r  s1/counter_note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.873 r  s1/counter_note_reg[3]/Q
                         net (fo=3, routed)           0.078     1.951    s1/counter_note[3]
    SLICE_X2Y11          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.080 r  s1/counter_note0_carry/O[3]
                         net (fo=1, routed)           0.000     2.080    s1/counter_note0[4]
    SLICE_X2Y11          FDRE                                         r  s1/counter_note_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.893     2.235    s1/CLK
    SLICE_X2Y11          FDRE                                         r  s1/counter_note_reg[4]/C
                         clock pessimism             -0.526     1.709    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.134     1.843    s1/counter_note_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.619     1.705    s1/CLK
    SLICE_X2Y17          FDRE                                         r  s1/counter_note_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.869 r  s1/counter_note_reg[25]/Q
                         net (fo=3, routed)           0.078     1.947    s1/counter_note[25]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.076 r  s1/counter_note0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.076    s1/counter_note0[26]
    SLICE_X2Y17          FDRE                                         r  s1/counter_note_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    s1/CLK
    SLICE_X2Y17          FDRE                                         r  s1/counter_note_reg[26]/C
                         clock pessimism             -0.524     1.705    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.839    s1/counter_note_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.619     1.705    s1/CLK
    SLICE_X2Y17          FDRE                                         r  s1/counter_note_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.869 r  s1/counter_note_reg[27]/Q
                         net (fo=3, routed)           0.078     1.947    s1/counter_note[27]
    SLICE_X2Y17          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.076 r  s1/counter_note0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.076    s1/counter_note0[28]
    SLICE_X2Y17          FDRE                                         r  s1/counter_note_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    s1/CLK
    SLICE_X2Y17          FDRE                                         r  s1/counter_note_reg[28]/C
                         clock pessimism             -0.524     1.705    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.839    s1/counter_note_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     1.708    s1/CLK
    SLICE_X2Y12          FDRE                                         r  s1/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.872 r  s1/counter_note_reg[5]/Q
                         net (fo=3, routed)           0.079     1.951    s1/counter_note[5]
    SLICE_X2Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.080 r  s1/counter_note0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.080    s1/counter_note0[6]
    SLICE_X2Y12          FDRE                                         r  s1/counter_note_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.891     2.233    s1/CLK
    SLICE_X2Y12          FDRE                                         r  s1/counter_note_reg[6]/C
                         clock pessimism             -0.525     1.708    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.842    s1/counter_note_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X2Y13          FDSE                                         r  s1/counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDSE (Prop_fdse_C_Q)         0.164     1.871 r  s1/counter_note_reg[9]/Q
                         net (fo=3, routed)           0.079     1.950    s1/counter_note[9]
    SLICE_X2Y13          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.079 r  s1/counter_note0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.079    s1/counter_note0[10]
    SLICE_X2Y13          FDSE                                         r  s1/counter_note_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.890     2.232    s1/CLK
    SLICE_X2Y13          FDSE                                         r  s1/counter_note_reg[10]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X2Y13          FDSE (Hold_fdse_C_D)         0.134     1.841    s1/counter_note_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X2Y13          FDRE                                         r  s1/counter_note_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  s1/counter_note_reg[11]/Q
                         net (fo=3, routed)           0.079     1.950    s1/counter_note[11]
    SLICE_X2Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.079 r  s1/counter_note0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.079    s1/counter_note0[12]
    SLICE_X2Y13          FDSE                                         r  s1/counter_note_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.890     2.232    s1/CLK
    SLICE_X2Y13          FDSE                                         r  s1/counter_note_reg[12]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X2Y13          FDSE (Hold_fdse_C_D)         0.134     1.841    s1/counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X2Y14          FDRE                                         r  s1/counter_note_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  s1/counter_note_reg[13]/Q
                         net (fo=3, routed)           0.079     1.950    s1/counter_note[13]
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.079 r  s1/counter_note0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.079    s1/counter_note0[14]
    SLICE_X2Y14          FDRE                                         r  s1/counter_note_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.890     2.232    s1/CLK
    SLICE_X2Y14          FDRE                                         r  s1/counter_note_reg[14]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.841    s1/counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X2Y14          FDSE                                         r  s1/counter_note_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDSE (Prop_fdse_C_Q)         0.164     1.871 r  s1/counter_note_reg[15]/Q
                         net (fo=3, routed)           0.079     1.950    s1/counter_note[15]
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.079 r  s1/counter_note0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.079    s1/counter_note0[16]
    SLICE_X2Y14          FDRE                                         r  s1/counter_note_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.890     2.232    s1/CLK
    SLICE_X2Y14          FDRE                                         r  s1/counter_note_reg[16]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.841    s1/counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X2Y15          FDRE                                         r  s1/counter_note_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  s1/counter_note_reg[17]/Q
                         net (fo=3, routed)           0.079     1.950    s1/counter_note[17]
    SLICE_X2Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.079 r  s1/counter_note0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.079    s1/counter_note0[18]
    SLICE_X2Y15          FDRE                                         r  s1/counter_note_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    s1/CLK
    SLICE_X2Y15          FDRE                                         r  s1/counter_note_reg[18]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134     1.841    s1/counter_note_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s1/counter_note_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1/counter_note_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.621     1.707    s1/CLK
    SLICE_X2Y15          FDSE                                         r  s1/counter_note_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.164     1.871 r  s1/counter_note_reg[19]/Q
                         net (fo=3, routed)           0.079     1.950    s1/counter_note[19]
    SLICE_X2Y15          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.079 r  s1/counter_note0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.079    s1/counter_note0[20]
    SLICE_X2Y15          FDSE                                         r  s1/counter_note_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    s1/CLK
    SLICE_X2Y15          FDSE                                         r  s1/counter_note_reg[20]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X2Y15          FDSE (Hold_fdse_C_D)         0.134     1.841    s1/counter_note_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y12     clkdivider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y14     clkdivider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y15     clkdivider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y14     clkdivider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y16     clkdivider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y15     clkdivider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y16     clkdivider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X7Y16     clkdivider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y12     clkdivider_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y12     clkdivider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y12     clkdivider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y15     clkdivider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y15     clkdivider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y16     clkdivider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y16     clkdivider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y12     clkdivider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y12     clkdivider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y15     clkdivider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y15     clkdivider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y14     clkdivider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y16     clkdivider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y16     clkdivider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.696ns  (logic 4.496ns (32.827%)  route 9.200ns (67.173%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.600     2.159    sta1/Q[1]
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.153     2.312 r  sta1/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.600     9.912    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.784    13.696 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.696    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.297ns  (logic 4.456ns (33.514%)  route 8.841ns (66.486%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.362     1.921    sta1/Q[1]
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.117     2.038 r  sta1/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.478     9.517    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.780    13.297 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.297    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sta1/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.810ns  (logic 4.474ns (34.928%)  route 8.336ns (65.072%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[0]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[0]/Q
                         net (fo=24, routed)          1.275     1.834    sta1/Q[0]
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.150     1.984 r  sta1/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.061     9.045    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.765    12.810 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.810    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sta1/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.765ns  (logic 4.213ns (35.807%)  route 7.553ns (64.193%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[0]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  sta1/state_reg[0]/Q
                         net (fo=24, routed)          1.154     1.713    sta1/Q[0]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124     1.837 r  sta1/led_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          6.399     8.236    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.765 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.765    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            m1/clkdivider_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 1.815ns (17.207%)  route 8.732ns (82.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  btn_IBUF[4]_inst/O
                         net (fo=18, routed)          7.146     8.713    m1/btn_IBUF[4]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.124     8.837 r  m1/clkdivider_reg[6]_i_2/O
                         net (fo=1, routed)           0.990     9.827    m1/clkdivider_reg[6]_i_2_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.951 r  m1/clkdivider_reg[6]_i_1/O
                         net (fo=1, routed)           0.596    10.547    m1/clkdivider_reg[6]_i_1_n_0
    SLICE_X6Y16          LDCE                                         r  m1/clkdivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[5]
                            (input port)
  Destination:            m1/clkdivider_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.380ns  (logic 1.817ns (17.507%)  route 8.563ns (82.493%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[5] (IN)
                         net (fo=0)                   0.000     0.000    btn[5]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  btn_IBUF[5]_inst/O
                         net (fo=14, routed)          6.871     8.440    m1/btn_IBUF[5]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.564 f  m1/clkdivider_reg[15]_i_2/O
                         net (fo=3, routed)           0.970     9.534    m1/clkdivider_reg[15]_i_2_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.658 r  m1/clkdivider_reg[7]_i_1/O
                         net (fo=1, routed)           0.722    10.380    m1/clkdivider_reg[7]_i_1_n_0
    SLICE_X5Y16          LDCE                                         r  m1/clkdivider_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            m1/clkdivider_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.276ns  (logic 2.067ns (20.112%)  route 8.210ns (79.888%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  btn_IBUF[4]_inst/O
                         net (fo=18, routed)          7.146     8.713    m1/btn_IBUF[4]
    SLICE_X6Y17          LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  m1/clkdivider_reg[3]_i_2/O
                         net (fo=1, routed)           0.684     9.549    m1/clkdivider_reg[3]_i_2_n_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.348     9.897 r  m1/clkdivider_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    10.276    m1/clkdivider_reg[3]_i_1_n_0
    SLICE_X7Y17          LDCE                                         r  m1/clkdivider_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[5]
                            (input port)
  Destination:            m1/clkdivider_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.233ns  (logic 2.081ns (20.338%)  route 8.152ns (79.662%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[5] (IN)
                         net (fo=0)                   0.000     0.000    btn[5]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  btn_IBUF[5]_inst/O
                         net (fo=14, routed)          6.857     8.426    m1/btn_IBUF[5]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.152     8.578 r  m1/clkdivider_reg[8]_i_3/O
                         net (fo=2, routed)           0.810     9.388    m1/clkdivider_reg[8]_i_3_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.360     9.748 r  m1/clkdivider_reg[1]_i_1/O
                         net (fo=1, routed)           0.485    10.233    m1/clkdivider_reg[1]_i_1_n_0
    SLICE_X6Y15          LDCE                                         r  m1/clkdivider_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[5]
                            (input port)
  Destination:            m1/clkdivider_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.189ns  (logic 2.053ns (20.151%)  route 8.136ns (79.849%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[5] (IN)
                         net (fo=0)                   0.000     0.000    btn[5]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  btn_IBUF[5]_inst/O
                         net (fo=14, routed)          6.857     8.426    m1/btn_IBUF[5]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.152     8.578 r  m1/clkdivider_reg[8]_i_3/O
                         net (fo=2, routed)           0.810     9.388    m1/clkdivider_reg[8]_i_3_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.332     9.720 r  m1/clkdivider_reg[8]_i_1/O
                         net (fo=1, routed)           0.469    10.189    m1/clkdivider_reg[8]_i_1_n_0
    SLICE_X6Y16          LDCE                                         r  m1/clkdivider_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            m1/clkdivider_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 1.976ns (19.414%)  route 8.204ns (80.586%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  btn_IBUF[3]_inst/O
                         net (fo=17, routed)          6.822     8.320    m1/btn_IBUF[3]
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.150     8.470 f  m1/clkdivider_reg[12]_i_2/O
                         net (fo=2, routed)           0.814     9.284    m1/clkdivider_reg[12]_i_2_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.328     9.612 r  m1/clkdivider_reg[12]_i_1/O
                         net (fo=1, routed)           0.568    10.180    m1/clkdivider_reg[12]_i_1_n_0
    SLICE_X6Y18          LDCE                                         r  m1/clkdivider_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  s1/note_reg[5]/Q
                         net (fo=16, routed)          0.100     0.241    s1/note_reg[5]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  s1/clkdivider[12]_i_1/O
                         net (fo=1, routed)           0.000     0.286    s1/clkdivider[12]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  s1/clkdivider_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[5]/Q
                         net (fo=16, routed)          0.102     0.243    s1/note_reg[5]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.288 r  s1/clkdivider[10]_i_1/O
                         net (fo=1, routed)           0.000     0.288    s1/clkdivider[10]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  s1/clkdivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.331%)  route 0.184ns (49.669%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[5]/Q
                         net (fo=16, routed)          0.184     0.325    s1/note_reg[5]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  s1/clkdivider[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    s1/clkdivider[0]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  s1/clkdivider_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.031%)  route 0.201ns (51.969%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[3]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[3]/Q
                         net (fo=23, routed)          0.201     0.342    s1/note_reg[3]
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.387 r  s1/clkdivider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.387    s1/clkdivider[3]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  s1/clkdivider_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.910%)  route 0.202ns (52.090%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[3]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[3]/Q
                         net (fo=23, routed)          0.202     0.343    s1/note_reg[3]
    SLICE_X5Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.388 r  s1/note[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    s1/p_0_in[3]
    SLICE_X5Y13          FDRE                                         r  s1/note_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.190ns (48.441%)  route 0.202ns (51.559%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[3]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[3]/Q
                         net (fo=23, routed)          0.202     0.343    s1/note_reg[3]
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.049     0.392 r  s1/note[4]_i_1/O
                         net (fo=1, routed)           0.000     0.392    s1/p_0_in[4]
    SLICE_X5Y13          FDRE                                         r  s1/note_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.418%)  route 0.206ns (52.582%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[3]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[3]/Q
                         net (fo=23, routed)          0.206     0.347    s1/note_reg[3]
    SLICE_X6Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.392 r  s1/note[6]_i_1/O
                         net (fo=1, routed)           0.000     0.392    s1/p_0_in[6]
    SLICE_X6Y13          FDRE                                         r  s1/note_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/clkdivider_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.040%)  route 0.209ns (52.960%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[5]/Q
                         net (fo=16, routed)          0.209     0.350    s1/note_reg[5]
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.395 r  s1/clkdivider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.395    s1/clkdivider[4]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  s1/clkdivider_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.183ns (44.869%)  route 0.225ns (55.131%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.225     0.366    s1/note_reg[0]
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.042     0.408 r  s1/note[1]_i_1/O
                         net (fo=1, routed)           0.000     0.408    s1/note[1]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  s1/note_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s1/note_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.400%)  route 0.224ns (54.600%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  s1/note_reg[0]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/note_reg[0]/Q
                         net (fo=25, routed)          0.224     0.365    s1/note_reg[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.410 r  s1/note[5]_i_1/O
                         net (fo=1, routed)           0.000     0.410    s1/p_0_in[5]
    SLICE_X5Y13          FDRE                                         r  s1/note_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spk1/speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.237ns (71.325%)  route 1.703ns (28.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.833     5.907    spk1/CLK
    SLICE_X4Y12          FDRE                                         r  spk1/speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.478     6.385 r  spk1/speaker_reg/Q
                         net (fo=2, routed)           1.703     8.088    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.759    11.847 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    11.847    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spk1/speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.489ns (80.820%)  route 0.353ns (19.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     1.708    spk1/CLK
    SLICE_X4Y12          FDRE                                         r  spk1/speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.148     1.856 r  spk1/speaker_reg/Q
                         net (fo=2, routed)           0.353     2.210    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.341     3.551 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000     3.551    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.889ns  (logic 0.683ns (23.644%)  route 2.206ns (76.356%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.600     2.159    sta1/Q[1]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.124     2.283 r  sta1/clkdivider[1]_i_1/O
                         net (fo=1, routed)           0.605     2.889    sta1_n_21
    SLICE_X5Y12          FDRE                                         r  clkdivider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  clkdivider_reg[1]/C

Slack:                    inf
  Source:                 sta1/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.770ns  (logic 0.683ns (24.658%)  route 2.087ns (75.342%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[0]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[0]/Q
                         net (fo=24, routed)          1.273     1.832    sta1/Q[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.124     1.956 r  sta1/clkdivider[3]_i_1/O
                         net (fo=1, routed)           0.814     2.770    sta1_n_19
    SLICE_X3Y12          FDRE                                         r  clkdivider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.655     5.420    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  clkdivider_reg[3]/C

Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.666ns  (logic 0.683ns (25.623%)  route 1.983ns (74.377%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.362     1.921    sta1/Q[1]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.124     2.045 r  sta1/clkdivider[2]_i_1/O
                         net (fo=1, routed)           0.620     2.666    sta1_n_20
    SLICE_X4Y12          FDRE                                         r  clkdivider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  clkdivider_reg[2]/C

Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.609ns  (logic 0.683ns (26.183%)  route 1.926ns (73.817%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.926     2.485    sta1/Q[1]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.609 r  sta1/clkdivider[13]_i_1/O
                         net (fo=1, routed)           0.000     2.609    sta1_n_9
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651     5.416    clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[13]/C

Slack:                    inf
  Source:                 sta1/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.591ns  (logic 0.683ns (26.356%)  route 1.908ns (73.644%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[0]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[0]/Q
                         net (fo=24, routed)          1.908     2.467    sta1/Q[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.124     2.591 r  sta1/clkdivider[6]_i_1/O
                         net (fo=1, routed)           0.000     2.591    sta1_n_16
    SLICE_X6Y14          FDRE                                         r  clkdivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.653     5.418    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clkdivider_reg[6]/C

Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.683ns (27.974%)  route 1.759ns (72.026%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.759     2.318    sta1/Q[1]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.442 r  sta1/clkdivider[16]_i_1/O
                         net (fo=1, routed)           0.000     2.442    sta1_n_6
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651     5.416    clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[16]/C

Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.683ns (28.031%)  route 1.754ns (71.969%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.754     2.313    sta1/Q[1]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.437 r  sta1/clkdivider[9]_i_1/O
                         net (fo=1, routed)           0.000     2.437    sta1_n_13
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.651     5.416    clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[9]/C

Slack:                    inf
  Source:                 sta1/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.422ns  (logic 0.683ns (28.197%)  route 1.739ns (71.803%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[0]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[0]/Q
                         net (fo=24, routed)          1.275     1.834    sta1/Q[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.124     1.958 r  sta1/clkdivider[4]_i_1/O
                         net (fo=1, routed)           0.465     2.422    sta1_n_18
    SLICE_X4Y12          FDRE                                         r  clkdivider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  clkdivider_reg[4]/C

Slack:                    inf
  Source:                 sta1/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.709ns (30.334%)  route 1.628ns (69.666%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[0]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[0]/Q
                         net (fo=24, routed)          1.154     1.713    sta1/Q[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.150     1.863 r  sta1/clkdivider[0]_i_1/O
                         net (fo=1, routed)           0.475     2.337    sta1_n_22
    SLICE_X5Y12          FDRE                                         r  clkdivider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  clkdivider_reg[0]/C

Slack:                    inf
  Source:                 sta1/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.331ns  (logic 0.683ns (29.295%)  route 1.648ns (70.705%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          LDCE                         0.000     0.000 r  sta1/state_reg[1]/G
    SLICE_X7Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sta1/state_reg[1]/Q
                         net (fo=24, routed)          1.648     2.207    sta1/Q[1]
    SLICE_X5Y15          LUT4 (Prop_lut4_I1_O)        0.124     2.331 r  sta1/clkdivider[8]_i_1/O
                         net (fo=1, routed)           0.000     2.331    sta1_n_14
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/clkdivider_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[8]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[8]/Q
                         net (fo=1, routed)           0.082     0.246    sta1/clkdivider[8]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.291 r  sta1/clkdivider[8]_i_1/O
                         net (fo=1, routed)           0.000     0.291    sta1_n_14
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[8]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[11]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[11]/Q
                         net (fo=1, routed)           0.083     0.247    sta1/clkdivider[11]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.292 r  sta1/clkdivider[11]_i_1/O
                         net (fo=1, routed)           0.000     0.292    sta1_n_11
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[11]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE                         0.000     0.000 r  s1/clkdivider_reg[16]/C
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[16]/Q
                         net (fo=1, routed)           0.109     0.250    sta1/clkdivider[16]
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.295 r  sta1/clkdivider[16]_i_1/O
                         net (fo=1, routed)           0.000     0.295    sta1_n_6
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[16]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[5]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    sta1/clkdivider[5]
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.319 r  sta1/clkdivider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    sta1_n_17
    SLICE_X4Y16          FDRE                                         r  clkdivider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  clkdivider_reg[5]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  s1/clkdivider_reg[12]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[12]/Q
                         net (fo=1, routed)           0.145     0.309    sta1/clkdivider[12]
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  sta1/clkdivider[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    sta1_n_10
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[12]/C

Slack:                    inf
  Source:                 m1/clkdivider_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.223ns (60.840%)  route 0.144ns (39.160%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          LDCE                         0.000     0.000 r  m1/clkdivider_reg[6]/G
    SLICE_X6Y16          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  m1/clkdivider_reg[6]/Q
                         net (fo=1, routed)           0.144     0.322    sta1/clkdivider_reg[16][6]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.367 r  sta1/clkdivider[6]_i_1/O
                         net (fo=1, routed)           0.000     0.367    sta1_n_16
    SLICE_X6Y14          FDRE                                         r  clkdivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  clkdivider_reg[6]/C

Slack:                    inf
  Source:                 m1/clkdivider_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            clkdivider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.203ns (50.952%)  route 0.195ns (49.048%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          LDCE                         0.000     0.000 r  m1/clkdivider_reg[7]/G
    SLICE_X5Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  m1/clkdivider_reg[7]/Q
                         net (fo=1, routed)           0.195     0.353    sta1/clkdivider_reg[16][7]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  sta1/clkdivider[7]_i_1/O
                         net (fo=1, routed)           0.000     0.398    sta1_n_15
    SLICE_X5Y14          FDRE                                         r  clkdivider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  clkdivider_reg[7]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.480%)  route 0.214ns (53.520%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE                         0.000     0.000 r  s1/clkdivider_reg[13]/C
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[13]/Q
                         net (fo=1, routed)           0.214     0.355    sta1/clkdivider[13]
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.400 r  sta1/clkdivider[13]_i_1/O
                         net (fo=1, routed)           0.000     0.400    sta1_n_9
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.887     2.229    clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  clkdivider_reg[13]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.151%)  route 0.235ns (55.849%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE                         0.000     0.000 r  s1/clkdivider_reg[14]/C
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s1/clkdivider_reg[14]/Q
                         net (fo=1, routed)           0.235     0.376    sta1/clkdivider[14]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.421 r  sta1/clkdivider[14]_i_1/O
                         net (fo=1, routed)           0.000     0.421    sta1_n_8
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  clkdivider_reg[14]/C

Slack:                    inf
  Source:                 s1/clkdivider_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.793%)  route 0.228ns (52.207%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  s1/clkdivider_reg[10]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s1/clkdivider_reg[10]/Q
                         net (fo=1, routed)           0.228     0.392    sta1/clkdivider[10]
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.437 r  sta1/clkdivider[10]_i_1/O
                         net (fo=1, routed)           0.000     0.437    sta1_n_12
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  clkdivider_reg[10]/C





