<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>qprocessordetection.h source code [qtbase-6.5.0/src/corelib/global/qprocessordetection.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'qtbase-6.5.0/src/corelib/global/qprocessordetection.h'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>qtbase-6.5.0</a>/<a href='../..'>src</a>/<a href='..'>corelib</a>/<a href='./'>global</a>/<a href='qprocessordetection.h.html'>qprocessordetection.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// Copyright (C) 2016 The Qt Company Ltd.</i></td></tr>
<tr><th id="2">2</th><td><i>// Copyright (C) 2016 Intel Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i>// SPDX-License-Identifier: LicenseRef-Qt-Commercial OR LGPL-3.0-only OR GPL-2.0-only OR GPL-3.0-only</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#<span data-ppcond="6">if</span> 0</u></td></tr>
<tr><th id="7">7</th><td><u>#pragma qt_class(QtProcessorDetection)</u></td></tr>
<tr><th id="8">8</th><td><u>#pragma qt_sync_skip_header_check</u></td></tr>
<tr><th id="9">9</th><td><u>#pragma qt_sync_stop_processing</u></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="6">endif</span></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="12">ifndef</span> <span class="macro" data-ref="_M/QPROCESSORDETECTION_H">QPROCESSORDETECTION_H</span></u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/QPROCESSORDETECTION_H" data-ref="_M/QPROCESSORDETECTION_H">QPROCESSORDETECTION_H</dfn></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><i>/*</i></td></tr>
<tr><th id="16">16</th><td><i>    This file uses preprocessor #defines to set various Q_PROCESSOR_* #defines</i></td></tr>
<tr><th id="17">17</th><td><i>    based on the following patterns:</i></td></tr>
<tr><th id="18">18</th><td><i></i></td></tr>
<tr><th id="19">19</th><td><i>    Q_PROCESSOR_{FAMILY}</i></td></tr>
<tr><th id="20">20</th><td><i>    Q_PROCESSOR_{FAMILY}_{VARIANT}</i></td></tr>
<tr><th id="21">21</th><td><i>    Q_PROCESSOR_{FAMILY}_{REVISION}</i></td></tr>
<tr><th id="22">22</th><td><i></i></td></tr>
<tr><th id="23">23</th><td><i>    The first is always defined. Defines for the various revisions/variants are</i></td></tr>
<tr><th id="24">24</th><td><i>    optional and usually dependent on how the compiler was invoked. Variants</i></td></tr>
<tr><th id="25">25</th><td><i>    that are a superset of another should have a define for the superset.</i></td></tr>
<tr><th id="26">26</th><td><i></i></td></tr>
<tr><th id="27">27</th><td><i>    In addition to the processor family, variants, and revisions, we also set</i></td></tr>
<tr><th id="28">28</th><td><i>    Q_BYTE_ORDER appropriately for the target processor. For bi-endian</i></td></tr>
<tr><th id="29">29</th><td><i>    processors, we try to auto-detect the byte order using the __BIG_ENDIAN__,</i></td></tr>
<tr><th id="30">30</th><td><i>    __LITTLE_ENDIAN__, or __BYTE_ORDER__ preprocessor macros.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>    Note: when adding support for new processors, be sure to update</i></td></tr>
<tr><th id="33">33</th><td><i>    config.tests/arch/arch.cpp to ensure that configure can detect the target</i></td></tr>
<tr><th id="34">34</th><td><i>    and host architectures.</i></td></tr>
<tr><th id="35">35</th><td><i>*/</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Machine byte-order, reuse preprocessor provided macros when available */</i></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">if</span> defined(<span class="macro" data-ref="_M/__ORDER_BIG_ENDIAN__">__ORDER_BIG_ENDIAN__</span>)</u></td></tr>
<tr><th id="39">39</th><td><u>#  define <dfn class="macro" id="_M/Q_BIG_ENDIAN" data-ref="_M/Q_BIG_ENDIAN">Q_BIG_ENDIAN</dfn> __ORDER_BIG_ENDIAN__</u></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="38">else</span></u></td></tr>
<tr><th id="41">41</th><td><u>#  define Q_BIG_ENDIAN 4321</u></td></tr>
<tr><th id="42">42</th><td><u>#<span data-ppcond="38">endif</span></u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">if</span> defined(<span class="macro" data-ref="_M/__ORDER_LITTLE_ENDIAN__">__ORDER_LITTLE_ENDIAN__</span>)</u></td></tr>
<tr><th id="44">44</th><td><u>#  define <dfn class="macro" id="_M/Q_LITTLE_ENDIAN" data-ref="_M/Q_LITTLE_ENDIAN">Q_LITTLE_ENDIAN</dfn> __ORDER_LITTLE_ENDIAN__</u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="43">else</span></u></td></tr>
<tr><th id="46">46</th><td><u>#  define Q_LITTLE_ENDIAN 1234</u></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="43">endif</span></u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/*</i></td></tr>
<tr><th id="50">50</th><td><i>    Alpha family, no revisions or variants</i></td></tr>
<tr><th id="51">51</th><td><i></i></td></tr>
<tr><th id="52">52</th><td><i>    Alpha is bi-endian, use endianness auto-detection implemented below.</i></td></tr>
<tr><th id="53">53</th><td><i>*/</i></td></tr>
<tr><th id="54">54</th><td><u>#<span data-ppcond="54">if</span> defined(<span class="macro" data-ref="_M/__alpha__">__alpha__</span>) || defined(<span class="macro" data-ref="_M/_M_ALPHA">_M_ALPHA</span>)</u></td></tr>
<tr><th id="55">55</th><td><u>#  define Q_PROCESSOR_ALPHA</u></td></tr>
<tr><th id="56">56</th><td><i>// Q_BYTE_ORDER not defined, use endianness auto-detection</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/*</i></td></tr>
<tr><th id="59">59</th><td><i>    ARM family, known revisions: V5, V6, V7, V8</i></td></tr>
<tr><th id="60">60</th><td><i></i></td></tr>
<tr><th id="61">61</th><td><i>    ARM is bi-endian, detect using __ARMEL__ or __ARMEB__, falling back to</i></td></tr>
<tr><th id="62">62</th><td><i>    auto-detection implemented below.</i></td></tr>
<tr><th id="63">63</th><td><i>*/</i></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="54">elif</span> defined(<span class="macro" data-ref="_M/__arm__">__arm__</span>) || defined(<span class="macro" data-ref="_M/__TARGET_ARCH_ARM">__TARGET_ARCH_ARM</span>) || defined(<span class="macro" data-ref="_M/_M_ARM">_M_ARM</span>) || defined(<span class="macro" data-ref="_M/_M_ARM64">_M_ARM64</span>) || defined(<span class="macro" data-ref="_M/__aarch64__">__aarch64__</span>) || defined(<span class="macro" data-ref="_M/__ARM64__">__ARM64__</span>)</u></td></tr>
<tr><th id="65">65</th><td><u>#  if defined(__aarch64__) || defined(__ARM64__) || defined(_M_ARM64)</u></td></tr>
<tr><th id="66">66</th><td><u>#    define Q_PROCESSOR_ARM_64</u></td></tr>
<tr><th id="67">67</th><td><u>#    define Q_PROCESSOR_WORDSIZE 8</u></td></tr>
<tr><th id="68">68</th><td><u>#  else</u></td></tr>
<tr><th id="69">69</th><td><u>#    define Q_PROCESSOR_ARM_32</u></td></tr>
<tr><th id="70">70</th><td><u>#  endif</u></td></tr>
<tr><th id="71">71</th><td><u>#  if defined(__ARM_ARCH) &amp;&amp; __ARM_ARCH &gt; 1</u></td></tr>
<tr><th id="72">72</th><td><u>#    define Q_PROCESSOR_ARM __ARM_ARCH</u></td></tr>
<tr><th id="73">73</th><td><u>#  elif defined(__TARGET_ARCH_ARM) &amp;&amp; __TARGET_ARCH_ARM &gt; 1</u></td></tr>
<tr><th id="74">74</th><td><u>#    define Q_PROCESSOR_ARM __TARGET_ARCH_ARM</u></td></tr>
<tr><th id="75">75</th><td><u>#  elif defined(_M_ARM) &amp;&amp; _M_ARM &gt; 1</u></td></tr>
<tr><th id="76">76</th><td><u>#    define Q_PROCESSOR_ARM _M_ARM</u></td></tr>
<tr><th id="77">77</th><td><u>#  elif defined(__ARM64_ARCH_8__) \</u></td></tr>
<tr><th id="78">78</th><td><u>      || defined(__aarch64__) \</u></td></tr>
<tr><th id="79">79</th><td><u>      || defined(__ARMv8__) \</u></td></tr>
<tr><th id="80">80</th><td><u>      || defined(__ARMv8_A__) \</u></td></tr>
<tr><th id="81">81</th><td><u>      || defined(_M_ARM64)</u></td></tr>
<tr><th id="82">82</th><td><u>#    define Q_PROCESSOR_ARM 8</u></td></tr>
<tr><th id="83">83</th><td><u>#  elif defined(__ARM_ARCH_7__) \</u></td></tr>
<tr><th id="84">84</th><td><u>      || defined(__ARM_ARCH_7A__) \</u></td></tr>
<tr><th id="85">85</th><td><u>      || defined(__ARM_ARCH_7R__) \</u></td></tr>
<tr><th id="86">86</th><td><u>      || defined(__ARM_ARCH_7M__) \</u></td></tr>
<tr><th id="87">87</th><td><u>      || defined(__ARM_ARCH_7S__) \</u></td></tr>
<tr><th id="88">88</th><td><u>      || defined(_ARM_ARCH_7) \</u></td></tr>
<tr><th id="89">89</th><td><u>      || defined(__CORE_CORTEXA__)</u></td></tr>
<tr><th id="90">90</th><td><u>#    define Q_PROCESSOR_ARM 7</u></td></tr>
<tr><th id="91">91</th><td><u>#  elif defined(__ARM_ARCH_6__) \</u></td></tr>
<tr><th id="92">92</th><td><u>      || defined(__ARM_ARCH_6J__) \</u></td></tr>
<tr><th id="93">93</th><td><u>      || defined(__ARM_ARCH_6T2__) \</u></td></tr>
<tr><th id="94">94</th><td><u>      || defined(__ARM_ARCH_6Z__) \</u></td></tr>
<tr><th id="95">95</th><td><u>      || defined(__ARM_ARCH_6K__) \</u></td></tr>
<tr><th id="96">96</th><td><u>      || defined(__ARM_ARCH_6ZK__) \</u></td></tr>
<tr><th id="97">97</th><td><u>      || defined(__ARM_ARCH_6M__)</u></td></tr>
<tr><th id="98">98</th><td><u>#    define Q_PROCESSOR_ARM 6</u></td></tr>
<tr><th id="99">99</th><td><u>#  elif defined(__ARM_ARCH_5TEJ__) \</u></td></tr>
<tr><th id="100">100</th><td><u>        || defined(__ARM_ARCH_5TE__)</u></td></tr>
<tr><th id="101">101</th><td><u>#    define Q_PROCESSOR_ARM 5</u></td></tr>
<tr><th id="102">102</th><td><u>#  else</u></td></tr>
<tr><th id="103">103</th><td><u>#    define Q_PROCESSOR_ARM 0</u></td></tr>
<tr><th id="104">104</th><td><u>#  endif</u></td></tr>
<tr><th id="105">105</th><td><u>#  if Q_PROCESSOR_ARM &gt;= 8</u></td></tr>
<tr><th id="106">106</th><td><u>#    define Q_PROCESSOR_ARM_V8</u></td></tr>
<tr><th id="107">107</th><td><u>#  endif</u></td></tr>
<tr><th id="108">108</th><td><u>#  if Q_PROCESSOR_ARM &gt;= 7</u></td></tr>
<tr><th id="109">109</th><td><u>#    define Q_PROCESSOR_ARM_V7</u></td></tr>
<tr><th id="110">110</th><td><u>#  endif</u></td></tr>
<tr><th id="111">111</th><td><u>#  if Q_PROCESSOR_ARM &gt;= 6</u></td></tr>
<tr><th id="112">112</th><td><u>#    define Q_PROCESSOR_ARM_V6</u></td></tr>
<tr><th id="113">113</th><td><u>#  endif</u></td></tr>
<tr><th id="114">114</th><td><u>#  if Q_PROCESSOR_ARM &gt;= 5</u></td></tr>
<tr><th id="115">115</th><td><u>#    define Q_PROCESSOR_ARM_V5</u></td></tr>
<tr><th id="116">116</th><td><u>#  else</u></td></tr>
<tr><th id="117">117</th><td><u>#    error "ARM architecture too old"</u></td></tr>
<tr><th id="118">118</th><td><u>#  endif</u></td></tr>
<tr><th id="119">119</th><td><u>#  if defined(__ARMEL__) || defined(_M_ARM64)</u></td></tr>
<tr><th id="120">120</th><td><u>#    define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="121">121</th><td><u>#  elif defined(__ARMEB__)</u></td></tr>
<tr><th id="122">122</th><td><u>#    define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="123">123</th><td><u>#  else</u></td></tr>
<tr><th id="124">124</th><td><i>// Q_BYTE_ORDER not defined, use endianness auto-detection</i></td></tr>
<tr><th id="125">125</th><td><u>#endif</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/*</i></td></tr>
<tr><th id="128">128</th><td><i>    AVR32 family, no revisions or variants</i></td></tr>
<tr><th id="129">129</th><td><i></i></td></tr>
<tr><th id="130">130</th><td><i>    AVR32 is big-endian.</i></td></tr>
<tr><th id="131">131</th><td><i>*/</i></td></tr>
<tr><th id="132">132</th><td><i>// #elif defined(__avr32__)</i></td></tr>
<tr><th id="133">133</th><td><i>// #  define Q_PROCESSOR_AVR32</i></td></tr>
<tr><th id="134">134</th><td><i>// #  define Q_BYTE_ORDER Q_BIG_ENDIAN</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/*</i></td></tr>
<tr><th id="137">137</th><td><i>    Blackfin family, no revisions or variants</i></td></tr>
<tr><th id="138">138</th><td><i></i></td></tr>
<tr><th id="139">139</th><td><i>    Blackfin is little-endian.</i></td></tr>
<tr><th id="140">140</th><td><i>*/</i></td></tr>
<tr><th id="141">141</th><td><i>// #elif defined(__bfin__)</i></td></tr>
<tr><th id="142">142</th><td><i>// #  define Q_PROCESSOR_BLACKFIN</i></td></tr>
<tr><th id="143">143</th><td><i>// #  define Q_BYTE_ORDER Q_LITTLE_ENDIAN</i></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/*</i></td></tr>
<tr><th id="146">146</th><td><i>    PA-RISC family, no revisions or variants</i></td></tr>
<tr><th id="147">147</th><td><i></i></td></tr>
<tr><th id="148">148</th><td><i>    PA-RISC is big-endian.</i></td></tr>
<tr><th id="149">149</th><td><i>*/</i></td></tr>
<tr><th id="150">150</th><td><u>#<span data-ppcond="54">elif</span> defined(<span class="macro" data-ref="_M/__hppa__">__hppa__</span>)</u></td></tr>
<tr><th id="151">151</th><td><u>#  define Q_PROCESSOR_HPPA</u></td></tr>
<tr><th id="152">152</th><td><u>#  define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/*</i></td></tr>
<tr><th id="155">155</th><td><i>    X86 family, known variants: 32- and 64-bit</i></td></tr>
<tr><th id="156">156</th><td><i></i></td></tr>
<tr><th id="157">157</th><td><i>    X86 is little-endian.</i></td></tr>
<tr><th id="158">158</th><td><i>*/</i></td></tr>
<tr><th id="159">159</th><td><u>#<span data-ppcond="54">elif</span> defined(<span class="macro" data-ref="_M/__i386">__i386</span>) || defined(<span class="macro" data-ref="_M/__i386__">__i386__</span>) || defined(<span class="macro" data-ref="_M/_M_IX86">_M_IX86</span>)</u></td></tr>
<tr><th id="160">160</th><td><u>#  define Q_PROCESSOR_X86_32</u></td></tr>
<tr><th id="161">161</th><td><u>#  define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="162">162</th><td><u>#  define Q_PROCESSOR_WORDSIZE   4</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/*</i></td></tr>
<tr><th id="165">165</th><td><i> * We define Q_PROCESSOR_X86 == 6 for anything above a equivalent or better</i></td></tr>
<tr><th id="166">166</th><td><i> * than a Pentium Pro (the processor whose architecture was called P6) or an</i></td></tr>
<tr><th id="167">167</th><td><i> * Athlon.</i></td></tr>
<tr><th id="168">168</th><td><i> *</i></td></tr>
<tr><th id="169">169</th><td><i> * All processors since the Pentium III and the Athlon 4 have SSE support, so</i></td></tr>
<tr><th id="170">170</th><td><i> * we use that to detect. That leaves the original Athlon, Pentium Pro and</i></td></tr>
<tr><th id="171">171</th><td><i> * Pentium II.</i></td></tr>
<tr><th id="172">172</th><td><i> */</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#  if defined(_M_IX86)</u></td></tr>
<tr><th id="175">175</th><td><u>#    define Q_PROCESSOR_X86     (_M_IX86/100)</u></td></tr>
<tr><th id="176">176</th><td><u>#  elif defined(__i686__) || defined(__athlon__) || defined(__SSE__) || defined(__pentiumpro__)</u></td></tr>
<tr><th id="177">177</th><td><u>#    define Q_PROCESSOR_X86     6</u></td></tr>
<tr><th id="178">178</th><td><u>#  elif defined(__i586__) || defined(__k6__) || defined(__pentium__)</u></td></tr>
<tr><th id="179">179</th><td><u>#    define Q_PROCESSOR_X86     5</u></td></tr>
<tr><th id="180">180</th><td><u>#  elif defined(__i486__) || defined(__80486__)</u></td></tr>
<tr><th id="181">181</th><td><u>#    define Q_PROCESSOR_X86     4</u></td></tr>
<tr><th id="182">182</th><td><u>#  else</u></td></tr>
<tr><th id="183">183</th><td><u>#    define Q_PROCESSOR_X86     3</u></td></tr>
<tr><th id="184">184</th><td><u>#  endif</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#<span data-ppcond="54">elif</span> defined(<span class="macro" data-ref="_M/__x86_64">__x86_64</span>) || defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>) || defined(<span class="macro" data-ref="_M/__amd64">__amd64</span>) || defined(<span class="macro" data-ref="_M/_M_X64">_M_X64</span>)</u></td></tr>
<tr><th id="187">187</th><td><u>#  define <dfn class="macro" id="_M/Q_PROCESSOR_X86" data-ref="_M/Q_PROCESSOR_X86">Q_PROCESSOR_X86</dfn>       6</u></td></tr>
<tr><th id="188">188</th><td><u>#  define <dfn class="macro" id="_M/Q_PROCESSOR_X86_64" data-ref="_M/Q_PROCESSOR_X86_64">Q_PROCESSOR_X86_64</dfn></u></td></tr>
<tr><th id="189">189</th><td><u>#  define <dfn class="macro" id="_M/Q_BYTE_ORDER" data-ref="_M/Q_BYTE_ORDER">Q_BYTE_ORDER</dfn> Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="190">190</th><td><u>#  define <dfn class="macro" id="_M/Q_PROCESSOR_WORDSIZE" data-ref="_M/Q_PROCESSOR_WORDSIZE">Q_PROCESSOR_WORDSIZE</dfn>   8</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/*</i></td></tr>
<tr><th id="193">193</th><td><i>    Itanium (IA-64) family, no revisions or variants</i></td></tr>
<tr><th id="194">194</th><td><i></i></td></tr>
<tr><th id="195">195</th><td><i>    Itanium is bi-endian, use endianness auto-detection implemented below.</i></td></tr>
<tr><th id="196">196</th><td><i>*/</i></td></tr>
<tr><th id="197">197</th><td><u>#<span data-ppcond="54">elif</span> defined(__ia64) || defined(__ia64__) || defined(_M_IA64)</u></td></tr>
<tr><th id="198">198</th><td><u>#  define Q_PROCESSOR_IA64</u></td></tr>
<tr><th id="199">199</th><td><u>#  define Q_PROCESSOR_WORDSIZE   8</u></td></tr>
<tr><th id="200">200</th><td><i>// Q_BYTE_ORDER not defined, use endianness auto-detection</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/*</i></td></tr>
<tr><th id="203">203</th><td><i>    LoongArch family, known variants: 32- and 64-bit</i></td></tr>
<tr><th id="204">204</th><td><i></i></td></tr>
<tr><th id="205">205</th><td><i>    LoongArch is little-endian.</i></td></tr>
<tr><th id="206">206</th><td><i>*/</i></td></tr>
<tr><th id="207">207</th><td><u>#elif defined(__loongarch__)</u></td></tr>
<tr><th id="208">208</th><td><u>#  define Q_PROCESSOR_LOONGARCH</u></td></tr>
<tr><th id="209">209</th><td><u>#  if __loongarch_grlen == 64</u></td></tr>
<tr><th id="210">210</th><td><u>#    define Q_PROCESSOR_LOONGARCH_64</u></td></tr>
<tr><th id="211">211</th><td><u>#  else</u></td></tr>
<tr><th id="212">212</th><td><u>#    define Q_PROCESSOR_LOONGARCH_32</u></td></tr>
<tr><th id="213">213</th><td><u>#  endif</u></td></tr>
<tr><th id="214">214</th><td><u>#  define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/*</i></td></tr>
<tr><th id="217">217</th><td><i>    Motorola 68000 family, no revisions or variants</i></td></tr>
<tr><th id="218">218</th><td><i></i></td></tr>
<tr><th id="219">219</th><td><i>    M68K is big-endian.</i></td></tr>
<tr><th id="220">220</th><td><i>*/</i></td></tr>
<tr><th id="221">221</th><td><u>#elif defined(__m68k__)</u></td></tr>
<tr><th id="222">222</th><td><u>#  define Q_PROCESSOR_M68K</u></td></tr>
<tr><th id="223">223</th><td><u>#  define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/*</i></td></tr>
<tr><th id="226">226</th><td><i>    MIPS family, known revisions: I, II, III, IV, 32, 64</i></td></tr>
<tr><th id="227">227</th><td><i></i></td></tr>
<tr><th id="228">228</th><td><i>    MIPS is bi-endian, use endianness auto-detection implemented below.</i></td></tr>
<tr><th id="229">229</th><td><i>*/</i></td></tr>
<tr><th id="230">230</th><td><u>#elif defined(__mips) || defined(__mips__) || defined(_M_MRX000)</u></td></tr>
<tr><th id="231">231</th><td><u>#  define Q_PROCESSOR_MIPS</u></td></tr>
<tr><th id="232">232</th><td><u>#  if defined(_MIPS_ARCH_MIPS1) || (defined(__mips) &amp;&amp; __mips - 0 &gt;= 1)</u></td></tr>
<tr><th id="233">233</th><td><u>#    define Q_PROCESSOR_MIPS_I</u></td></tr>
<tr><th id="234">234</th><td><u>#  endif</u></td></tr>
<tr><th id="235">235</th><td><u>#  if defined(_MIPS_ARCH_MIPS2) || (defined(__mips) &amp;&amp; __mips - 0 &gt;= 2)</u></td></tr>
<tr><th id="236">236</th><td><u>#    define Q_PROCESSOR_MIPS_II</u></td></tr>
<tr><th id="237">237</th><td><u>#  endif</u></td></tr>
<tr><th id="238">238</th><td><u>#  if defined(_MIPS_ARCH_MIPS3) || (defined(__mips) &amp;&amp; __mips - 0 &gt;= 3)</u></td></tr>
<tr><th id="239">239</th><td><u>#    define Q_PROCESSOR_MIPS_III</u></td></tr>
<tr><th id="240">240</th><td><u>#  endif</u></td></tr>
<tr><th id="241">241</th><td><u>#  if defined(_MIPS_ARCH_MIPS4) || (defined(__mips) &amp;&amp; __mips - 0 &gt;= 4)</u></td></tr>
<tr><th id="242">242</th><td><u>#    define Q_PROCESSOR_MIPS_IV</u></td></tr>
<tr><th id="243">243</th><td><u>#  endif</u></td></tr>
<tr><th id="244">244</th><td><u>#  if defined(_MIPS_ARCH_MIPS5) || (defined(__mips) &amp;&amp; __mips - 0 &gt;= 5)</u></td></tr>
<tr><th id="245">245</th><td><u>#    define Q_PROCESSOR_MIPS_V</u></td></tr>
<tr><th id="246">246</th><td><u>#  endif</u></td></tr>
<tr><th id="247">247</th><td><u>#  if defined(_MIPS_ARCH_MIPS32) || defined(__mips32) || (defined(__mips) &amp;&amp; __mips - 0 &gt;= 32)</u></td></tr>
<tr><th id="248">248</th><td><u>#    define Q_PROCESSOR_MIPS_32</u></td></tr>
<tr><th id="249">249</th><td><u>#  endif</u></td></tr>
<tr><th id="250">250</th><td><u>#  if defined(_MIPS_ARCH_MIPS64) || defined(__mips64)</u></td></tr>
<tr><th id="251">251</th><td><u>#    define Q_PROCESSOR_MIPS_64</u></td></tr>
<tr><th id="252">252</th><td><u>#    define Q_PROCESSOR_WORDSIZE 8</u></td></tr>
<tr><th id="253">253</th><td><u>#  endif</u></td></tr>
<tr><th id="254">254</th><td><u>#  if defined(__MIPSEL__)</u></td></tr>
<tr><th id="255">255</th><td><u>#    define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="256">256</th><td><u>#  elif defined(__MIPSEB__)</u></td></tr>
<tr><th id="257">257</th><td><u>#    define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="258">258</th><td><u>#  else</u></td></tr>
<tr><th id="259">259</th><td><i>// Q_BYTE_ORDER not defined, use endianness auto-detection</i></td></tr>
<tr><th id="260">260</th><td><u>#  endif</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/*</i></td></tr>
<tr><th id="263">263</th><td><i>    Power family, known variants: 32- and 64-bit</i></td></tr>
<tr><th id="264">264</th><td><i></i></td></tr>
<tr><th id="265">265</th><td><i>    There are many more known variants/revisions that we do not handle/detect.</i></td></tr>
<tr><th id="266">266</th><td><i>    See <a href="http://en.wikipedia.org/wiki/Power_Architecture">http://en.wikipedia.org/wiki/Power_Architecture</a></i></td></tr>
<tr><th id="267">267</th><td><i>    and <a href="http://en.wikipedia.org/wiki/File:PowerISA-evolution.svg">http://en.wikipedia.org/wiki/File:PowerISA-evolution.svg</a></i></td></tr>
<tr><th id="268">268</th><td><i></i></td></tr>
<tr><th id="269">269</th><td><i>    Power is bi-endian, use endianness auto-detection implemented below.</i></td></tr>
<tr><th id="270">270</th><td><i>*/</i></td></tr>
<tr><th id="271">271</th><td><u>#elif defined(__ppc__) || defined(__ppc) || defined(__powerpc__) \</u></td></tr>
<tr><th id="272">272</th><td><u>      || defined(_ARCH_COM) || defined(_ARCH_PWR) || defined(_ARCH_PPC)  \</u></td></tr>
<tr><th id="273">273</th><td><u>      || defined(_M_MPPC) || defined(_M_PPC)</u></td></tr>
<tr><th id="274">274</th><td><u>#  define Q_PROCESSOR_POWER</u></td></tr>
<tr><th id="275">275</th><td><u>#  if defined(__ppc64__) || defined(__powerpc64__) || defined(__64BIT__)</u></td></tr>
<tr><th id="276">276</th><td><u>#    define Q_PROCESSOR_POWER_64</u></td></tr>
<tr><th id="277">277</th><td><u>#    define Q_PROCESSOR_WORDSIZE 8</u></td></tr>
<tr><th id="278">278</th><td><u>#  else</u></td></tr>
<tr><th id="279">279</th><td><u>#    define Q_PROCESSOR_POWER_32</u></td></tr>
<tr><th id="280">280</th><td><u>#  endif</u></td></tr>
<tr><th id="281">281</th><td><i>// Q_BYTE_ORDER not defined, use endianness auto-detection</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>/*</i></td></tr>
<tr><th id="284">284</th><td><i>    RISC-V family, known variants: 32- and 64-bit</i></td></tr>
<tr><th id="285">285</th><td><i></i></td></tr>
<tr><th id="286">286</th><td><i>    RISC-V is little-endian.</i></td></tr>
<tr><th id="287">287</th><td><i>*/</i></td></tr>
<tr><th id="288">288</th><td><u>#elif defined(__riscv)</u></td></tr>
<tr><th id="289">289</th><td><u>#  define Q_PROCESSOR_RISCV</u></td></tr>
<tr><th id="290">290</th><td><u>#  if __riscv_xlen == 64</u></td></tr>
<tr><th id="291">291</th><td><u>#    define Q_PROCESSOR_RISCV_64</u></td></tr>
<tr><th id="292">292</th><td><u>#  else</u></td></tr>
<tr><th id="293">293</th><td><u>#    define Q_PROCESSOR_RISCV_32</u></td></tr>
<tr><th id="294">294</th><td><u>#  endif</u></td></tr>
<tr><th id="295">295</th><td><u>#  define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/*</i></td></tr>
<tr><th id="298">298</th><td><i>    S390 family, known variant: S390X (64-bit)</i></td></tr>
<tr><th id="299">299</th><td><i></i></td></tr>
<tr><th id="300">300</th><td><i>    S390 is big-endian.</i></td></tr>
<tr><th id="301">301</th><td><i>*/</i></td></tr>
<tr><th id="302">302</th><td><u>#elif defined(__s390__)</u></td></tr>
<tr><th id="303">303</th><td><u>#  define Q_PROCESSOR_S390</u></td></tr>
<tr><th id="304">304</th><td><u>#  if defined(__s390x__)</u></td></tr>
<tr><th id="305">305</th><td><u>#    define Q_PROCESSOR_S390_X</u></td></tr>
<tr><th id="306">306</th><td><u>#  endif</u></td></tr>
<tr><th id="307">307</th><td><u>#  define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i>/*</i></td></tr>
<tr><th id="310">310</th><td><i>    SuperH family, optional revision: SH-4A</i></td></tr>
<tr><th id="311">311</th><td><i></i></td></tr>
<tr><th id="312">312</th><td><i>    SuperH is bi-endian, use endianness auto-detection implemented below.</i></td></tr>
<tr><th id="313">313</th><td><i>*/</i></td></tr>
<tr><th id="314">314</th><td><i>// #elif defined(__sh__)</i></td></tr>
<tr><th id="315">315</th><td><i>// #  define Q_PROCESSOR_SH</i></td></tr>
<tr><th id="316">316</th><td><i>// #  if defined(__sh4a__)</i></td></tr>
<tr><th id="317">317</th><td><i>// #    define Q_PROCESSOR_SH_4A</i></td></tr>
<tr><th id="318">318</th><td><i>// #  endif</i></td></tr>
<tr><th id="319">319</th><td><i>// Q_BYTE_ORDER not defined, use endianness auto-detection</i></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/*</i></td></tr>
<tr><th id="322">322</th><td><i>    SPARC family, optional revision: V9</i></td></tr>
<tr><th id="323">323</th><td><i></i></td></tr>
<tr><th id="324">324</th><td><i>    SPARC is big-endian only prior to V9, while V9 is bi-endian with big-endian</i></td></tr>
<tr><th id="325">325</th><td><i>    as the default byte order. Assume all SPARC systems are big-endian.</i></td></tr>
<tr><th id="326">326</th><td><i>*/</i></td></tr>
<tr><th id="327">327</th><td><u>#elif defined(__sparc__)</u></td></tr>
<tr><th id="328">328</th><td><u>#  define Q_PROCESSOR_SPARC</u></td></tr>
<tr><th id="329">329</th><td><u>#  if defined(__sparc_v9__) || defined(__sparcv9)</u></td></tr>
<tr><th id="330">330</th><td><u>#    define Q_PROCESSOR_SPARC_V9</u></td></tr>
<tr><th id="331">331</th><td><u>#  endif</u></td></tr>
<tr><th id="332">332</th><td><u>#  if defined(__sparc64__)</u></td></tr>
<tr><th id="333">333</th><td><u>#    define Q_PROCESSOR_SPARC_64</u></td></tr>
<tr><th id="334">334</th><td><u>#  endif</u></td></tr>
<tr><th id="335">335</th><td><u>#  define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>// -- Web Assembly --</i></td></tr>
<tr><th id="338">338</th><td><u>#elif defined(__EMSCRIPTEN__)</u></td></tr>
<tr><th id="339">339</th><td><u>#  define Q_PROCESSOR_WASM</u></td></tr>
<tr><th id="340">340</th><td><u>#  define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="341">341</th><td><u>#  define Q_PROCESSOR_WORDSIZE 8</u></td></tr>
<tr><th id="342">342</th><td><u>#ifdef QT_COMPILER_SUPPORTS_SSE2</u></td></tr>
<tr><th id="343">343</th><td><u>#  define Q_PROCESSOR_X86 6   // enables SIMD support</u></td></tr>
<tr><th id="344">344</th><td><u># define Q_PROCESSOR_X86_64 // wasm64</u></td></tr>
<tr><th id="345">345</th><td><u>#  define Q_PROCESSOR_WASM_64</u></td></tr>
<tr><th id="346">346</th><td><u>#endif</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#<span data-ppcond="54">endif</span></u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/*</i></td></tr>
<tr><th id="351">351</th><td><i>  NOTE:</i></td></tr>
<tr><th id="352">352</th><td><i>  GCC 4.6 added __BYTE_ORDER__, __ORDER_BIG_ENDIAN__, __ORDER_LITTLE_ENDIAN__</i></td></tr>
<tr><th id="353">353</th><td><i>  and __ORDER_PDP_ENDIAN__ in SVN r165881. If you are using GCC 4.6 or newer,</i></td></tr>
<tr><th id="354">354</th><td><i>  this code will properly detect your target byte order; if you are not, and</i></td></tr>
<tr><th id="355">355</th><td><i>  the __LITTLE_ENDIAN__ or __BIG_ENDIAN__ macros are not defined, then this</i></td></tr>
<tr><th id="356">356</th><td><i>  code will fail to detect the target byte order.</i></td></tr>
<tr><th id="357">357</th><td><i>*/</i></td></tr>
<tr><th id="358">358</th><td><i>// Some processors support either endian format, try to detect which we are using.</i></td></tr>
<tr><th id="359">359</th><td><u>#<span data-ppcond="359">if</span> !defined(<a class="macro" href="#189" data-ref="_M/Q_BYTE_ORDER">Q_BYTE_ORDER</a>)</u></td></tr>
<tr><th id="360">360</th><td><u>#  if defined(__BYTE_ORDER__) &amp;&amp; (__BYTE_ORDER__ == Q_BIG_ENDIAN || __BYTE_ORDER__ == Q_LITTLE_ENDIAN)</u></td></tr>
<tr><th id="361">361</th><td><i>// Reuse __BYTE_ORDER__ as-is, since our Q_*_ENDIAN #defines match the preprocessor defaults</i></td></tr>
<tr><th id="362">362</th><td><u>#    define Q_BYTE_ORDER __BYTE_ORDER__</u></td></tr>
<tr><th id="363">363</th><td><u>#  elif defined(__BIG_ENDIAN__) || defined(_big_endian__) || defined(_BIG_ENDIAN)</u></td></tr>
<tr><th id="364">364</th><td><u>#    define Q_BYTE_ORDER Q_BIG_ENDIAN</u></td></tr>
<tr><th id="365">365</th><td><u>#  elif defined(__LITTLE_ENDIAN__) || defined(_little_endian__) || defined(_LITTLE_ENDIAN)</u></td></tr>
<tr><th id="366">366</th><td><u>#    define Q_BYTE_ORDER Q_LITTLE_ENDIAN</u></td></tr>
<tr><th id="367">367</th><td><u>#  else</u></td></tr>
<tr><th id="368">368</th><td><u>#    error "Unable to determine byte order!"</u></td></tr>
<tr><th id="369">369</th><td><u>#  endif</u></td></tr>
<tr><th id="370">370</th><td><u>#<span data-ppcond="359">endif</span></u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/*</i></td></tr>
<tr><th id="373">373</th><td><i>   Size of a pointer and the machine register size. We detect a 64-bit system by:</i></td></tr>
<tr><th id="374">374</th><td><i>   * GCC and compatible compilers (Clang, ICC on OS X and Windows) always define</i></td></tr>
<tr><th id="375">375</th><td><i>     __SIZEOF_POINTER__. This catches all known cases of ILP32 builds on 64-bit</i></td></tr>
<tr><th id="376">376</th><td><i>     processors.</i></td></tr>
<tr><th id="377">377</th><td><i>   * Most other Unix compilers define __LP64__ or _LP64 on 64-bit mode</i></td></tr>
<tr><th id="378">378</th><td><i>     (Long and Pointer 64-bit)</i></td></tr>
<tr><th id="379">379</th><td><i>   * If Q_PROCESSOR_WORDSIZE was defined above, it's assumed to match the pointer</i></td></tr>
<tr><th id="380">380</th><td><i>     size.</i></td></tr>
<tr><th id="381">381</th><td><i>   Otherwise, we assume to be 32-bit and then check in qglobal.cpp that it is right.</i></td></tr>
<tr><th id="382">382</th><td><i>*/</i></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#<span data-ppcond="384">if</span> defined <span class="macro" data-ref="_M/__SIZEOF_POINTER__">__SIZEOF_POINTER__</span></u></td></tr>
<tr><th id="385">385</th><td><u>#  define <dfn class="macro" id="_M/QT_POINTER_SIZE" data-ref="_M/QT_POINTER_SIZE">QT_POINTER_SIZE</dfn>           __SIZEOF_POINTER__</u></td></tr>
<tr><th id="386">386</th><td><u>#<span data-ppcond="384">elif</span> defined(__LP64__) || defined(_LP64)</u></td></tr>
<tr><th id="387">387</th><td><u>#  define QT_POINTER_SIZE           8</u></td></tr>
<tr><th id="388">388</th><td><u>#elif defined(Q_PROCESSOR_WORDSIZE)</u></td></tr>
<tr><th id="389">389</th><td><u>#  define QT_POINTER_SIZE           Q_PROCESSOR_WORDSIZE</u></td></tr>
<tr><th id="390">390</th><td><u>#else</u></td></tr>
<tr><th id="391">391</th><td><u>#  define QT_POINTER_SIZE           4</u></td></tr>
<tr><th id="392">392</th><td><u>#<span data-ppcond="384">endif</span></u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i>/*</i></td></tr>
<tr><th id="395">395</th><td><i>   Define Q_PROCESSOR_WORDSIZE to be the size of the machine's word (usually,</i></td></tr>
<tr><th id="396">396</th><td><i>   the size of the register). On some architectures where a pointer could be</i></td></tr>
<tr><th id="397">397</th><td><i>   smaller than the register, the macro is defined above.</i></td></tr>
<tr><th id="398">398</th><td><i></i></td></tr>
<tr><th id="399">399</th><td><i>   Falls back to QT_POINTER_SIZE if not set explicitly for the platform.</i></td></tr>
<tr><th id="400">400</th><td><i>*/</i></td></tr>
<tr><th id="401">401</th><td><u>#<span data-ppcond="401">ifndef</span> <a class="macro" href="#190" data-ref="_M/Q_PROCESSOR_WORDSIZE">Q_PROCESSOR_WORDSIZE</a></u></td></tr>
<tr><th id="402">402</th><td><u>#  define Q_PROCESSOR_WORDSIZE        QT_POINTER_SIZE</u></td></tr>
<tr><th id="403">403</th><td><u>#<span data-ppcond="401">endif</span></u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><u>#<span data-ppcond="12">endif</span> // QPROCESSORDETECTION_H</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../build/qmake/CMakeFiles/qmake.dir/cmake_pch.hxx.cxx.html'>qtbase-6.5.0/build/qmake/CMakeFiles/qmake.dir/cmake_pch.hxx.cxx</a><br/>Generated on <em>2024-Jun-13</em> from project qtbase-6.5.0 revision <em>6.5.0</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
