set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_4/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_5/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_top_i/v2nfc_7/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS]

set_property IDELAY_VALUE 13 [get_cells sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 13 [get_cells sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 13 [get_cells sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 13 [get_cells sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 17 [get_cells sys_top_i/v2nfc_4/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 15 [get_cells sys_top_i/v2nfc_5/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 18 [get_cells sys_top_i/v2nfc_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 16 [get_cells sys_top_i/v2nfc_7/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]

set_false_path -from [get_clocks clk_fpga_0] -to [get_pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_0] -to [get_pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_0] -to [get_pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_0] -to [get_pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_1] -to [get_pins sys_top_i/v2nfc_4/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_1] -to [get_pins sys_top_i/v2nfc_5/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_1] -to [get_pins sys_top_i/v2nfc_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]
set_false_path -from [get_clocks clk_fpga_1] -to [get_pins sys_top_i/v2nfc_7/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D]

set_property IDELAY_VALUE 0 [get_cells {sys_top_i/v2nfc_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[*].Inst_DQIDELAY}]

set_property IODELAY_GROUP BANK_4_IODELAY_GROUP [get_cells {sys_top_i/v2nfc_4/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[*].Inst_DQIDELAY}]
set_property IODELAY_GROUP BANK_4_IODELAY_GROUP [get_cells {sys_top_i/v2nfc_5/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[*].Inst_DQIDELAY}]
set_property IODELAY_GROUP BANK_6_IODELAY_GROUP [get_cells {sys_top_i/v2nfc_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[*].Inst_DQIDELAY}]
set_property IODELAY_GROUP BANK_7_IODELAY_GROUP [get_cells {sys_top_i/v2nfc_7/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[*].Inst_DQIDELAY}]

create_clock -period 10.000 -name pcie_ref_clk -waveform {0.000 5.000} [get_ports pcie_ref_clk_clk_p]

set_false_path -through [get_ports pcie_perst_n]

#set_false_path -from [get_clocks *userclk2] -to [get_clocks clk_fpga_0]
set_false_path -from [get_clocks clk_fpga_2] -to [get_clocks *userclk2]
set_false_path -from [get_clocks *userclk2] -to [get_clocks clk_fpga_2]
#set_false_path -from [get_clocks clk_fpga_3] -to [get_clocks *userclk2]
set_false_path -from [get_clocks *userclk2] -to [get_clocks clk_fpga_3]
set_false_path -from [get_clocks clk_125mhz_mux_x0y0] -to [get_clocks clk_fpga_2]
##set_false_path -from [get_clocks clk_fpga_2] -to [get_clocks clk_125mhz_mux_x0y0]
set_false_path -from [get_clocks clk_250mhz_mux_x0y0] -to [get_clocks clk_fpga_2]
##set_false_path -from [get_clocks clk_fpga_2] -to [get_clocks clk_250mhz_mux_x0y0]
set_false_path -from [get_clocks clk_fpga_3] -to [get_clocks clk_fpga_2]
set_false_path -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_3]


set_property INTERNAL_VREF 0.9 [get_iobanks 11]
set_property INTERNAL_VREF 0.9 [get_iobanks 12]
set_property INTERNAL_VREF 0.9 [get_iobanks 13]
set_property INTERNAL_VREF 0.9 [get_iobanks 33]
set_property INTERNAL_VREF 0.9 [get_iobanks 34]
set_property INTERNAL_VREF 0.9 [get_iobanks 35]
connect_debug_port u_ila_0/clk [get_nets [list u_ila_0_iClock]]
connect_debug_port u_ila_1/clk [get_nets [list u_ila_0_iClock]]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_iClock]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list sys_top_i/t4nfc_hlper_3/iClock]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 336 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {sys_top_i/t4nfc_hlper_3/D_ARADDR[0]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[1]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[2]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[3]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[4]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[5]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[6]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[7]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[8]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[9]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[10]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[11]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[12]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[13]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[14]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[15]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[16]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[17]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[18]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[19]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[20]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[21]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[22]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[23]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[24]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[25]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[26]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[27]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[28]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[29]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[30]} {sys_top_i/t4nfc_hlper_3/D_ARADDR[31]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[0]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[1]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[2]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[3]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[4]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[5]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[6]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[7]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[8]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[9]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[10]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[11]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[12]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[13]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[14]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[15]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[16]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[17]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[18]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[19]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[20]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[21]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[22]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[23]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[24]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[25]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[26]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[27]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[28]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[29]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[30]} {sys_top_i/t4nfc_hlper_3/D_AWADDR[31]} {sys_top_i/t4nfc_hlper_3/D_RDATA[0]} {sys_top_i/t4nfc_hlper_3/D_RDATA[1]} {sys_top_i/t4nfc_hlper_3/D_RDATA[2]} {sys_top_i/t4nfc_hlper_3/D_RDATA[3]} {sys_top_i/t4nfc_hlper_3/D_RDATA[4]} {sys_top_i/t4nfc_hlper_3/D_RDATA[5]} {sys_top_i/t4nfc_hlper_3/D_RDATA[6]} {sys_top_i/t4nfc_hlper_3/D_RDATA[7]} {sys_top_i/t4nfc_hlper_3/D_RDATA[8]} {sys_top_i/t4nfc_hlper_3/D_RDATA[9]} {sys_top_i/t4nfc_hlper_3/D_RDATA[10]} {sys_top_i/t4nfc_hlper_3/D_RDATA[11]} {sys_top_i/t4nfc_hlper_3/D_RDATA[12]} {sys_top_i/t4nfc_hlper_3/D_RDATA[13]} {sys_top_i/t4nfc_hlper_3/D_RDATA[14]} {sys_top_i/t4nfc_hlper_3/D_RDATA[15]} {sys_top_i/t4nfc_hlper_3/D_RDATA[16]} {sys_top_i/t4nfc_hlper_3/D_RDATA[17]} {sys_top_i/t4nfc_hlper_3/D_RDATA[18]} {sys_top_i/t4nfc_hlper_3/D_RDATA[19]} {sys_top_i/t4nfc_hlper_3/D_RDATA[20]} {sys_top_i/t4nfc_hlper_3/D_RDATA[21]} {sys_top_i/t4nfc_hlper_3/D_RDATA[22]} {sys_top_i/t4nfc_hlper_3/D_RDATA[23]} {sys_top_i/t4nfc_hlper_3/D_RDATA[24]} {sys_top_i/t4nfc_hlper_3/D_RDATA[25]} {sys_top_i/t4nfc_hlper_3/D_RDATA[26]} {sys_top_i/t4nfc_hlper_3/D_RDATA[27]} {sys_top_i/t4nfc_hlper_3/D_RDATA[28]} {sys_top_i/t4nfc_hlper_3/D_RDATA[29]} {sys_top_i/t4nfc_hlper_3/D_RDATA[30]} {sys_top_i/t4nfc_hlper_3/D_RDATA[31]} {sys_top_i/t4nfc_hlper_3/D_WDATA[0]} {sys_top_i/t4nfc_hlper_3/D_WDATA[1]} {sys_top_i/t4nfc_hlper_3/D_WDATA[2]} {sys_top_i/t4nfc_hlper_3/D_WDATA[3]} {sys_top_i/t4nfc_hlper_3/D_WDATA[4]} {sys_top_i/t4nfc_hlper_3/D_WDATA[5]} {sys_top_i/t4nfc_hlper_3/D_WDATA[6]} {sys_top_i/t4nfc_hlper_3/D_WDATA[7]} {sys_top_i/t4nfc_hlper_3/D_WDATA[8]} {sys_top_i/t4nfc_hlper_3/D_WDATA[9]} {sys_top_i/t4nfc_hlper_3/D_WDATA[10]} {sys_top_i/t4nfc_hlper_3/D_WDATA[11]} {sys_top_i/t4nfc_hlper_3/D_WDATA[12]} {sys_top_i/t4nfc_hlper_3/D_WDATA[13]} {sys_top_i/t4nfc_hlper_3/D_WDATA[14]} {sys_top_i/t4nfc_hlper_3/D_WDATA[15]} {sys_top_i/t4nfc_hlper_3/D_WDATA[16]} {sys_top_i/t4nfc_hlper_3/D_WDATA[17]} {sys_top_i/t4nfc_hlper_3/D_WDATA[18]} {sys_top_i/t4nfc_hlper_3/D_WDATA[19]} {sys_top_i/t4nfc_hlper_3/D_WDATA[20]} {sys_top_i/t4nfc_hlper_3/D_WDATA[21]} {sys_top_i/t4nfc_hlper_3/D_WDATA[22]} {sys_top_i/t4nfc_hlper_3/D_WDATA[23]} {sys_top_i/t4nfc_hlper_3/D_WDATA[24]} {sys_top_i/t4nfc_hlper_3/D_WDATA[25]} {sys_top_i/t4nfc_hlper_3/D_WDATA[26]} {sys_top_i/t4nfc_hlper_3/D_WDATA[27]} {sys_top_i/t4nfc_hlper_3/D_WDATA[28]} {sys_top_i/t4nfc_hlper_3/D_WDATA[29]} {sys_top_i/t4nfc_hlper_3/D_WDATA[30]} {sys_top_i/t4nfc_hlper_3/D_WDATA[31]} {sys_top_i/t4nfc_hlper_3/iReadData[0]} {sys_top_i/t4nfc_hlper_3/iReadData[1]} {sys_top_i/t4nfc_hlper_3/iReadData[2]} {sys_top_i/t4nfc_hlper_3/iReadData[3]} {sys_top_i/t4nfc_hlper_3/iReadData[4]} {sys_top_i/t4nfc_hlper_3/iReadData[5]} {sys_top_i/t4nfc_hlper_3/iReadData[6]} {sys_top_i/t4nfc_hlper_3/iReadData[7]} {sys_top_i/t4nfc_hlper_3/iReadData[8]} {sys_top_i/t4nfc_hlper_3/iReadData[9]} {sys_top_i/t4nfc_hlper_3/iReadData[10]} {sys_top_i/t4nfc_hlper_3/iReadData[11]} {sys_top_i/t4nfc_hlper_3/iReadData[12]} {sys_top_i/t4nfc_hlper_3/iReadData[13]} {sys_top_i/t4nfc_hlper_3/iReadData[14]} {sys_top_i/t4nfc_hlper_3/iReadData[15]} {sys_top_i/t4nfc_hlper_3/iReadData[16]} {sys_top_i/t4nfc_hlper_3/iReadData[17]} {sys_top_i/t4nfc_hlper_3/iReadData[18]} {sys_top_i/t4nfc_hlper_3/iReadData[19]} {sys_top_i/t4nfc_hlper_3/iReadData[20]} {sys_top_i/t4nfc_hlper_3/iReadData[21]} {sys_top_i/t4nfc_hlper_3/iReadData[22]} {sys_top_i/t4nfc_hlper_3/iReadData[23]} {sys_top_i/t4nfc_hlper_3/iReadData[24]} {sys_top_i/t4nfc_hlper_3/iReadData[25]} {sys_top_i/t4nfc_hlper_3/iReadData[26]} {sys_top_i/t4nfc_hlper_3/iReadData[27]} {sys_top_i/t4nfc_hlper_3/iReadData[28]} {sys_top_i/t4nfc_hlper_3/iReadData[29]} {sys_top_i/t4nfc_hlper_3/iReadData[30]} {sys_top_i/t4nfc_hlper_3/iReadData[31]} {sys_top_i/t4nfc_hlper_3/oAddress[0]} {sys_top_i/t4nfc_hlper_3/oAddress[1]} {sys_top_i/t4nfc_hlper_3/oAddress[2]} {sys_top_i/t4nfc_hlper_3/oAddress[3]} {sys_top_i/t4nfc_hlper_3/oAddress[4]} {sys_top_i/t4nfc_hlper_3/oAddress[5]} {sys_top_i/t4nfc_hlper_3/oAddress[6]} {sys_top_i/t4nfc_hlper_3/oAddress[7]} {sys_top_i/t4nfc_hlper_3/oAddress[8]} {sys_top_i/t4nfc_hlper_3/oAddress[9]} {sys_top_i/t4nfc_hlper_3/oAddress[10]} {sys_top_i/t4nfc_hlper_3/oAddress[11]} {sys_top_i/t4nfc_hlper_3/oAddress[12]} {sys_top_i/t4nfc_hlper_3/oAddress[13]} {sys_top_i/t4nfc_hlper_3/oAddress[14]} {sys_top_i/t4nfc_hlper_3/oAddress[15]} {sys_top_i/t4nfc_hlper_3/oAddress[16]} {sys_top_i/t4nfc_hlper_3/oAddress[17]} {sys_top_i/t4nfc_hlper_3/oAddress[18]} {sys_top_i/t4nfc_hlper_3/oAddress[19]} {sys_top_i/t4nfc_hlper_3/oAddress[20]} {sys_top_i/t4nfc_hlper_3/oAddress[21]} {sys_top_i/t4nfc_hlper_3/oAddress[22]} {sys_top_i/t4nfc_hlper_3/oAddress[23]} {sys_top_i/t4nfc_hlper_3/oAddress[24]} {sys_top_i/t4nfc_hlper_3/oAddress[25]} {sys_top_i/t4nfc_hlper_3/oAddress[26]} {sys_top_i/t4nfc_hlper_3/oAddress[27]} {sys_top_i/t4nfc_hlper_3/oAddress[28]} {sys_top_i/t4nfc_hlper_3/oAddress[29]} {sys_top_i/t4nfc_hlper_3/oAddress[30]} {sys_top_i/t4nfc_hlper_3/oAddress[31]} {sys_top_i/t4nfc_hlper_3/oLength[0]} {sys_top_i/t4nfc_hlper_3/oLength[1]} {sys_top_i/t4nfc_hlper_3/oLength[2]} {sys_top_i/t4nfc_hlper_3/oLength[3]} {sys_top_i/t4nfc_hlper_3/oLength[4]} {sys_top_i/t4nfc_hlper_3/oLength[5]} {sys_top_i/t4nfc_hlper_3/oLength[6]} {sys_top_i/t4nfc_hlper_3/oLength[7]} {sys_top_i/t4nfc_hlper_3/oLength[8]} {sys_top_i/t4nfc_hlper_3/oLength[9]} {sys_top_i/t4nfc_hlper_3/oLength[10]} {sys_top_i/t4nfc_hlper_3/oLength[11]} {sys_top_i/t4nfc_hlper_3/oLength[12]} {sys_top_i/t4nfc_hlper_3/oLength[13]} {sys_top_i/t4nfc_hlper_3/oLength[14]} {sys_top_i/t4nfc_hlper_3/oLength[15]} {sys_top_i/t4nfc_hlper_3/oOpcode[0]} {sys_top_i/t4nfc_hlper_3/oOpcode[1]} {sys_top_i/t4nfc_hlper_3/oOpcode[2]} {sys_top_i/t4nfc_hlper_3/oOpcode[3]} {sys_top_i/t4nfc_hlper_3/oOpcode[4]} {sys_top_i/t4nfc_hlper_3/oOpcode[5]} {sys_top_i/t4nfc_hlper_3/iROMRData[0]} {sys_top_i/t4nfc_hlper_3/iROMRData[1]} {sys_top_i/t4nfc_hlper_3/iROMRData[2]} {sys_top_i/t4nfc_hlper_3/iROMRData[3]} {sys_top_i/t4nfc_hlper_3/iROMRData[4]} {sys_top_i/t4nfc_hlper_3/iROMRData[5]} {sys_top_i/t4nfc_hlper_3/iROMRData[6]} {sys_top_i/t4nfc_hlper_3/iROMRData[7]} {sys_top_i/t4nfc_hlper_3/iROMRData[8]} {sys_top_i/t4nfc_hlper_3/iROMRData[9]} {sys_top_i/t4nfc_hlper_3/iROMRData[10]} {sys_top_i/t4nfc_hlper_3/iROMRData[11]} {sys_top_i/t4nfc_hlper_3/iROMRData[12]} {sys_top_i/t4nfc_hlper_3/iROMRData[13]} {sys_top_i/t4nfc_hlper_3/iROMRData[14]} {sys_top_i/t4nfc_hlper_3/iROMRData[15]} {sys_top_i/t4nfc_hlper_3/iROMRData[16]} {sys_top_i/t4nfc_hlper_3/iROMRData[17]} {sys_top_i/t4nfc_hlper_3/iROMRData[18]} {sys_top_i/t4nfc_hlper_3/iROMRData[19]} {sys_top_i/t4nfc_hlper_3/iROMRData[20]} {sys_top_i/t4nfc_hlper_3/iROMRData[21]} {sys_top_i/t4nfc_hlper_3/iROMRData[22]} {sys_top_i/t4nfc_hlper_3/iROMRData[23]} {sys_top_i/t4nfc_hlper_3/iROMRData[24]} {sys_top_i/t4nfc_hlper_3/iROMRData[25]} {sys_top_i/t4nfc_hlper_3/iROMRData[26]} {sys_top_i/t4nfc_hlper_3/iROMRData[27]} {sys_top_i/t4nfc_hlper_3/iROMRData[28]} {sys_top_i/t4nfc_hlper_3/iROMRData[29]} {sys_top_i/t4nfc_hlper_3/iROMRData[30]} {sys_top_i/t4nfc_hlper_3/iROMRData[31]} {sys_top_i/t4nfc_hlper_3/oROMAddr[0]} {sys_top_i/t4nfc_hlper_3/oROMAddr[1]} {sys_top_i/t4nfc_hlper_3/oROMAddr[2]} {sys_top_i/t4nfc_hlper_3/oROMAddr[3]} {sys_top_i/t4nfc_hlper_3/oROMAddr[4]} {sys_top_i/t4nfc_hlper_3/oROMAddr[5]} {sys_top_i/t4nfc_hlper_3/oROMAddr[6]} {sys_top_i/t4nfc_hlper_3/oROMAddr[7]} {sys_top_i/t4nfc_hlper_3/oROMAddr[8]} {sys_top_i/t4nfc_hlper_3/oROMAddr[9]} {sys_top_i/t4nfc_hlper_3/oROMAddr[10]} {sys_top_i/t4nfc_hlper_3/oROMAddr[11]} {sys_top_i/t4nfc_hlper_3/oROMAddr[12]} {sys_top_i/t4nfc_hlper_3/oROMAddr[13]} {sys_top_i/t4nfc_hlper_3/oROMAddr[14]} {sys_top_i/t4nfc_hlper_3/oROMAddr[15]} {sys_top_i/t4nfc_hlper_3/oROMAddr[16]} {sys_top_i/t4nfc_hlper_3/oROMAddr[17]} {sys_top_i/t4nfc_hlper_3/oROMAddr[18]} {sys_top_i/t4nfc_hlper_3/oROMAddr[19]} {sys_top_i/t4nfc_hlper_3/oROMAddr[20]} {sys_top_i/t4nfc_hlper_3/oROMAddr[21]} {sys_top_i/t4nfc_hlper_3/oROMAddr[22]} {sys_top_i/t4nfc_hlper_3/oROMAddr[23]} {sys_top_i/t4nfc_hlper_3/oROMAddr[24]} {sys_top_i/t4nfc_hlper_3/oROMAddr[25]} {sys_top_i/t4nfc_hlper_3/oROMAddr[26]} {sys_top_i/t4nfc_hlper_3/oROMAddr[27]} {sys_top_i/t4nfc_hlper_3/oROMAddr[28]} {sys_top_i/t4nfc_hlper_3/oROMAddr[29]} {sys_top_i/t4nfc_hlper_3/oROMAddr[30]} {sys_top_i/t4nfc_hlper_3/oROMAddr[31]} {sys_top_i/t4nfc_hlper_3/oSourceID[0]} {sys_top_i/t4nfc_hlper_3/oSourceID[1]} {sys_top_i/t4nfc_hlper_3/oSourceID[2]} {sys_top_i/t4nfc_hlper_3/oSourceID[3]} {sys_top_i/t4nfc_hlper_3/oSourceID[4]} {sys_top_i/t4nfc_hlper_3/oTargetID[0]} {sys_top_i/t4nfc_hlper_3/oTargetID[1]} {sys_top_i/t4nfc_hlper_3/oTargetID[2]} {sys_top_i/t4nfc_hlper_3/oWriteData[0]} {sys_top_i/t4nfc_hlper_3/oWriteData[1]} {sys_top_i/t4nfc_hlper_3/oWriteData[2]} {sys_top_i/t4nfc_hlper_3/oWriteData[3]} {sys_top_i/t4nfc_hlper_3/oWriteData[4]} {sys_top_i/t4nfc_hlper_3/oWriteData[5]} {sys_top_i/t4nfc_hlper_3/oWriteData[6]} {sys_top_i/t4nfc_hlper_3/oWriteData[7]} {sys_top_i/t4nfc_hlper_3/oWriteData[8]} {sys_top_i/t4nfc_hlper_3/oWriteData[9]} {sys_top_i/t4nfc_hlper_3/oWriteData[10]} {sys_top_i/t4nfc_hlper_3/oWriteData[11]} {sys_top_i/t4nfc_hlper_3/oWriteData[12]} {sys_top_i/t4nfc_hlper_3/oWriteData[13]} {sys_top_i/t4nfc_hlper_3/oWriteData[14]} {sys_top_i/t4nfc_hlper_3/oWriteData[15]} {sys_top_i/t4nfc_hlper_3/oWriteData[16]} {sys_top_i/t4nfc_hlper_3/oWriteData[17]} {sys_top_i/t4nfc_hlper_3/oWriteData[18]} {sys_top_i/t4nfc_hlper_3/oWriteData[19]} {sys_top_i/t4nfc_hlper_3/oWriteData[20]} {sys_top_i/t4nfc_hlper_3/oWriteData[21]} {sys_top_i/t4nfc_hlper_3/oWriteData[22]} {sys_top_i/t4nfc_hlper_3/oWriteData[23]} {sys_top_i/t4nfc_hlper_3/oWriteData[24]} {sys_top_i/t4nfc_hlper_3/oWriteData[25]} {sys_top_i/t4nfc_hlper_3/oWriteData[26]} {sys_top_i/t4nfc_hlper_3/oWriteData[27]} {sys_top_i/t4nfc_hlper_3/oWriteData[28]} {sys_top_i/t4nfc_hlper_3/oWriteData[29]} {sys_top_i/t4nfc_hlper_3/oWriteData[30]} {sys_top_i/t4nfc_hlper_3/oWriteData[31]} sys_top_i/t4nfc_hlper_3/D_ARREADY sys_top_i/t4nfc_hlper_3/D_ARVALID sys_top_i/t4nfc_hlper_3/D_AWREADY sys_top_i/t4nfc_hlper_3/D_AWVALID sys_top_i/t4nfc_hlper_3/D_BVALID sys_top_i/t4nfc_hlper_3/D_RREADY sys_top_i/t4nfc_hlper_3/D_RVALID sys_top_i/t4nfc_hlper_3/D_WLAST sys_top_i/t4nfc_hlper_3/D_WREADY sys_top_i/t4nfc_hlper_3/D_WVALID sys_top_i/t4nfc_hlper_3/iCMDReady sys_top_i/t4nfc_hlper_3/iReadValid sys_top_i/t4nfc_hlper_3/iWriteReady sys_top_i/t4nfc_hlper_3/oCMDValid sys_top_i/t4nfc_hlper_3/oReadReady sys_top_i/t4nfc_hlper_3/oWriteLast sys_top_i/t4nfc_hlper_3/oWriteValid sys_top_i/t4nfc_hlper_3/C_AWVALID]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list sys_top_i/t4nfc_hlper_0/iClock]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 389 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {sys_top_i/t4nfc_hlper_0/D_ARADDR[0]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[1]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[2]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[3]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[4]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[5]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[6]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[7]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[8]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[9]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[10]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[11]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[12]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[13]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[14]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[15]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[16]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[17]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[18]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[19]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[20]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[21]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[22]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[23]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[24]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[25]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[26]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[27]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[28]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[29]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[30]} {sys_top_i/t4nfc_hlper_0/D_ARADDR[31]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[0]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[1]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[2]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[3]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[4]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[5]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[6]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[7]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[8]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[9]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[10]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[11]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[12]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[13]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[14]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[15]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[16]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[17]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[18]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[19]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[20]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[21]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[22]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[23]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[24]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[25]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[26]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[27]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[28]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[29]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[30]} {sys_top_i/t4nfc_hlper_0/D_AWADDR[31]} {sys_top_i/t4nfc_hlper_0/D_RDATA[0]} {sys_top_i/t4nfc_hlper_0/D_RDATA[1]} {sys_top_i/t4nfc_hlper_0/D_RDATA[2]} {sys_top_i/t4nfc_hlper_0/D_RDATA[3]} {sys_top_i/t4nfc_hlper_0/D_RDATA[4]} {sys_top_i/t4nfc_hlper_0/D_RDATA[5]} {sys_top_i/t4nfc_hlper_0/D_RDATA[6]} {sys_top_i/t4nfc_hlper_0/D_RDATA[7]} {sys_top_i/t4nfc_hlper_0/D_RDATA[8]} {sys_top_i/t4nfc_hlper_0/D_RDATA[9]} {sys_top_i/t4nfc_hlper_0/D_RDATA[10]} {sys_top_i/t4nfc_hlper_0/D_RDATA[11]} {sys_top_i/t4nfc_hlper_0/D_RDATA[12]} {sys_top_i/t4nfc_hlper_0/D_RDATA[13]} {sys_top_i/t4nfc_hlper_0/D_RDATA[14]} {sys_top_i/t4nfc_hlper_0/D_RDATA[15]} {sys_top_i/t4nfc_hlper_0/D_RDATA[16]} {sys_top_i/t4nfc_hlper_0/D_RDATA[17]} {sys_top_i/t4nfc_hlper_0/D_RDATA[18]} {sys_top_i/t4nfc_hlper_0/D_RDATA[19]} {sys_top_i/t4nfc_hlper_0/D_RDATA[20]} {sys_top_i/t4nfc_hlper_0/D_RDATA[21]} {sys_top_i/t4nfc_hlper_0/D_RDATA[22]} {sys_top_i/t4nfc_hlper_0/D_RDATA[23]} {sys_top_i/t4nfc_hlper_0/D_RDATA[24]} {sys_top_i/t4nfc_hlper_0/D_RDATA[25]} {sys_top_i/t4nfc_hlper_0/D_RDATA[26]} {sys_top_i/t4nfc_hlper_0/D_RDATA[27]} {sys_top_i/t4nfc_hlper_0/D_RDATA[28]} {sys_top_i/t4nfc_hlper_0/D_RDATA[29]} {sys_top_i/t4nfc_hlper_0/D_RDATA[30]} {sys_top_i/t4nfc_hlper_0/D_RDATA[31]} {sys_top_i/t4nfc_hlper_0/D_WDATA[0]} {sys_top_i/t4nfc_hlper_0/D_WDATA[1]} {sys_top_i/t4nfc_hlper_0/D_WDATA[2]} {sys_top_i/t4nfc_hlper_0/D_WDATA[3]} {sys_top_i/t4nfc_hlper_0/D_WDATA[4]} {sys_top_i/t4nfc_hlper_0/D_WDATA[5]} {sys_top_i/t4nfc_hlper_0/D_WDATA[6]} {sys_top_i/t4nfc_hlper_0/D_WDATA[7]} {sys_top_i/t4nfc_hlper_0/D_WDATA[8]} {sys_top_i/t4nfc_hlper_0/D_WDATA[9]} {sys_top_i/t4nfc_hlper_0/D_WDATA[10]} {sys_top_i/t4nfc_hlper_0/D_WDATA[11]} {sys_top_i/t4nfc_hlper_0/D_WDATA[12]} {sys_top_i/t4nfc_hlper_0/D_WDATA[13]} {sys_top_i/t4nfc_hlper_0/D_WDATA[14]} {sys_top_i/t4nfc_hlper_0/D_WDATA[15]} {sys_top_i/t4nfc_hlper_0/D_WDATA[16]} {sys_top_i/t4nfc_hlper_0/D_WDATA[17]} {sys_top_i/t4nfc_hlper_0/D_WDATA[18]} {sys_top_i/t4nfc_hlper_0/D_WDATA[19]} {sys_top_i/t4nfc_hlper_0/D_WDATA[20]} {sys_top_i/t4nfc_hlper_0/D_WDATA[21]} {sys_top_i/t4nfc_hlper_0/D_WDATA[22]} {sys_top_i/t4nfc_hlper_0/D_WDATA[23]} {sys_top_i/t4nfc_hlper_0/D_WDATA[24]} {sys_top_i/t4nfc_hlper_0/D_WDATA[25]} {sys_top_i/t4nfc_hlper_0/D_WDATA[26]} {sys_top_i/t4nfc_hlper_0/D_WDATA[27]} {sys_top_i/t4nfc_hlper_0/D_WDATA[28]} {sys_top_i/t4nfc_hlper_0/D_WDATA[29]} {sys_top_i/t4nfc_hlper_0/D_WDATA[30]} {sys_top_i/t4nfc_hlper_0/D_WDATA[31]} {sys_top_i/t4nfc_hlper_0/iReadData[0]} {sys_top_i/t4nfc_hlper_0/iReadData[1]} {sys_top_i/t4nfc_hlper_0/iReadData[2]} {sys_top_i/t4nfc_hlper_0/iReadData[3]} {sys_top_i/t4nfc_hlper_0/iReadData[4]} {sys_top_i/t4nfc_hlper_0/iReadData[5]} {sys_top_i/t4nfc_hlper_0/iReadData[6]} {sys_top_i/t4nfc_hlper_0/iReadData[7]} {sys_top_i/t4nfc_hlper_0/iReadData[8]} {sys_top_i/t4nfc_hlper_0/iReadData[9]} {sys_top_i/t4nfc_hlper_0/iReadData[10]} {sys_top_i/t4nfc_hlper_0/iReadData[11]} {sys_top_i/t4nfc_hlper_0/iReadData[12]} {sys_top_i/t4nfc_hlper_0/iReadData[13]} {sys_top_i/t4nfc_hlper_0/iReadData[14]} {sys_top_i/t4nfc_hlper_0/iReadData[15]} {sys_top_i/t4nfc_hlper_0/iReadData[16]} {sys_top_i/t4nfc_hlper_0/iReadData[17]} {sys_top_i/t4nfc_hlper_0/iReadData[18]} {sys_top_i/t4nfc_hlper_0/iReadData[19]} {sys_top_i/t4nfc_hlper_0/iReadData[20]} {sys_top_i/t4nfc_hlper_0/iReadData[21]} {sys_top_i/t4nfc_hlper_0/iReadData[22]} {sys_top_i/t4nfc_hlper_0/iReadData[23]} {sys_top_i/t4nfc_hlper_0/iReadData[24]} {sys_top_i/t4nfc_hlper_0/iReadData[25]} {sys_top_i/t4nfc_hlper_0/iReadData[26]} {sys_top_i/t4nfc_hlper_0/iReadData[27]} {sys_top_i/t4nfc_hlper_0/iReadData[28]} {sys_top_i/t4nfc_hlper_0/iReadData[29]} {sys_top_i/t4nfc_hlper_0/iReadData[30]} {sys_top_i/t4nfc_hlper_0/iReadData[31]} {sys_top_i/t4nfc_hlper_0/oAddress[0]} {sys_top_i/t4nfc_hlper_0/oAddress[1]} {sys_top_i/t4nfc_hlper_0/oAddress[2]} {sys_top_i/t4nfc_hlper_0/oAddress[3]} {sys_top_i/t4nfc_hlper_0/oAddress[4]} {sys_top_i/t4nfc_hlper_0/oAddress[5]} {sys_top_i/t4nfc_hlper_0/oAddress[6]} {sys_top_i/t4nfc_hlper_0/oAddress[7]} {sys_top_i/t4nfc_hlper_0/oAddress[8]} {sys_top_i/t4nfc_hlper_0/oAddress[9]} {sys_top_i/t4nfc_hlper_0/oAddress[10]} {sys_top_i/t4nfc_hlper_0/oAddress[11]} {sys_top_i/t4nfc_hlper_0/oAddress[12]} {sys_top_i/t4nfc_hlper_0/oAddress[13]} {sys_top_i/t4nfc_hlper_0/oAddress[14]} {sys_top_i/t4nfc_hlper_0/oAddress[15]} {sys_top_i/t4nfc_hlper_0/oAddress[16]} {sys_top_i/t4nfc_hlper_0/oAddress[17]} {sys_top_i/t4nfc_hlper_0/oAddress[18]} {sys_top_i/t4nfc_hlper_0/oAddress[19]} {sys_top_i/t4nfc_hlper_0/oAddress[20]} {sys_top_i/t4nfc_hlper_0/oAddress[21]} {sys_top_i/t4nfc_hlper_0/oAddress[22]} {sys_top_i/t4nfc_hlper_0/oAddress[23]} {sys_top_i/t4nfc_hlper_0/oAddress[24]} {sys_top_i/t4nfc_hlper_0/oAddress[25]} {sys_top_i/t4nfc_hlper_0/oAddress[26]} {sys_top_i/t4nfc_hlper_0/oAddress[27]} {sys_top_i/t4nfc_hlper_0/oAddress[28]} {sys_top_i/t4nfc_hlper_0/oAddress[29]} {sys_top_i/t4nfc_hlper_0/oAddress[30]} {sys_top_i/t4nfc_hlper_0/oAddress[31]} {sys_top_i/t4nfc_hlper_0/oLength[0]} {sys_top_i/t4nfc_hlper_0/oLength[1]} {sys_top_i/t4nfc_hlper_0/oLength[2]} {sys_top_i/t4nfc_hlper_0/oLength[3]} {sys_top_i/t4nfc_hlper_0/oLength[4]} {sys_top_i/t4nfc_hlper_0/oLength[5]} {sys_top_i/t4nfc_hlper_0/oLength[6]} {sys_top_i/t4nfc_hlper_0/oLength[7]} {sys_top_i/t4nfc_hlper_0/oLength[8]} {sys_top_i/t4nfc_hlper_0/oLength[9]} {sys_top_i/t4nfc_hlper_0/oLength[10]} {sys_top_i/t4nfc_hlper_0/oLength[11]} {sys_top_i/t4nfc_hlper_0/oLength[12]} {sys_top_i/t4nfc_hlper_0/oLength[13]} {sys_top_i/t4nfc_hlper_0/oLength[14]} {sys_top_i/t4nfc_hlper_0/oLength[15]} {sys_top_i/t4nfc_hlper_0/oOpcode[0]} {sys_top_i/t4nfc_hlper_0/oOpcode[1]} {sys_top_i/t4nfc_hlper_0/oOpcode[2]} {sys_top_i/t4nfc_hlper_0/oOpcode[3]} {sys_top_i/t4nfc_hlper_0/oOpcode[4]} {sys_top_i/t4nfc_hlper_0/oOpcode[5]} {sys_top_i/t4nfc_hlper_0/iROMRData[0]} {sys_top_i/t4nfc_hlper_0/iROMRData[1]} {sys_top_i/t4nfc_hlper_0/iROMRData[2]} {sys_top_i/t4nfc_hlper_0/iROMRData[3]} {sys_top_i/t4nfc_hlper_0/iROMRData[4]} {sys_top_i/t4nfc_hlper_0/iROMRData[5]} {sys_top_i/t4nfc_hlper_0/iROMRData[6]} {sys_top_i/t4nfc_hlper_0/iROMRData[7]} {sys_top_i/t4nfc_hlper_0/iROMRData[8]} {sys_top_i/t4nfc_hlper_0/iROMRData[9]} {sys_top_i/t4nfc_hlper_0/iROMRData[10]} {sys_top_i/t4nfc_hlper_0/iROMRData[11]} {sys_top_i/t4nfc_hlper_0/iROMRData[12]} {sys_top_i/t4nfc_hlper_0/iROMRData[13]} {sys_top_i/t4nfc_hlper_0/iROMRData[14]} {sys_top_i/t4nfc_hlper_0/iROMRData[15]} {sys_top_i/t4nfc_hlper_0/iROMRData[16]} {sys_top_i/t4nfc_hlper_0/iROMRData[17]} {sys_top_i/t4nfc_hlper_0/iROMRData[18]} {sys_top_i/t4nfc_hlper_0/iROMRData[19]} {sys_top_i/t4nfc_hlper_0/iROMRData[20]} {sys_top_i/t4nfc_hlper_0/iROMRData[21]} {sys_top_i/t4nfc_hlper_0/iROMRData[22]} {sys_top_i/t4nfc_hlper_0/iROMRData[23]} {sys_top_i/t4nfc_hlper_0/iROMRData[24]} {sys_top_i/t4nfc_hlper_0/iROMRData[25]} {sys_top_i/t4nfc_hlper_0/iROMRData[26]} {sys_top_i/t4nfc_hlper_0/iROMRData[27]} {sys_top_i/t4nfc_hlper_0/iROMRData[28]} {sys_top_i/t4nfc_hlper_0/iROMRData[29]} {sys_top_i/t4nfc_hlper_0/iROMRData[30]} {sys_top_i/t4nfc_hlper_0/iROMRData[31]} {sys_top_i/t4nfc_hlper_0/oROMAddr[0]} {sys_top_i/t4nfc_hlper_0/oROMAddr[1]} {sys_top_i/t4nfc_hlper_0/oROMAddr[2]} {sys_top_i/t4nfc_hlper_0/oROMAddr[3]} {sys_top_i/t4nfc_hlper_0/oROMAddr[4]} {sys_top_i/t4nfc_hlper_0/oROMAddr[5]} {sys_top_i/t4nfc_hlper_0/oROMAddr[6]} {sys_top_i/t4nfc_hlper_0/oROMAddr[7]} {sys_top_i/t4nfc_hlper_0/oROMAddr[8]} {sys_top_i/t4nfc_hlper_0/oROMAddr[9]} {sys_top_i/t4nfc_hlper_0/oROMAddr[10]} {sys_top_i/t4nfc_hlper_0/oROMAddr[11]} {sys_top_i/t4nfc_hlper_0/oROMAddr[12]} {sys_top_i/t4nfc_hlper_0/oROMAddr[13]} {sys_top_i/t4nfc_hlper_0/oROMAddr[14]} {sys_top_i/t4nfc_hlper_0/oROMAddr[15]} {sys_top_i/t4nfc_hlper_0/oROMAddr[16]} {sys_top_i/t4nfc_hlper_0/oROMAddr[17]} {sys_top_i/t4nfc_hlper_0/oROMAddr[18]} {sys_top_i/t4nfc_hlper_0/oROMAddr[19]} {sys_top_i/t4nfc_hlper_0/oROMAddr[20]} {sys_top_i/t4nfc_hlper_0/oROMAddr[21]} {sys_top_i/t4nfc_hlper_0/oROMAddr[22]} {sys_top_i/t4nfc_hlper_0/oROMAddr[23]} {sys_top_i/t4nfc_hlper_0/oROMAddr[24]} {sys_top_i/t4nfc_hlper_0/oROMAddr[25]} {sys_top_i/t4nfc_hlper_0/oROMAddr[26]} {sys_top_i/t4nfc_hlper_0/oROMAddr[27]} {sys_top_i/t4nfc_hlper_0/oROMAddr[28]} {sys_top_i/t4nfc_hlper_0/oROMAddr[29]} {sys_top_i/t4nfc_hlper_0/oROMAddr[30]} {sys_top_i/t4nfc_hlper_0/oROMAddr[31]} {sys_top_i/t4nfc_hlper_0/oSourceID[0]} {sys_top_i/t4nfc_hlper_0/oSourceID[1]} {sys_top_i/t4nfc_hlper_0/oSourceID[2]} {sys_top_i/t4nfc_hlper_0/oSourceID[3]} {sys_top_i/t4nfc_hlper_0/oSourceID[4]} {sys_top_i/t4nfc_hlper_0/oTargetID[0]} {sys_top_i/t4nfc_hlper_0/oTargetID[1]} {sys_top_i/t4nfc_hlper_0/oTargetID[2]} {sys_top_i/t4nfc_hlper_0/oWriteData[0]} {sys_top_i/t4nfc_hlper_0/oWriteData[1]} {sys_top_i/t4nfc_hlper_0/oWriteData[2]} {sys_top_i/t4nfc_hlper_0/oWriteData[3]} {sys_top_i/t4nfc_hlper_0/oWriteData[4]} {sys_top_i/t4nfc_hlper_0/oWriteData[5]} {sys_top_i/t4nfc_hlper_0/oWriteData[6]} {sys_top_i/t4nfc_hlper_0/oWriteData[7]} {sys_top_i/t4nfc_hlper_0/oWriteData[8]} {sys_top_i/t4nfc_hlper_0/oWriteData[9]} {sys_top_i/t4nfc_hlper_0/oWriteData[10]} {sys_top_i/t4nfc_hlper_0/oWriteData[11]} {sys_top_i/t4nfc_hlper_0/oWriteData[12]} {sys_top_i/t4nfc_hlper_0/oWriteData[13]} {sys_top_i/t4nfc_hlper_0/oWriteData[14]} {sys_top_i/t4nfc_hlper_0/oWriteData[15]} {sys_top_i/t4nfc_hlper_0/oWriteData[16]} {sys_top_i/t4nfc_hlper_0/oWriteData[17]} {sys_top_i/t4nfc_hlper_0/oWriteData[18]} {sys_top_i/t4nfc_hlper_0/oWriteData[19]} {sys_top_i/t4nfc_hlper_0/oWriteData[20]} {sys_top_i/t4nfc_hlper_0/oWriteData[21]} {sys_top_i/t4nfc_hlper_0/oWriteData[22]} {sys_top_i/t4nfc_hlper_0/oWriteData[23]} {sys_top_i/t4nfc_hlper_0/oWriteData[24]} {sys_top_i/t4nfc_hlper_0/oWriteData[25]} {sys_top_i/t4nfc_hlper_0/oWriteData[26]} {sys_top_i/t4nfc_hlper_0/oWriteData[27]} {sys_top_i/t4nfc_hlper_0/oWriteData[28]} {sys_top_i/t4nfc_hlper_0/oWriteData[29]} {sys_top_i/t4nfc_hlper_0/oWriteData[30]} {sys_top_i/t4nfc_hlper_0/oWriteData[31]} sys_top_i/t4nfc_hlper_0/D_ARREADY sys_top_i/t4nfc_hlper_0/D_ARVALID sys_top_i/t4nfc_hlper_0/D_AWREADY sys_top_i/t4nfc_hlper_0/D_AWVALID sys_top_i/t4nfc_hlper_0/D_BVALID sys_top_i/t4nfc_hlper_0/D_RREADY sys_top_i/t4nfc_hlper_0/D_RVALID sys_top_i/t4nfc_hlper_0/D_WLAST sys_top_i/t4nfc_hlper_0/D_WREADY sys_top_i/t4nfc_hlper_0/D_WVALID sys_top_i/t4nfc_hlper_0/iCMDReady sys_top_i/t4nfc_hlper_0/iReadValid sys_top_i/t4nfc_hlper_0/iWriteReady sys_top_i/t4nfc_hlper_0/oCMDValid sys_top_i/t4nfc_hlper_0/oReadReady sys_top_i/t4nfc_hlper_0/oWriteLast sys_top_i/t4nfc_hlper_0/oWriteValid sys_top_i/t4nfc_hlper_0/C_AWVALID sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wPI_BUFF_Empty_PM_PHY {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQStrobe_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQStrobe_PM_PHY[1]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQStrobe_PM_PHY[2]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQStrobe_PM_PHY[3]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[1]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[2]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[3]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[4]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[5]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[6]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[7]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[8]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[9]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[10]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[11]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[12]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[13]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[14]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[15]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[16]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[17]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[18]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[19]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[20]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[21]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[22]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[23]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[24]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[25]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[26]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[27]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[28]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[29]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[30]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_DQ_PM_PHY[31]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[1]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[2]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[3]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[4]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[5]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[6]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ChipEnable_PM_PHY[7]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_AddressLatchEnable_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_CommandLatchEnable_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ReadEnable_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ReadEnable_PM_PHY[1]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_ReadEnable_PM_PHY[2]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_WriteEnable_PM_PHY[0]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_WriteEnable_PM_PHY[1]} {sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/wPO_WriteEnable_PM_PHY[2]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_iClock]
