INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity procesador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_scomp
