{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430830753510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430830753511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 09:59:13 2015 " "Processing started: Tue May 05 09:59:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430830753511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430830753511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430830753511 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430830753902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arq " "Found design unit 1: multiplicador-arq" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754509 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplicar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicar-arq " "Found design unit 1: multiplicar-arq" {  } { { "multiplicar.vhdl" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicar.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754512 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicar " "Found entity 1: multiplicar" {  } { { "multiplicar.vhdl" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicar.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq " "Found design unit 1: somador-arq" {  } { { "somador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754517 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md-behavior " "Found design unit 1: md-behavior" {  } { { "md.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/md.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754523 ""} { "Info" "ISGN_ENTITY_NAME" "1 md " "Found entity 1: md" {  } { { "md.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/md.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplexador2x1-behavioral " "Found design unit 1: multplexador2x1-behavioral" {  } { { "multplexador2x1.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multplexador2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754527 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplexador2x1 " "Found entity 1: multplexador2x1" {  } { { "multplexador2x1.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multplexador2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mr-behavior " "Found design unit 1: mr-behavior" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mr " "Found entity 1: mr" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr-behavior " "Found design unit 1: pr-behavior" {  } { { "pr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/pr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754537 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr " "Found entity 1: pr" {  } { { "pr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/pr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-arq " "Found design unit 1: controle-arq" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754542 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430830754542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430830754542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador " "Elaborating entity \"multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430830754589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md md:md_map " "Elaborating entity \"md\" for hierarchy \"md:md_map\"" {  } { { "multiplicador.vhd" "md_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430830754592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplexador2x1 multplexador2x1:mux " "Elaborating entity \"multplexador2x1\" for hierarchy \"multplexador2x1:mux\"" {  } { { "multiplicador.vhd" "mux" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430830754595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr mr:mr_map " "Elaborating entity \"mr\" for hierarchy \"mr:mr_map\"" {  } { { "multiplicador.vhd" "mr_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430830754598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d mr.vhd(18) " "VHDL Process Statement warning at mr.vhd(18): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430830754599 "|multiplicador|mr:mr_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_tmp mr.vhd(26) " "VHDL Process Statement warning at mr.vhd(26): signal \"d_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430830754599 "|multiplicador|mr:mr_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somar " "Elaborating entity \"somador\" for hierarchy \"somador:somar\"" {  } { { "multiplicador.vhd" "somar" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430830754600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:pr_map " "Elaborating entity \"pr\" for hierarchy \"pr:pr_map\"" {  } { { "multiplicador.vhd" "pr_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430830754603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controle_map " "Elaborating entity \"controle\" for hierarchy \"controle:controle_map\"" {  } { { "multiplicador.vhd" "controle_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430830754606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador_mr controle.vhd(70) " "VHDL Process Statement warning at controle.vhd(70): signal \"contador_mr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430830754607 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "limpa_pr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"limpa_pr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754607 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carga_md_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"carga_md_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754607 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carga_mr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"carga_mr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754607 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desloca_mr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"desloca_mr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desloca_pr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"desloca_pr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_clk controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"contador_clk\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_limpa controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"contador_limpa\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_limpa controle.vhd(37) " "Inferred latch for \"contador_limpa\" at controle.vhd(37)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_clk controle.vhd(37) " "Inferred latch for \"contador_clk\" at controle.vhd(37)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desloca_pr controle.vhd(70) " "Inferred latch for \"desloca_pr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desloca_mr controle.vhd(70) " "Inferred latch for \"desloca_mr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carga_mr controle.vhd(70) " "Inferred latch for \"carga_mr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754608 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carga_md controle.vhd(70) " "Inferred latch for \"carga_md\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754609 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limpa_pr controle.vhd(70) " "Inferred latch for \"limpa_pr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430830754609 "|multiplicador|controle:controle_map"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[0\] mr:mr_map\|d_tmp\[0\]~_emulated mr:mr_map\|d_tmp\[0\]~1 " "Register \"mr:mr_map\|d_tmp\[0\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[0\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[0\]~1\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430830755090 "|multiplicador|mr:mr_map|d_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[1\] mr:mr_map\|d_tmp\[1\]~_emulated mr:mr_map\|d_tmp\[1\]~5 " "Register \"mr:mr_map\|d_tmp\[1\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[1\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[1\]~5\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430830755090 "|multiplicador|mr:mr_map|d_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[2\] mr:mr_map\|d_tmp\[2\]~_emulated mr:mr_map\|d_tmp\[2\]~9 " "Register \"mr:mr_map\|d_tmp\[2\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[2\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[2\]~9\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430830755090 "|multiplicador|mr:mr_map|d_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[3\] mr:mr_map\|d_tmp\[3\]~_emulated mr:mr_map\|d_tmp\[3\]~13 " "Register \"mr:mr_map\|d_tmp\[3\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[3\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[3\]~13\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430830755090 "|multiplicador|mr:mr_map|d_tmp[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1430830755090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430830755148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430830755343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430830755343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430830755498 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430830755498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430830755498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430830755498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430830755539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 09:59:15 2015 " "Processing ended: Tue May 05 09:59:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430830755539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430830755539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430830755539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430830755539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430830756666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430830756667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 09:59:16 2015 " "Processing started: Tue May 05 09:59:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430830756667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1430830756667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1430830756667 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1430830756757 ""}
{ "Info" "0" "" "Project  = multiplicador" {  } {  } 0 0 "Project  = multiplicador" 0 0 "Fitter" 0 0 1430830756757 ""}
{ "Info" "0" "" "Revision = multiplicador" {  } {  } 0 0 "Revision = multiplicador" 0 0 "Fitter" 0 0 1430830756757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1430830756843 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplicador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"multiplicador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430830756849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430830756886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430830756886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430830756966 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430830756980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430830757614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430830757614 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430830757614 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430830757616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430830757616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430830757616 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430830757616 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[0\] " "Pin reg_pr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[0] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[1\] " "Pin reg_pr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[1] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[2\] " "Pin reg_pr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[2] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[3\] " "Pin reg_pr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[3] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[4\] " "Pin reg_pr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[4] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[5\] " "Pin reg_pr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[5] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[6\] " "Pin reg_pr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[6] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_pr\[7\] " "Pin reg_pr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_pr[7] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_pr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entrada " "Pin entrada not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entrada } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entrada } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_md\[0\] " "Pin reg_md\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_md[0] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_md[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_mr\[0\] " "Pin reg_mr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_mr[0] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_mr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_md\[1\] " "Pin reg_md\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_md[1] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_md[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_md\[2\] " "Pin reg_md\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_md[2] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_md[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_md\[3\] " "Pin reg_md\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_md[3] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_md[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_mr\[1\] " "Pin reg_mr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_mr[1] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_mr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_mr\[2\] " "Pin reg_mr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_mr[2] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_mr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_mr\[3\] " "Pin reg_mr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_mr[3] } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_mr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430830757748 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1430830757748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1430830757873 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplicador.sdc " "Synopsys Design Constraints File file not found: 'multiplicador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430830757874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430830757874 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430830757877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|estado_atual.aguarda " "Destination node controle:controle_map\|estado_atual.aguarda" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|estado_atual.aguarda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|estado_atual.somar " "Destination node controle:controle_map\|estado_atual.somar" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|estado_atual.somar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757898 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|Selector4~0  " "Automatically promoted node controle:controle_map\|Selector4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|Selector4~0 " "Destination node controle:controle_map\|Selector4~0" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757899 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|Selector1~0  " "Automatically promoted node controle:controle_map\|Selector1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|Selector1~0 " "Destination node controle:controle_map\|Selector1~0" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757899 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|Selector2~0  " "Automatically promoted node controle:controle_map\|Selector2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|Selector2~0 " "Destination node controle:controle_map\|Selector2~0" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mr:mr_map\|d_tmp\[0\]~2 " "Destination node mr:mr_map\|d_tmp\[0\]~2" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mr:mr_map|d_tmp[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mr:mr_map\|d_tmp\[1\]~6 " "Destination node mr:mr_map\|d_tmp\[1\]~6" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mr:mr_map|d_tmp[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mr:mr_map\|d_tmp\[2\]~10 " "Destination node mr:mr_map\|d_tmp\[2\]~10" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mr:mr_map|d_tmp[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mr:mr_map\|d_tmp\[3\]~14 " "Destination node mr:mr_map\|d_tmp\[3\]~14" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mr:mr_map|d_tmp[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757899 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|Selector3~0  " "Automatically promoted node controle:controle_map\|Selector3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|Selector3~0 " "Destination node controle:controle_map\|Selector3~0" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757900 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|contador_clk  " "Automatically promoted node controle:controle_map\|contador_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|contador_mr " "Destination node controle:controle_map\|contador_mr" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|contador_mr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|contador_clk " "Destination node controle:controle_map\|contador_clk" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|contador_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757901 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757901 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|contador_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|Selector11~0  " "Automatically promoted node controle:controle_map\|Selector11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757901 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node reset (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757901 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:controle_map\|Selector0~0  " "Automatically promoted node controle:controle_map\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430830757902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:controle_map\|Selector0~0 " "Destination node controle:controle_map\|Selector0~0" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430830757902 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430830757902 ""}  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:controle_map|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430830757902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430830757976 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430830757976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430830757977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430830757977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430830757978 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430830757978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430830757978 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430830757979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430830757991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1430830757992 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430830757992 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1430830757993 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1430830757993 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1430830757993 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430830757995 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1430830757995 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1430830757995 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430830758010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430830759914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430830760023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430830760037 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430830760757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430830760758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430830760825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430830762467 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430830762467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430830762838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430830762840 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430830762840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430830762849 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430830762852 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[0\] 0 " "Pin \"reg_pr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[1\] 0 " "Pin \"reg_pr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[2\] 0 " "Pin \"reg_pr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[3\] 0 " "Pin \"reg_pr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[4\] 0 " "Pin \"reg_pr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[5\] 0 " "Pin \"reg_pr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[6\] 0 " "Pin \"reg_pr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_pr\[7\] 0 " "Pin \"reg_pr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430830762855 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1430830762855 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430830762981 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430830762994 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430830763124 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430830763527 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1430830763651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/output_files/multiplicador.fit.smsg " "Generated suppressed messages file C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/output_files/multiplicador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430830763750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430830763932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 09:59:23 2015 " "Processing ended: Tue May 05 09:59:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430830763932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430830763932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430830763932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430830763932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1430830764894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430830764895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 09:59:24 2015 " "Processing started: Tue May 05 09:59:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430830764895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1430830764895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1430830764895 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1430830766418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1430830766493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430830767134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 09:59:27 2015 " "Processing ended: Tue May 05 09:59:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430830767134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430830767134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430830767134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430830767134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1430830767742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1430830768251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 09:59:27 2015 " "Processing started: Tue May 05 09:59:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430830768252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430830768252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiplicador -c multiplicador " "Command: quartus_sta multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430830768252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1430830768345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430830768494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430830768534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430830768534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1430830768622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplicador.sdc " "Synopsys Design Constraints File file not found: 'multiplicador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1430830768640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430830768641 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle_map\|Selector4~0 controle:controle_map\|Selector4~0 " "create_clock -period 1.000 -name controle:controle_map\|Selector4~0 controle:controle_map\|Selector4~0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle_map\|Selector2~0 controle:controle_map\|Selector2~0 " "create_clock -period 1.000 -name controle:controle_map\|Selector2~0 controle:controle_map\|Selector2~0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle_map\|Selector3~0 controle:controle_map\|Selector3~0 " "create_clock -period 1.000 -name controle:controle_map\|Selector3~0 controle:controle_map\|Selector3~0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle_map\|estado_atual.aguarda controle:controle_map\|estado_atual.aguarda " "create_clock -period 1.000 -name controle:controle_map\|estado_atual.aguarda controle:controle_map\|estado_atual.aguarda" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle_map\|contador_clk controle:controle_map\|contador_clk " "create_clock -period 1.000 -name controle:controle_map\|contador_clk controle:controle_map\|contador_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:controle_map\|Selector1~0 controle:controle_map\|Selector1~0 " "create_clock -period 1.000 -name controle:controle_map\|Selector1~0 controle:controle_map\|Selector1~0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768642 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1430830768645 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1430830768655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430830768662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.107 " "Worst-case setup slack is -3.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.107        -3.378 controle:controle_map\|contador_clk  " "   -3.107        -3.378 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788        -7.914 controle:controle_map\|Selector4~0  " "   -1.788        -7.914 controle:controle_map\|Selector4~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719        -1.434 controle:controle_map\|estado_atual.aguarda  " "   -0.719        -1.434 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555        -0.616 clk  " "   -0.555        -0.616 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -1.590 controle:controle_map\|Selector3~0  " "   -0.459        -1.590 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.405 " "Worst-case hold slack is -2.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405        -5.620 clk  " "   -2.405        -5.620 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323        -3.568 controle:controle_map\|Selector3~0  " "   -1.323        -3.568 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488        -1.961 controle:controle_map\|Selector4~0  " "   -0.488        -1.961 controle:controle_map\|Selector4~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 controle:controle_map\|contador_clk  " "    0.391         0.000 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733         0.000 controle:controle_map\|estado_atual.aguarda  " "    0.733         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.497 " "Worst-case recovery slack is -3.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.497        -6.968 controle:controle_map\|estado_atual.aguarda  " "   -3.497        -6.968 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995        -1.995 controle:controle_map\|contador_clk  " "   -1.995        -1.995 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.124 controle:controle_map\|Selector3~0  " "   -0.031        -0.124 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.315 " "Worst-case removal slack is -0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315        -0.630 controle:controle_map\|contador_clk  " "   -0.315        -0.630 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 controle:controle_map\|Selector3~0  " "    0.301         0.000 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.210         0.000 controle:controle_map\|estado_atual.aguarda  " "    3.210         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 controle:controle_map\|Selector4~0  " "   -0.500        -8.000 controle:controle_map\|Selector4~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 controle:controle_map\|Selector1~0  " "   -0.500        -4.000 controle:controle_map\|Selector1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 controle:controle_map\|Selector3~0  " "   -0.500        -4.000 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 controle:controle_map\|contador_clk  " "   -0.500        -3.000 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle_map\|Selector2~0  " "    0.500         0.000 controle:controle_map\|Selector2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle_map\|estado_atual.aguarda  " "    0.500         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768688 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1430830768843 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1430830768846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430830768858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.262 " "Worst-case setup slack is -1.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262        -1.262 controle:controle_map\|contador_clk  " "   -1.262        -1.262 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376        -1.425 controle:controle_map\|Selector4~0  " "   -0.376        -1.425 controle:controle_map\|Selector4~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 controle:controle_map\|estado_atual.aguarda  " "    0.039         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 controle:controle_map\|Selector3~0  " "    0.196         0.000 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395         0.000 clk  " "    0.395         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.444 " "Worst-case hold slack is -1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444        -3.634 clk  " "   -1.444        -3.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998        -2.831 controle:controle_map\|Selector3~0  " "   -0.998        -2.831 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627        -2.959 controle:controle_map\|Selector4~0  " "   -0.627        -2.959 controle:controle_map\|Selector4~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 controle:controle_map\|contador_clk  " "    0.215         0.000 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555         0.000 controle:controle_map\|estado_atual.aguarda  " "    0.555         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.483 " "Worst-case recovery slack is -1.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.483        -2.938 controle:controle_map\|estado_atual.aguarda  " "   -1.483        -2.938 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629        -0.629 controle:controle_map\|contador_clk  " "   -0.629        -0.629 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 controle:controle_map\|Selector3~0  " "    0.249         0.000 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.276 " "Worst-case removal slack is -0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276        -0.552 controle:controle_map\|contador_clk  " "   -0.276        -0.552 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131         0.000 controle:controle_map\|Selector3~0  " "    0.131         0.000 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925         0.000 controle:controle_map\|estado_atual.aguarda  " "    1.925         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 controle:controle_map\|Selector4~0  " "   -0.500        -8.000 controle:controle_map\|Selector4~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 controle:controle_map\|Selector1~0  " "   -0.500        -4.000 controle:controle_map\|Selector1~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 controle:controle_map\|Selector3~0  " "   -0.500        -4.000 controle:controle_map\|Selector3~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 controle:controle_map\|contador_clk  " "   -0.500        -3.000 controle:controle_map\|contador_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle_map\|Selector2~0  " "    0.500         0.000 controle:controle_map\|Selector2~0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:controle_map\|estado_atual.aguarda  " "    0.500         0.000 controle:controle_map\|estado_atual.aguarda " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430830768898 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1430830769139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430830769177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430830769177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430830769277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 09:59:29 2015 " "Processing ended: Tue May 05 09:59:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430830769277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430830769277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430830769277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430830769277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430830770288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430830770288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 09:59:30 2015 " "Processing started: Tue May 05 09:59:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430830770288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430830770288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430830770288 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador.vo C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/simulation/modelsim/ simulation " "Generated file multiplicador.vo in folder \"C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430830770654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430830770873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 09:59:30 2015 " "Processing ended: Tue May 05 09:59:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430830770873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430830770873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430830770873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430830770873 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430830771493 ""}
