Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Feb 27 15:40:29 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   gpio_IN<0>_IBUF
   gpio_IN<1>_IBUF
   sys_clk_100MHz_int_n_IN_IBUF
   sys_clk_100MHz_int_p_IN_IBUF


