<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR:     Collaborative Research:     A Multi-Level Approach to Power-Efficient Opto-Electronic Interconnection Networks</AwardTitle>
<AwardEffectiveDate>09/01/2003</AwardEffectiveDate>
<AwardExpirationDate>08/31/2008</AwardExpirationDate>
<AwardTotalIntnAmount>412500.00</AwardTotalIntnAmount>
<AwardAmount>512500</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>D. Helen Gill</SignBlockName>
</ProgramOfficer>
<AbstractNarration>&lt;br/&gt;Abstract:&lt;br/&gt;Interconnection network fabrics are becoming an ever-more critical &lt;br/&gt;communication backbone of many digital systems, providing the means for &lt;br/&gt;systems to scale up in capacity. As these systems become &lt;br/&gt;power-constrained, networks stand to be the weakest link, unless there &lt;br/&gt;is a shift from prior performance-driven approaches to one that focuses &lt;br/&gt;on the power efficiency of networks.&lt;br/&gt;&lt;br/&gt;This project takes a multi-level approach to power-efficient interconnection &lt;br/&gt;networks that synergistically bridges research in circuits, architecture &lt;br/&gt;and software, providing a complete solution that will make power-aware &lt;br/&gt;network fabrics a reality. Research into novel low-power circuit &lt;br/&gt;techniques develops basic network building blocks for new&lt;br/&gt;power-efficient network architecture designs. New link and switch &lt;br/&gt;mechanisms uncovered at the circuit-level are leveraged for &lt;br/&gt;run-time architectural tradeoffs in network power and performance. &lt;br/&gt;Higher up in the hierarchy, the software level closest to users &lt;br/&gt;analyzes and factors in user power-performance requirements.&lt;br/&gt;&lt;br/&gt;This research targets a diverse range of systems -- (1) both &lt;br/&gt;general-purpose and embedded systems; (2) both electrical and optical &lt;br/&gt;networking technologies, seeking to determine the optimal choice between &lt;br/&gt;optical versus electrical interconnection at each level in the network &lt;br/&gt;hierarchy from a power perspective; (3) from tiny on-chip networks to&lt;br/&gt;data center-wide chassis-to-chassis networks.&lt;br/&gt;&lt;br/&gt;The research is integrated into the education curriculum, &lt;br/&gt;through existing and new graduate courses, and in undergraduate research &lt;br/&gt;programs. The project seeks to further broaden the participation of &lt;br/&gt;underrepresented groups in research activities. As a pioneering effort in&lt;br/&gt;power-efficient interconnection networks, the project seeks to&lt;br/&gt;facilitate future research and education in this area through the &lt;br/&gt;release of simulation tools and other results.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/15/2003</MinAmdLetterDate>
<MaxAmdLetterDate>09/07/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0324891</AwardID>
<Investigator>
<FirstName>Li-Shiuan</FirstName>
<LastName>Peh</LastName>
<EmailAddress>peh@mit.edu</EmailAddress>
<StartDate>08/15/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Niraj</FirstName>
<LastName>Jha</LastName>
<EmailAddress>jha@princeton.edu</EmailAddress>
<StartDate>08/15/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Paul</FirstName>
<LastName>Prucnal</LastName>
<EmailAddress>prucnal@Princeton.EDU</EmailAddress>
<StartDate>08/15/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Princeton University</Name>
<CityName>Princeton</CityName>
<ZipCode>085442020</ZipCode>
<PhoneNumber>6092583090</PhoneNumber>
<StreetAddress>Off. of Research &amp; Proj. Admin.</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New Jersey</StateName>
<StateCode>NJ</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1640</Code>
<Text>Information Technology Researc</Text>
</ProgramElement>
<ProgramElement>
<Code>1687</Code>
<Text>ITR MEDIUM (GROUP) GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1667</Code>
<Text>HIGH CONFIDENCE SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9216</Code>
<Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
