# RISC-y-Business
A 5-stage pipelined RV32I processor built in SystemVerilog

Won 2nd place (out of 50 teams) in the Design Competiton :)
