Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 31 14:20:24 2024
| Host         : srv-tp05 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Instruction_memory_timing_summary_routed.rpt -pb Instruction_memory_timing_summary_routed.pb -rpx Instruction_memory_timing_summary_routed.rpx -warn_on_violation
| Design       : Instruction_memory
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock                                                                                                                                                           4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clock                       
(none)                      Clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    ValOut_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    ValOut_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    ValOut_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    ValOut_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    ValOut_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    ValOut_reg[17]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    ValOut_reg[18]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    ValOut_reg[19]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    ValOut_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    ValOut_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    ValOut_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    ValOut_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    ValOut_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    ValOut_reg[16]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    ValOut_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    ValOut_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    ValOut_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ValOut_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    ValOut_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    ValOut_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    ValOut_reg[16]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    ValOut_reg[16]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clock
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ValOut_reg[18]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 3.221ns (58.272%)  route 2.306ns (41.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.636     9.642    Clock_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.422    10.064 r  ValOut_reg[18]/Q
                         net (fo=1, routed)           2.306    12.370    ValOut_OBUF[18]
    L17                  OBUF (Prop_obuf_I_O)         2.799    15.169 r  ValOut_OBUF[18]_inst/O
                         net (fo=0)                   0.000    15.169    ValOut[18]
    L17                                                               r  ValOut[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[27]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.368ns  (logic 3.073ns (57.241%)  route 2.295ns (42.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     9.635    Clock_IBUF_BUFG
    SLICE_X1Y17          FDSE                                         r  ValOut_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.459    10.094 r  ValOut_reg[27]/Q
                         net (fo=1, routed)           2.295    12.389    ValOut_OBUF[27]
    J17                  OBUF (Prop_obuf_I_O)         2.614    15.003 r  ValOut_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.003    ValOut[27]
    J17                                                               r  ValOut[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[24]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.304ns  (logic 3.209ns (60.495%)  route 2.095ns (39.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     9.630    Clock_IBUF_BUFG
    SLICE_X0Y21          FDSE                                         r  ValOut_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.422    10.052 r  ValOut_reg[24]/Q
                         net (fo=1, routed)           2.095    12.147    ValOut_OBUF[24]
    K18                  OBUF (Prop_obuf_I_O)         2.787    14.934 r  ValOut_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.934    ValOut[24]
    K18                                                               r  ValOut[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[19]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.112ns  (logic 3.206ns (62.720%)  route 1.906ns (37.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     9.630    Clock_IBUF_BUFG
    SLICE_X0Y21          FDSE                                         r  ValOut_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.422    10.052 r  ValOut_reg[19]/Q
                         net (fo=1, routed)           1.906    11.958    ValOut_OBUF[19]
    M19                  OBUF (Prop_obuf_I_O)         2.784    14.741 r  ValOut_OBUF[19]_inst/O
                         net (fo=0)                   0.000    14.741    ValOut[19]
    M19                                                               r  ValOut[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[11]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.012ns  (logic 3.199ns (63.824%)  route 1.813ns (36.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     9.635    Clock_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDSE (Prop_fdse_C_Q)         0.422    10.057 r  ValOut_reg[11]/Q
                         net (fo=1, routed)           1.813    11.870    ValOut_OBUF[11]
    V19                  OBUF (Prop_obuf_I_O)         2.777    14.647 r  ValOut_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.647    ValOut[11]
    V19                                                               r  ValOut[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[17]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 3.089ns (61.890%)  route 1.902ns (38.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     9.630    Clock_IBUF_BUFG
    SLICE_X0Y21          FDSE                                         r  ValOut_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.459    10.089 r  ValOut_reg[17]/Q
                         net (fo=1, routed)           1.902    11.991    ValOut_OBUF[17]
    K17                  OBUF (Prop_obuf_I_O)         2.630    14.621 r  ValOut_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.621    ValOut[17]
    K17                                                               r  ValOut[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[25]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.927ns  (logic 3.055ns (62.013%)  route 1.872ns (37.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.620     9.626    Clock_IBUF_BUFG
    SLICE_X0Y26          FDSE                                         r  ValOut_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDSE (Prop_fdse_C_Q)         0.459    10.085 r  ValOut_reg[25]/Q
                         net (fo=1, routed)           1.872    11.957    ValOut_OBUF[25]
    L18                  OBUF (Prop_obuf_I_O)         2.596    14.553 r  ValOut_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.553    ValOut[25]
    L18                                                               r  ValOut[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.918ns  (logic 3.055ns (62.128%)  route 1.862ns (37.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     9.635    Clock_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDSE (Prop_fdse_C_Q)         0.459    10.094 r  ValOut_reg[1]/Q
                         net (fo=1, routed)           1.862    11.956    ValOut_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    14.553 r  ValOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.553    ValOut[1]
    W17                                                               r  ValOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 3.053ns (62.673%)  route 1.818ns (37.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.627     9.633    Clock_IBUF_BUFG
    SLICE_X0Y18          FDSE                                         r  ValOut_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.459    10.092 r  ValOut_reg[12]/Q
                         net (fo=1, routed)           1.818    11.910    ValOut_OBUF[12]
    U19                  OBUF (Prop_obuf_I_O)         2.594    14.504 r  ValOut_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.504    ValOut[12]
    U19                                                               r  ValOut[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[16]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.836ns  (logic 3.044ns (62.950%)  route 1.792ns (37.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     5.938 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.006 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     9.630    Clock_IBUF_BUFG
    SLICE_X0Y21          FDSE                                         r  ValOut_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.459    10.089 r  ValOut_reg[16]/Q
                         net (fo=1, routed)           1.792    11.881    ValOut_OBUF[16]
    N17                  OBUF (Prop_obuf_I_O)         2.585    14.466 r  ValOut_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.466    ValOut[16]
    N17                                                               r  ValOut[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_3/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 1.253ns (81.409%)  route 0.286ns (18.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     6.410    Clock_IBUF_BUFG
    SLICE_X0Y23          FDSE                                         r  ValOut_reg[31]_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDSE (Prop_fdse_C_Q)         0.146     6.556 r  ValOut_reg[31]_lopt_replica_3/Q
                         net (fo=1, routed)           0.286     6.842    ValOut_reg[31]_lopt_replica_3_1
    P17                  OBUF (Prop_obuf_I_O)         1.107     7.949 r  ValOut_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.949    ValOut[15]
    P17                                                               r  ValOut[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 1.257ns (81.643%)  route 0.283ns (18.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     6.412    Clock_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  ValOut_reg[31]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.146     6.558 r  ValOut_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           0.283     6.840    ValOut_reg[31]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         1.111     7.951 r  ValOut_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.951    ValOut[13]
    R18                                                               r  ValOut[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_16/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.538ns  (logic 1.252ns (81.402%)  route 0.286ns (18.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     6.418    Clock_IBUF_BUFG
    SLICE_X0Y13          FDSE                                         r  ValOut_reg[31]_lopt_replica_16/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDSE (Prop_fdse_C_Q)         0.146     6.564 r  ValOut_reg[31]_lopt_replica_16/Q
                         net (fo=1, routed)           0.286     6.850    ValOut_reg[31]_lopt_replica_16_1
    U18                  OBUF (Prop_obuf_I_O)         1.106     7.956 r  ValOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.956    ValOut[5]
    U18                                                               r  ValOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_4/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.546ns  (logic 1.259ns (81.488%)  route 0.286ns (18.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     6.413    Clock_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  ValOut_reg[31]_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.146     6.559 r  ValOut_reg[31]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286     6.845    ValOut_reg[31]_lopt_replica_4_1
    R19                  OBUF (Prop_obuf_I_O)         1.113     7.958 r  ValOut_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.958    ValOut[20]
    R19                                                               r  ValOut[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_6/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.545ns  (logic 1.259ns (81.479%)  route 0.286ns (18.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     6.415    Clock_IBUF_BUFG
    SLICE_X0Y31          FDSE                                         r  ValOut_reg[31]_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDSE (Prop_fdse_C_Q)         0.146     6.561 r  ValOut_reg[31]_lopt_replica_6/Q
                         net (fo=1, routed)           0.286     6.847    ValOut_reg[31]_lopt_replica_6_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     7.960 r  ValOut_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.960    ValOut[22]
    N19                                                               r  ValOut[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.551ns  (logic 1.265ns (81.550%)  route 0.286ns (18.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     6.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDSE                                         r  ValOut_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDSE (Prop_fdse_C_Q)         0.146     6.564 r  ValOut_reg[31]/Q
                         net (fo=1, routed)           0.286     6.850    ValOut_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         1.119     7.969 r  ValOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.969    ValOut[7]
    T18                                                               r  ValOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_14/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.550ns  (logic 1.264ns (81.539%)  route 0.286ns (18.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     6.420    Clock_IBUF_BUFG
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_14/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDSE (Prop_fdse_C_Q)         0.146     6.566 r  ValOut_reg[31]_lopt_replica_14/Q
                         net (fo=1, routed)           0.286     6.852    ValOut_reg[31]_lopt_replica_14_1
    V17                  OBUF (Prop_obuf_I_O)         1.118     7.970 r  ValOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.970    ValOut[3]
    V17                                                               r  ValOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_8/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.567ns  (logic 1.281ns (81.739%)  route 0.286ns (18.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     6.418    Clock_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  ValOut_reg[31]_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.146     6.564 r  ValOut_reg[31]_lopt_replica_8/Q
                         net (fo=1, routed)           0.286     6.850    ValOut_reg[31]_lopt_replica_8_1
    J18                  OBUF (Prop_obuf_I_O)         1.135     7.985 r  ValOut_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.985    ValOut[26]
    J18                                                               r  ValOut[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_5/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 1.253ns (79.310%)  route 0.327ns (20.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     6.413    Clock_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  ValOut_reg[31]_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.146     6.559 r  ValOut_reg[31]_lopt_replica_5/Q
                         net (fo=1, routed)           0.327     6.886    ValOut_reg[31]_lopt_replica_5_1
    P19                  OBUF (Prop_obuf_I_O)         1.107     7.992 r  ValOut_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.992    ValOut[21]
    P19                                                               r  ValOut[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ValOut_reg[31]_lopt_replica_7/C
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ValOut[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.578ns  (logic 1.252ns (79.293%)  route 0.327ns (20.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     5.167 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.827 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     6.415    Clock_IBUF_BUFG
    SLICE_X0Y31          FDSE                                         r  ValOut_reg[31]_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDSE (Prop_fdse_C_Q)         0.146     6.561 r  ValOut_reg[31]_lopt_replica_7/Q
                         net (fo=1, routed)           0.327     6.888    ValOut_reg[31]_lopt_replica_7_1
    N18                  OBUF (Prop_obuf_I_O)         1.106     7.993 r  ValOut_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.993    ValOut[23]
    N18                                                               r  ValOut[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clock

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_10/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.497ns  (logic 1.414ns (18.867%)  route 6.082ns (81.133%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          2.443     7.497    ValOut[31]_i_1_n_0
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     9.279    Clock_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_10/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_12/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.301ns  (logic 1.414ns (19.371%)  route 5.887ns (80.629%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          2.248     7.301    ValOut[31]_i_1_n_0
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     9.279    Clock_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_12/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_9/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.414ns (19.910%)  route 5.689ns (80.090%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          2.051     7.104    ValOut[31]_i_1_n_0
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     9.279    Clock_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_9/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_13/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.101ns  (logic 1.414ns (19.918%)  route 5.686ns (80.082%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          2.048     7.101    ValOut[31]_i_1_n_0
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     9.279    Clock_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  ValOut_reg[31]_lopt_replica_13/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_8/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.807ns  (logic 1.414ns (20.778%)  route 5.393ns (79.222%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          1.754     6.807    ValOut[31]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  ValOut_reg[31]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     9.278    Clock_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  ValOut_reg[31]_lopt_replica_8/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_7/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.414ns (21.575%)  route 5.141ns (78.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          1.503     6.556    ValOut[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  ValOut_reg[31]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509     9.273    Clock_IBUF_BUFG
    SLICE_X0Y31          FDSE                                         r  ValOut_reg[31]_lopt_replica_7/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_6/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.414ns (22.196%)  route 4.958ns (77.804%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 9.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          1.319     6.372    ValOut[31]_i_1_n_0
    SLICE_X0Y31          FDSE                                         r  ValOut_reg[31]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509     9.273    Clock_IBUF_BUFG
    SLICE_X0Y31          FDSE                                         r  ValOut_reg[31]_lopt_replica_6/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_14/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 1.414ns (22.275%)  route 4.935ns (77.725%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 9.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          1.297     6.350    ValOut[31]_i_1_n_0
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516     9.280    Clock_IBUF_BUFG
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_14/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_5/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.414ns (22.583%)  route 4.849ns (77.417%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 9.272 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          1.210     6.263    ValOut[31]_i_1_n_0
    SLICE_X0Y29          FDSE                                         r  ValOut_reg[31]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     9.272    Clock_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  ValOut_reg[31]_lopt_replica_5/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[0]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_16/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.198ns  (logic 1.414ns (22.821%)  route 4.783ns (77.179%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Address[0] (IN)
                         net (fo=0)                   0.000     0.000    Address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Address_IBUF[0]_inst/O
                         net (fo=15, routed)          2.487     3.424    Address_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     3.576 r  ValOut[31]_i_3/O
                         net (fo=2, routed)           1.152     4.727    ValOut[31]_i_3_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.326     5.053 r  ValOut[31]_i_1/O
                         net (fo=18, routed)          1.144     6.198    ValOut[31]_i_1_n_0
    SLICE_X0Y13          FDSE                                         r  ValOut_reg[31]_lopt_replica_16/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     9.278    Clock_IBUF_BUFG
    SLICE_X0Y13          FDSE                                         r  ValOut_reg[31]_lopt_replica_16/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Address[7]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_11/S
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.165ns (25.662%)  route 0.478ns (74.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 6.938 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Address[7] (IN)
                         net (fo=0)                   0.000     0.000    Address[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Address_IBUF[7]_inst/O
                         net (fo=32, routed)          0.478     0.643    Address_IBUF[7]
    SLICE_X0Y9           FDSE                                         r  ValOut_reg[31]_lopt_replica_11/S
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     6.938    Clock_IBUF_BUFG
    SLICE_X0Y9           FDSE                                         r  ValOut_reg[31]_lopt_replica_11/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[7]
                            (input port)
  Destination:            ValOut_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.165ns (23.316%)  route 0.542ns (76.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Address[7] (IN)
                         net (fo=0)                   0.000     0.000    Address[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Address_IBUF[7]_inst/O
                         net (fo=32, routed)          0.542     0.707    Address_IBUF[7]
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     6.937    Clock_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[7]
                            (input port)
  Destination:            ValOut_reg[18]/S
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.165ns (23.316%)  route 0.542ns (76.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Address[7] (IN)
                         net (fo=0)                   0.000     0.000    Address[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Address_IBUF[7]_inst/O
                         net (fo=32, routed)          0.542     0.707    Address_IBUF[7]
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     6.937    Clock_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[7]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_14/S
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.165ns (21.363%)  route 0.607ns (78.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Address[7] (IN)
                         net (fo=0)                   0.000     0.000    Address[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Address_IBUF[7]_inst/O
                         net (fo=32, routed)          0.607     0.772    Address_IBUF[7]
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_14/S
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     6.937    Clock_IBUF_BUFG
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_14/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[7]
                            (input port)
  Destination:            ValOut_reg[31]_lopt_replica_15/S
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.165ns (21.363%)  route 0.607ns (78.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  Address[7] (IN)
                         net (fo=0)                   0.000     0.000    Address[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Address_IBUF[7]_inst/O
                         net (fo=32, routed)          0.607     0.772    Address_IBUF[7]
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_15/S
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     6.937    Clock_IBUF_BUFG
    SLICE_X0Y11          FDSE                                         r  ValOut_reg[31]_lopt_replica_15/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[6]
                            (input port)
  Destination:            ValOut_reg[10]/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.218ns (27.819%)  route 0.565ns (72.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 6.931 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Address[6] (IN)
                         net (fo=0)                   0.000     0.000    Address[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Address_IBUF[6]_inst/O
                         net (fo=15, routed)          0.565     0.738    Address_IBUF[6]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.783 r  ValOut[10]_i_1/O
                         net (fo=1, routed)           0.000     0.783    ValOut[10]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     6.931    Clock_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[6]
                            (input port)
  Destination:            ValOut_reg[11]/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.221ns (28.094%)  route 0.565ns (71.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 6.931 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Address[6] (IN)
                         net (fo=0)                   0.000     0.000    Address[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Address_IBUF[6]_inst/O
                         net (fo=15, routed)          0.565     0.738    Address_IBUF[6]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.048     0.786 r  ValOut[11]_i_1/O
                         net (fo=1, routed)           0.000     0.786    ValOut[11]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     6.931    Clock_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[6]
                            (input port)
  Destination:            ValOut_reg[18]/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.217ns (25.730%)  route 0.626ns (74.270%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Address[6] (IN)
                         net (fo=0)                   0.000     0.000    Address[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Address_IBUF[6]_inst/O
                         net (fo=15, routed)          0.626     0.799    Address_IBUF[6]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.044     0.843 r  ValOut[18]_i_1/O
                         net (fo=1, routed)           0.000     0.843    ValOut[18]_i_1_n_0
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     6.937    Clock_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[6]
                            (input port)
  Destination:            ValOut_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.218ns (25.818%)  route 0.626ns (74.182%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Address[6] (IN)
                         net (fo=0)                   0.000     0.000    Address[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Address_IBUF[6]_inst/O
                         net (fo=15, routed)          0.626     0.799    Address_IBUF[6]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  ValOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.844    ValOut[0]_i_1_n_0
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     6.937    Clock_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  ValOut_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Address[6]
                            (input port)
  Destination:            ValOut_reg[1]/D
                            (falling edge-triggered cell FDSE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.218ns (25.802%)  route 0.627ns (74.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 6.931 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Address[6] (IN)
                         net (fo=0)                   0.000     0.000    Address[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  Address_IBUF[6]_inst/O
                         net (fo=15, routed)          0.627     0.800    Address_IBUF[6]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.045     0.845 r  ValOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.845    ValOut[1]_i_1_n_0
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock fall edge)      5.000     5.000 f  
    M18                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     6.931    Clock_IBUF_BUFG
    SLICE_X0Y17          FDSE                                         r  ValOut_reg[1]/C  (IS_INVERTED)





