$date
	Wed Jun  7 03:48:20 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$scope module a $end
$var wire 11 ! p1x [10:0] $end
$var wire 11 " p1y [10:0] $end
$var wire 11 # p2x [10:0] $end
$var wire 11 $ p2y [10:0] $end
$var wire 11 % p3x [10:0] $end
$var wire 11 & p3y [10:0] $end
$var wire 11 ' ptx [10:0] $end
$var wire 11 ( pty [10:0] $end
$var wire 1 ) s1 $end
$var wire 1 * b3 $end
$var wire 1 + b2 $end
$var wire 1 , b1 $end
$var reg 1 - s1_reg $end
$scope module a $end
$var wire 11 . p1x [10:0] $end
$var wire 11 / p1y [10:0] $end
$var wire 11 0 p2x [10:0] $end
$var wire 11 1 p2y [10:0] $end
$var wire 11 2 p3x [10:0] $end
$var wire 11 3 p3y [10:0] $end
$var wire 1 , sign $end
$upscope $end
$scope module b $end
$var wire 11 4 p1x [10:0] $end
$var wire 11 5 p1y [10:0] $end
$var wire 11 6 p2x [10:0] $end
$var wire 11 7 p2y [10:0] $end
$var wire 11 8 p3x [10:0] $end
$var wire 11 9 p3y [10:0] $end
$var wire 1 + sign $end
$upscope $end
$scope module c $end
$var wire 11 : p1x [10:0] $end
$var wire 11 ; p1y [10:0] $end
$var wire 11 < p2x [10:0] $end
$var wire 11 = p2y [10:0] $end
$var wire 11 > p3x [10:0] $end
$var wire 11 ? p3y [10:0] $end
$var wire 1 * sign $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
x-
x,
x+
x*
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b1 "
b1 1
b1 ?
b11111111110 !
b11111111110 0
b11111111110 >
#2
b1 $
b1 3
b1 7
b110 #
b110 2
b110 6
#3
b11111111101 &
b11111111101 9
b11111111101 =
b1 %
b1 8
b1 <
#4
1)
1-
0,
0+
0*
b11111111111 (
b11111111111 /
b11111111111 5
b11111111111 ;
b1 '
b1 .
b1 4
b1 :
#14
b0 !
b0 0
b0 >
#16
0)
0-
1+
1*
b100 &
b100 9
b100 =
b11 %
b11 8
b11 <
#17
b100 (
b100 /
b100 5
b100 ;
b110 '
b110 .
b110 4
b110 :
#21
b10 (
b10 /
b10 5
b10 ;
b1000 '
b1000 .
b1000 4
b1000 :
#31
