// Seed: 2263721530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout supply0 id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1._id_1 = 0;
  output wire id_2;
  output wire id_1;
  always @(1 == 1 & 1);
  logic id_7 = id_5++;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    output supply0 id_0,
    input  uwire   _id_1
);
  id_3 :
  assert property (@(posedge -1) -1)
  else $signed(90);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire [id_1 : ""] id_4, id_5;
endmodule
