`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:18 CST (Jun  9 2025 08:44:18 UTC)

module dut_Add_32Sx9U_32S_4(in2, in1, out1);
  input [31:0] in2;
  input [8:0] in1;
  output [31:0] out1;
  wire [31:0] in2;
  wire [8:0] in1;
  wire [31:0] out1;
  wire add_16_23_n_0, add_16_23_n_1, add_16_23_n_2, add_16_23_n_3,
       add_16_23_n_4, add_16_23_n_5, add_16_23_n_6, add_16_23_n_7;
  wire add_16_23_n_8, add_16_23_n_9, add_16_23_n_10, add_16_23_n_11,
       add_16_23_n_12, add_16_23_n_13, add_16_23_n_14, add_16_23_n_15;
  wire add_16_23_n_16, add_16_23_n_17, add_16_23_n_18, add_16_23_n_19,
       add_16_23_n_20, add_16_23_n_21, add_16_23_n_22, add_16_23_n_23;
  wire add_16_23_n_24, add_16_23_n_25, add_16_23_n_26, add_16_23_n_27,
       add_16_23_n_28, add_16_23_n_29, add_16_23_n_30, add_16_23_n_31;
  wire add_16_23_n_32, add_16_23_n_33, add_16_23_n_34, add_16_23_n_35,
       add_16_23_n_36, add_16_23_n_37, add_16_23_n_38, add_16_23_n_41;
  wire add_16_23_n_42, add_16_23_n_44, add_16_23_n_45, add_16_23_n_47,
       add_16_23_n_49, add_16_23_n_50, add_16_23_n_51, add_16_23_n_54;
  wire add_16_23_n_55, add_16_23_n_57, add_16_23_n_58, add_16_23_n_59,
       add_16_23_n_60, add_16_23_n_62, add_16_23_n_63, add_16_23_n_64;
  wire add_16_23_n_68, add_16_23_n_69, add_16_23_n_70, add_16_23_n_73,
       add_16_23_n_74, add_16_23_n_75, add_16_23_n_78, add_16_23_n_79;
  wire add_16_23_n_80, add_16_23_n_85, add_16_23_n_86, add_16_23_n_87,
       add_16_23_n_92;
  XNOR2X1 add_16_23_g649(.A (in2[31]), .B (add_16_23_n_92), .Y
       (out1[31]));
  XNOR2X1 add_16_23_g650(.A (in2[29]), .B (add_16_23_n_87), .Y
       (out1[29]));
  XNOR2X1 add_16_23_g651(.A (in2[27]), .B (add_16_23_n_85), .Y
       (out1[27]));
  XNOR2X1 add_16_23_g652(.A (in2[25]), .B (add_16_23_n_79), .Y
       (out1[25]));
  XNOR2X1 add_16_23_g653(.A (in2[23]), .B (add_16_23_n_78), .Y
       (out1[23]));
  XNOR2X1 add_16_23_g654(.A (in2[30]), .B (add_16_23_n_86), .Y
       (out1[30]));
  XNOR2X1 add_16_23_g655(.A (in2[21]), .B (add_16_23_n_74), .Y
       (out1[21]));
  XNOR2X1 add_16_23_g656(.A (in2[19]), .B (add_16_23_n_73), .Y
       (out1[19]));
  NAND2BX1 add_16_23_g657(.AN (add_16_23_n_86), .B (in2[30]), .Y
       (add_16_23_n_92));
  XNOR2X1 add_16_23_g658(.A (in2[28]), .B (add_16_23_n_2), .Y
       (out1[28]));
  XNOR2X1 add_16_23_g659(.A (in2[17]), .B (add_16_23_n_69), .Y
       (out1[17]));
  XNOR2X1 add_16_23_g660(.A (in2[15]), .B (add_16_23_n_68), .Y
       (out1[15]));
  XOR2XL add_16_23_g661(.A (in2[26]), .B (add_16_23_n_80), .Y
       (out1[26]));
  NAND2BX1 add_16_23_g662(.AN (add_16_23_n_2), .B (in2[28]), .Y
       (add_16_23_n_87));
  NAND3BXL add_16_23_g663(.AN (add_16_23_n_2), .B (in2[29]), .C
       (in2[28]), .Y (add_16_23_n_86));
  NAND2X1 add_16_23_g664(.A (in2[26]), .B (add_16_23_n_80), .Y
       (add_16_23_n_85));
  XNOR2X1 add_16_23_g665(.A (in2[24]), .B (add_16_23_n_1), .Y
       (out1[24]));
  XNOR2X1 add_16_23_g666(.A (in2[13]), .B (add_16_23_n_63), .Y
       (out1[13]));
  XNOR2X1 add_16_23_g667(.A (in2[11]), .B (add_16_23_n_62), .Y
       (out1[11]));
  XOR2XL add_16_23_g668(.A (in2[22]), .B (add_16_23_n_75), .Y
       (out1[22]));
  NOR2X1 add_16_23_g669(.A (add_16_23_n_12), .B (add_16_23_n_1), .Y
       (add_16_23_n_80));
  NAND2BX1 add_16_23_g670(.AN (add_16_23_n_1), .B (in2[24]), .Y
       (add_16_23_n_79));
  NAND2X1 add_16_23_g671(.A (in2[22]), .B (add_16_23_n_75), .Y
       (add_16_23_n_78));
  XNOR2X1 add_16_23_g673(.A (in2[20]), .B (add_16_23_n_0), .Y
       (out1[20]));
  XOR2XL add_16_23_g674(.A (in2[18]), .B (add_16_23_n_70), .Y
       (out1[18]));
  NOR2X1 add_16_23_g675(.A (add_16_23_n_23), .B (add_16_23_n_0), .Y
       (add_16_23_n_75));
  NAND2BX1 add_16_23_g676(.AN (add_16_23_n_0), .B (in2[20]), .Y
       (add_16_23_n_74));
  NAND2X1 add_16_23_g677(.A (in2[18]), .B (add_16_23_n_70), .Y
       (add_16_23_n_73));
  XNOR2X1 add_16_23_g680(.A (in2[16]), .B (add_16_23_n_60), .Y
       (out1[16]));
  XOR2XL add_16_23_g681(.A (in2[14]), .B (add_16_23_n_64), .Y
       (out1[14]));
  NOR2X1 add_16_23_g682(.A (add_16_23_n_20), .B (add_16_23_n_60), .Y
       (add_16_23_n_70));
  NAND2BX1 add_16_23_g683(.AN (add_16_23_n_60), .B (in2[16]), .Y
       (add_16_23_n_69));
  NAND2X1 add_16_23_g684(.A (in2[14]), .B (add_16_23_n_64), .Y
       (add_16_23_n_68));
  XNOR2X1 add_16_23_g687(.A (in2[12]), .B (add_16_23_n_59), .Y
       (out1[12]));
  XOR2XL add_16_23_g688(.A (in2[9]), .B (add_16_23_n_57), .Y (out1[9]));
  XOR2XL add_16_23_g689(.A (in2[10]), .B (add_16_23_n_58), .Y
       (out1[10]));
  NOR2X1 add_16_23_g690(.A (add_16_23_n_13), .B (add_16_23_n_59), .Y
       (add_16_23_n_64));
  NAND2BX1 add_16_23_g691(.AN (add_16_23_n_59), .B (in2[12]), .Y
       (add_16_23_n_63));
  NAND2X1 add_16_23_g692(.A (in2[10]), .B (add_16_23_n_58), .Y
       (add_16_23_n_62));
  XNOR2X1 add_16_23_g693(.A (add_16_23_n_25), .B (add_16_23_n_55), .Y
       (out1[7]));
  AOI22X1 add_16_23_g695(.A0 (add_16_23_n_29), .A1 (add_16_23_n_54),
       .B0 (add_16_23_n_29), .B1 (add_16_23_n_37), .Y (add_16_23_n_60));
  NOR2X1 add_16_23_g696(.A (add_16_23_n_37), .B (add_16_23_n_54), .Y
       (add_16_23_n_59));
  OAI21X1 add_16_23_g697(.A0 (add_16_23_n_32), .A1 (add_16_23_n_51),
       .B0 (add_16_23_n_33), .Y (add_16_23_n_58));
  OAI21X1 add_16_23_g698(.A0 (add_16_23_n_6), .A1 (add_16_23_n_51), .B0
       (add_16_23_n_5), .Y (add_16_23_n_57));
  XNOR2X1 add_16_23_g699(.A (add_16_23_n_24), .B (add_16_23_n_51), .Y
       (out1[8]));
  OAI21X1 add_16_23_g700(.A0 (add_16_23_n_10), .A1 (add_16_23_n_50),
       .B0 (add_16_23_n_14), .Y (add_16_23_n_55));
  NOR3X1 add_16_23_g701(.A (add_16_23_n_51), .B (add_16_23_n_21), .C
       (add_16_23_n_32), .Y (add_16_23_n_54));
  XNOR2X1 add_16_23_g702(.A (add_16_23_n_30), .B (add_16_23_n_50), .Y
       (out1[6]));
  XNOR2X1 add_16_23_g703(.A (add_16_23_n_28), .B (add_16_23_n_49), .Y
       (out1[5]));
  AOI221X1 add_16_23_g704(.A0 (add_16_23_n_34), .A1 (add_16_23_n_36),
       .B0 (add_16_23_n_34), .B1 (add_16_23_n_47), .C0
       (add_16_23_n_35), .Y (add_16_23_n_51));
  NOR2X1 add_16_23_g705(.A (add_16_23_n_36), .B (add_16_23_n_47), .Y
       (add_16_23_n_50));
  OAI2BB1X1 add_16_23_g706(.A0N (add_16_23_n_8), .A1N (add_16_23_n_45),
       .B0 (add_16_23_n_16), .Y (add_16_23_n_49));
  XNOR2X1 add_16_23_g707(.A (add_16_23_n_31), .B (add_16_23_n_45), .Y
       (out1[4]));
  NOR3BX1 add_16_23_g708(.AN (add_16_23_n_45), .B (add_16_23_n_15), .C
       (add_16_23_n_7), .Y (add_16_23_n_47));
  XNOR2X1 add_16_23_g709(.A (add_16_23_n_27), .B (add_16_23_n_44), .Y
       (out1[3]));
  OAI221X1 add_16_23_g710(.A0 (add_16_23_n_4), .A1 (add_16_23_n_42),
       .B0 (add_16_23_n_9), .B1 (add_16_23_n_4), .C0 (add_16_23_n_18),
       .Y (add_16_23_n_45));
  NAND2X1 add_16_23_g711(.A (add_16_23_n_9), .B (add_16_23_n_42), .Y
       (add_16_23_n_44));
  XNOR2X1 add_16_23_g712(.A (add_16_23_n_26), .B (add_16_23_n_41), .Y
       (out1[2]));
  NAND2BX1 add_16_23_g713(.AN (add_16_23_n_11), .B (add_16_23_n_41), .Y
       (add_16_23_n_42));
  ADDFX1 add_16_23_g714(.A (add_16_23_n_38), .B (in1[1]), .CI (in2[1]),
       .CO (add_16_23_n_41), .S (out1[1]));
  ADDHX1 add_16_23_g715(.A (in2[0]), .B (in1[0]), .CO (add_16_23_n_38),
       .S (out1[0]));
  NOR2X1 add_16_23_g716(.A (add_16_23_n_21), .B (add_16_23_n_33), .Y
       (add_16_23_n_37));
  OAI21X1 add_16_23_g717(.A0 (add_16_23_n_16), .A1 (add_16_23_n_15),
       .B0 (add_16_23_n_19), .Y (add_16_23_n_36));
  OAI21X1 add_16_23_g718(.A0 (add_16_23_n_14), .A1 (add_16_23_n_17),
       .B0 (add_16_23_n_22), .Y (add_16_23_n_35));
  NAND2X1 add_16_23_g719(.A (add_16_23_n_16), .B (add_16_23_n_8), .Y
       (add_16_23_n_31));
  NOR2X1 add_16_23_g720(.A (add_16_23_n_17), .B (add_16_23_n_10), .Y
       (add_16_23_n_34));
  NAND2BX1 add_16_23_g721(.AN (add_16_23_n_5), .B (in2[9]), .Y
       (add_16_23_n_33));
  NAND2BX1 add_16_23_g722(.AN (add_16_23_n_6), .B (in2[9]), .Y
       (add_16_23_n_32));
  NOR2BX1 add_16_23_g723(.AN (add_16_23_n_14), .B (add_16_23_n_10), .Y
       (add_16_23_n_30));
  NAND2BX1 add_16_23_g724(.AN (add_16_23_n_15), .B (add_16_23_n_19), .Y
       (add_16_23_n_28));
  NAND2BX1 add_16_23_g725(.AN (add_16_23_n_4), .B (add_16_23_n_18), .Y
       (add_16_23_n_27));
  NAND2BX1 add_16_23_g726(.AN (add_16_23_n_11), .B (add_16_23_n_9), .Y
       (add_16_23_n_26));
  NAND2BX1 add_16_23_g727(.AN (add_16_23_n_17), .B (add_16_23_n_22), .Y
       (add_16_23_n_25));
  NOR2BX1 add_16_23_g728(.AN (add_16_23_n_5), .B (add_16_23_n_6), .Y
       (add_16_23_n_24));
  NOR2X1 add_16_23_g729(.A (add_16_23_n_3), .B (add_16_23_n_13), .Y
       (add_16_23_n_29));
  NAND2X1 add_16_23_g730(.A (in2[21]), .B (in2[20]), .Y
       (add_16_23_n_23));
  NAND2X1 add_16_23_g731(.A (in2[7]), .B (in1[7]), .Y (add_16_23_n_22));
  NAND2X1 add_16_23_g732(.A (in2[11]), .B (in2[10]), .Y
       (add_16_23_n_21));
  NAND2X1 add_16_23_g733(.A (in2[17]), .B (in2[16]), .Y
       (add_16_23_n_20));
  NAND2X1 add_16_23_g734(.A (in2[5]), .B (in1[5]), .Y (add_16_23_n_19));
  NAND2X1 add_16_23_g735(.A (in2[3]), .B (in1[3]), .Y (add_16_23_n_18));
  NOR2X1 add_16_23_g736(.A (in2[7]), .B (in1[7]), .Y (add_16_23_n_17));
  NAND2X1 add_16_23_g737(.A (in2[4]), .B (in1[4]), .Y (add_16_23_n_16));
  NOR2X1 add_16_23_g738(.A (in2[5]), .B (in1[5]), .Y (add_16_23_n_15));
  NAND2X1 add_16_23_g739(.A (in2[6]), .B (in1[6]), .Y (add_16_23_n_14));
  INVX1 add_16_23_g740(.A (add_16_23_n_7), .Y (add_16_23_n_8));
  NAND2X1 add_16_23_g741(.A (in2[15]), .B (in2[14]), .Y
       (add_16_23_n_3));
  NAND2X1 add_16_23_g742(.A (in2[13]), .B (in2[12]), .Y
       (add_16_23_n_13));
  NAND2X1 add_16_23_g743(.A (in2[25]), .B (in2[24]), .Y
       (add_16_23_n_12));
  NOR2X1 add_16_23_g744(.A (in2[2]), .B (in1[2]), .Y (add_16_23_n_11));
  NOR2X1 add_16_23_g745(.A (in2[6]), .B (in1[6]), .Y (add_16_23_n_10));
  NAND2X1 add_16_23_g746(.A (in2[2]), .B (in1[2]), .Y (add_16_23_n_9));
  NOR2X1 add_16_23_g747(.A (in2[4]), .B (in1[4]), .Y (add_16_23_n_7));
  NOR2X1 add_16_23_g748(.A (in2[8]), .B (in1[8]), .Y (add_16_23_n_6));
  NAND2X1 add_16_23_g749(.A (in2[8]), .B (in1[8]), .Y (add_16_23_n_5));
  NOR2X1 add_16_23_g750(.A (in2[3]), .B (in1[3]), .Y (add_16_23_n_4));
  NAND4BBXL add_16_23_g2(.AN (add_16_23_n_12), .BN (add_16_23_n_1), .C
       (in2[27]), .D (in2[26]), .Y (add_16_23_n_2));
  NAND4BBXL add_16_23_g751(.AN (add_16_23_n_23), .BN (add_16_23_n_0),
       .C (in2[23]), .D (in2[22]), .Y (add_16_23_n_1));
  NAND4BBXL add_16_23_g752(.AN (add_16_23_n_20), .BN (add_16_23_n_60),
       .C (in2[19]), .D (in2[18]), .Y (add_16_23_n_0));
endmodule


