--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml formigaLed.twx formigaLed.ncd -o formigaLed.twr
formigaLed.pcf -ucf pinos.ucf

Design file:              formigaLed.ncd
Physical constraint file: formigaLed.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn         |    3.727(R)|      SLOW  |   -1.012(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
controle<0> |         6.854(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
controle<1> |         6.997(R)|      SLOW  |         3.607(R)|      FAST  |clk_BUFGP         |   0.000|
controle<2> |         6.907(R)|      SLOW  |         3.545(R)|      FAST  |clk_BUFGP         |   0.000|
controle<3> |         7.180(R)|      SLOW  |         3.711(R)|      FAST  |clk_BUFGP         |   0.000|
display<0>  |         7.456(R)|      SLOW  |         3.878(R)|      FAST  |clk_BUFGP         |   0.000|
display<1>  |         7.456(R)|      SLOW  |         3.878(R)|      FAST  |clk_BUFGP         |   0.000|
display<2>  |         7.505(R)|      SLOW  |         3.920(R)|      FAST  |clk_BUFGP         |   0.000|
display<3>  |         7.516(R)|      SLOW  |         3.913(R)|      FAST  |clk_BUFGP         |   0.000|
display<4>  |         7.392(R)|      SLOW  |         3.834(R)|      FAST  |clk_BUFGP         |   0.000|
display<5>  |         7.428(R)|      SLOW  |         3.884(R)|      FAST  |clk_BUFGP         |   0.000|
display<6>  |         7.491(R)|      SLOW  |         3.908(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.783|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 24 14:13:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



