-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filt_arithm_pro is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_0_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_0_data_stream_V_empty_n : IN STD_LOGIC;
    src_0_data_stream_V_read : OUT STD_LOGIC;
    src_1_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_1_data_stream_V_empty_n : IN STD_LOGIC;
    src_1_data_stream_V_read : OUT STD_LOGIC;
    src_2_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_2_data_stream_V_empty_n : IN STD_LOGIC;
    src_2_data_stream_V_read : OUT STD_LOGIC;
    dst_0_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_0_data_stream_V_full_n : IN STD_LOGIC;
    dst_0_data_stream_V_write : OUT STD_LOGIC;
    dst_1_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_1_data_stream_V_full_n : IN STD_LOGIC;
    dst_1_data_stream_V_write : OUT STD_LOGIC;
    dst_2_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_2_data_stream_V_full_n : IN STD_LOGIC;
    dst_2_data_stream_V_write : OUT STD_LOGIC;
    p0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of filt_arithm_pro is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st6_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal src_0_data_stream_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_2 : STD_LOGIC;
    signal ap_sig_57 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal exitcond2_reg_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_1_data_stream_V_blk_n : STD_LOGIC;
    signal src_2_data_stream_V_blk_n : STD_LOGIC;
    signal dst_0_data_stream_V_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond2_reg_204_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_1_data_stream_V_blk_n : STD_LOGIC;
    signal dst_2_data_stream_V_blk_n : STD_LOGIC;
    signal p_1_reg_130 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_cast_fu_141_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_cast_reg_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_92 : BOOLEAN;
    signal i_V_fu_155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_V_reg_199 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond2_fu_161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_105 : BOOLEAN;
    signal ap_sig_115 : BOOLEAN;
    signal j_V_fu_167_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_fu_173_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_213 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_12_fu_178_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_12_reg_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_fu_183_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_reg_223 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_reg_119 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_3 : STD_LOGIC;
    signal ap_sig_147 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and not((ap_const_lv1_0 = exitcond2_fu_161_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_149_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and (ap_const_lv1_0 = exitcond2_fu_161_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_149_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and not((ap_const_lv1_0 = exitcond2_fu_161_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_149_p2))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_1_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and (ap_const_lv1_0 = exitcond2_fu_161_p2))) then 
                p_1_reg_130 <= j_V_fu_167_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_149_p2))) then 
                p_1_reg_130 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    p_s_reg_119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_3)) then 
                p_s_reg_119 <= i_V_reg_199;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                p_s_reg_119 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then
                ap_reg_ppstg_exitcond2_reg_204_pp0_iter1 <= exitcond2_reg_204;
                exitcond2_reg_204 <= exitcond2_fu_161_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_V_reg_199 <= i_V_fu_155_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (exitcond2_reg_204 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then
                p_Val2_12_reg_218 <= p_Val2_12_fu_178_p2;
                p_Val2_13_reg_223 <= p_Val2_13_fu_183_p2;
                p_Val2_s_reg_213 <= p_Val2_s_fu_173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                tmp_5_cast_reg_188 <= tmp_5_cast_fu_141_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, exitcond1_fu_149_p2, exitcond2_fu_161_p2, ap_sig_105, ap_sig_115)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_149_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and not((ap_const_lv1_0 = exitcond2_fu_161_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))) and not((ap_const_lv1_0 = exitcond2_fu_161_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st6_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond1_fu_149_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond1_fu_149_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_149_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond1_fu_149_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_105_assign_proc : process(src_0_data_stream_V_empty_n, src_1_data_stream_V_empty_n, src_2_data_stream_V_empty_n, exitcond2_reg_204)
    begin
                ap_sig_105 <= (((exitcond2_reg_204 = ap_const_lv1_0) and (src_0_data_stream_V_empty_n = ap_const_logic_0)) or ((exitcond2_reg_204 = ap_const_lv1_0) and (src_1_data_stream_V_empty_n = ap_const_logic_0)) or ((exitcond2_reg_204 = ap_const_lv1_0) and (src_2_data_stream_V_empty_n = ap_const_logic_0)));
    end process;


    ap_sig_115_assign_proc : process(dst_0_data_stream_V_full_n, dst_1_data_stream_V_full_n, dst_2_data_stream_V_full_n, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1)
    begin
                ap_sig_115 <= (((ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1) and (dst_0_data_stream_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1) and (dst_1_data_stream_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1) and (dst_2_data_stream_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_147_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_147 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_57_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_57 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_92_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_92 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_2_assign_proc : process(ap_sig_57)
    begin
        if (ap_sig_57) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_92)
    begin
        if (ap_sig_92) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_3_assign_proc : process(ap_sig_147)
    begin
        if (ap_sig_147) then 
            ap_sig_cseq_ST_st6_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    dst_0_data_stream_V_blk_n_assign_proc : process(dst_0_data_stream_V_full_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1))) then 
            dst_0_data_stream_V_blk_n <= dst_0_data_stream_V_full_n;
        else 
            dst_0_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_0_data_stream_V_din <= p_Val2_s_reg_213;

    dst_0_data_stream_V_write_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1, ap_sig_105, ap_sig_115)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then 
            dst_0_data_stream_V_write <= ap_const_logic_1;
        else 
            dst_0_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dst_1_data_stream_V_blk_n_assign_proc : process(dst_1_data_stream_V_full_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1))) then 
            dst_1_data_stream_V_blk_n <= dst_1_data_stream_V_full_n;
        else 
            dst_1_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_1_data_stream_V_din <= p_Val2_12_reg_218;

    dst_1_data_stream_V_write_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1, ap_sig_105, ap_sig_115)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then 
            dst_1_data_stream_V_write <= ap_const_logic_1;
        else 
            dst_1_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dst_2_data_stream_V_blk_n_assign_proc : process(dst_2_data_stream_V_full_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1))) then 
            dst_2_data_stream_V_blk_n <= dst_2_data_stream_V_full_n;
        else 
            dst_2_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_2_data_stream_V_din <= p_Val2_13_reg_223;

    dst_2_data_stream_V_write_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond2_reg_204_pp0_iter1, ap_sig_105, ap_sig_115)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_204_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then 
            dst_2_data_stream_V_write <= ap_const_logic_1;
        else 
            dst_2_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_149_p2 <= "1" when (p_s_reg_119 = ap_const_lv8_F0) else "0";
    exitcond2_fu_161_p2 <= "1" when (p_1_reg_130 = ap_const_lv9_140) else "0";
    i_V_fu_155_p2 <= std_logic_vector(unsigned(p_s_reg_119) + unsigned(ap_const_lv8_1));
    j_V_fu_167_p2 <= std_logic_vector(unsigned(p_1_reg_130) + unsigned(ap_const_lv9_1));
    p_Val2_12_fu_178_p2 <= (src_1_data_stream_V_dout and tmp_5_cast_reg_188);
    p_Val2_13_fu_183_p2 <= (src_2_data_stream_V_dout and tmp_5_cast_reg_188);
    p_Val2_s_fu_173_p2 <= (src_0_data_stream_V_dout and tmp_5_cast_reg_188);

    src_0_data_stream_V_blk_n_assign_proc : process(src_0_data_stream_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond2_reg_204)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond2_reg_204 = ap_const_lv1_0))) then 
            src_0_data_stream_V_blk_n <= src_0_data_stream_V_empty_n;
        else 
            src_0_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_0_data_stream_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond2_reg_204, ap_sig_105, ap_sig_115)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond2_reg_204 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then 
            src_0_data_stream_V_read <= ap_const_logic_1;
        else 
            src_0_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src_1_data_stream_V_blk_n_assign_proc : process(src_1_data_stream_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond2_reg_204)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond2_reg_204 = ap_const_lv1_0))) then 
            src_1_data_stream_V_blk_n <= src_1_data_stream_V_empty_n;
        else 
            src_1_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_1_data_stream_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond2_reg_204, ap_sig_105, ap_sig_115)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond2_reg_204 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then 
            src_1_data_stream_V_read <= ap_const_logic_1;
        else 
            src_1_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src_2_data_stream_V_blk_n_assign_proc : process(src_2_data_stream_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond2_reg_204)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond2_reg_204 = ap_const_lv1_0))) then 
            src_2_data_stream_V_blk_n <= src_2_data_stream_V_empty_n;
        else 
            src_2_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_2_data_stream_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond2_reg_204, ap_sig_105, ap_sig_115)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond2_reg_204 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_105) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_115))))) then 
            src_2_data_stream_V_read <= ap_const_logic_1;
        else 
            src_2_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_cast_fu_141_p3 <= 
        ap_const_lv8_FF when (p0(0) = '1') else 
        ap_const_lv8_0;
end behav;
