#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 17 11:56:19 2020
# Process ID: 8792
# Current directory: D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.runs/synth_1
# Command line: vivado.exe -log Top_Range_Sensor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Range_Sensor.tcl
# Log file: D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.runs/synth_1/Top_Range_Sensor.vds
# Journal file: D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Range_Sensor.tcl -notrace
Command: synth_design -top Top_Range_Sensor -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 704.898 ; gain = 180.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Display_ctr.vhd:38]
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Top_Range_Sensor' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Top_Range_Sensor.vhd:19]
INFO: [Synth 8-3491] module 'Range_sensor' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Range_Sensor.vhd:6' bound to instance 'range_sens' of component 'Range_sensor' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Top_Range_Sensor.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Range_sensor' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Range_Sensor.vhd:17]
INFO: [Synth 8-3491] module 'Trigger_generator' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Trigger_generator.vhd:4' bound to instance 'trig' of component 'trigger_generator' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Range_Sensor.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Trigger_generator' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Trigger_generator.vhd:13]
	Parameter n bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:5' bound to instance 'trigg' of component 'Counter' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Trigger_generator.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:21]
	Parameter n bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (1#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Trigger_generator' (2#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Trigger_generator.vhd:13]
INFO: [Synth 8-3491] module 'Distance_calculator' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:6' bound to instance 'dist' of component 'Distance_calculator' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Range_Sensor.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Distance_calculator' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:19]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:5' bound to instance 'Counter_pulse' of component 'Counter' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:21]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (2#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:21]
WARNING: [Synth 8-614] signal 'Pulse_width' is read in the process but is not in the sensitivity list [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Distance_calculator' (3#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:19]
INFO: [Synth 8-3491] module 'BCD_converter' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/BCD_converter.vhd:5' bound to instance 'BCD_conv' of component 'BCD_converter' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Range_Sensor.vhd:51]
INFO: [Synth 8-638] synthesizing module 'BCD_converter' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/BCD_converter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BCD_converter' (4#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/BCD_converter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Range_sensor' (5#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Range_Sensor.vhd:17]
INFO: [Synth 8-3491] module 'Display_ctr' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Display_ctr.vhd:5' bound to instance 'display' of component 'display_ctr' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Top_Range_Sensor.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Display_ctr' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Display_ctr.vhd:18]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:5' bound to instance 'Counter_display' of component 'Counter' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Display_ctr.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized3' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:21]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized3' (5#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Display_ctr' (6#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Display_ctr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Top_Range_Sensor' (7#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Top_Range_Sensor.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 758.922 ; gain = 234.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 763.797 ; gain = 239.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 763.797 ; gain = 239.805
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/constrs_1/imports/new/ultrasonic.xdc]
WARNING: [Vivado 12-507] No nets matched 'pulse_pin_IBUF'. [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/constrs_1/imports/new/ultrasonic.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/constrs_1/imports/new/ultrasonic.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/constrs_1/imports/new/ultrasonic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/constrs_1/imports/new/ultrasonic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Range_Sensor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Range_Sensor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 888.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Distance_reg' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.srcs/sources_1/imports/ultra_ise/Distance_calculator.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Distance_calculator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module BCD_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module Display_ctr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Top_Range_Sensor has port sseg[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 888.113 ; gain = 364.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 891.793 ; gain = 367.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    23|
|3     |LUT1   |     7|
|4     |LUT2   |    23|
|5     |LUT3   |     8|
|6     |LUT4   |     1|
|7     |LUT5   |    12|
|8     |LUT6   |    39|
|9     |FDCE   |    66|
|10    |LD     |     9|
|11    |IBUF   |     3|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------------+------+
|      |Instance            |Module                  |Cells |
+------+--------------------+------------------------+------+
|1     |top                 |                        |   205|
|2     |  display           |Display_ctr             |    29|
|3     |    Counter_display |Counter__parameterized3 |    29|
|4     |  range_sens        |Range_sensor            |   159|
|5     |    dist            |Distance_calculator     |   114|
|6     |      Counter_pulse |Counter__parameterized1 |    52|
|7     |    trig            |Trigger_generator       |    45|
|8     |      trigg         |Counter                 |    45|
+------+--------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 907.578 ; gain = 259.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 907.578 ; gain = 383.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE (inverted pins: G): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 923.645 ; gain = 629.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.645 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Ultrasonic_Sensor/Ultrasonic_Sensor.runs/synth_1/Top_Range_Sensor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Range_Sensor_utilization_synth.rpt -pb Top_Range_Sensor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 11:57:14 2020...
