

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Fri Feb 21 05:23:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    29023|    29023|  0.145 ms|  0.145 ms|  29024|  29024|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_gemm_Pipeline_lprd_1_lprd_2_fu_70   |gemm_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_gemm_Pipeline_lp1_lp2_fu_88         |gemm_Pipeline_lp1_lp2        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_gemm_Pipeline_lp4_lp5_fu_97         |gemm_Pipeline_lp4_lp5        |     4108|     4108|  20.540 us|  20.540 us|   4108|   4108|       no|
        |grp_gemm_Pipeline_lpwr_1_lpwr_2_fu_105  |gemm_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   128|    25152|    14558|    -|
|Memory               |        0|     -|        0|        0|   32|
|Multiplexer          |        -|     -|        -|      622|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   128|    25164|    15180|   32|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        2|        3|   10|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    3|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U69      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|    2|    205|    220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U70       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|    3|    143|     78|    0|
    |grp_gemm_Pipeline_lp1_lp2_fu_88         |gemm_Pipeline_lp1_lp2           |        0|  123|  24390|  13662|    0|
    |grp_gemm_Pipeline_lp4_lp5_fu_97         |gemm_Pipeline_lp4_lp5           |        0|    0|    330|    242|    0|
    |grp_gemm_Pipeline_lprd_1_lprd_2_fu_70   |gemm_Pipeline_lprd_1_lprd_2     |        0|    0|     42|    178|    0|
    |grp_gemm_Pipeline_lpwr_1_lpwr_2_fu_105  |gemm_Pipeline_lpwr_1_lpwr_2     |        0|    0|     42|    178|    0|
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                   |                                |        0|  128|  25152|  14558|    0|
    +----------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U  |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B_U  |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_C_U  |buff_C_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |tmp1_U    |tmp1_RAM_AUTO_1R1W         |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                           |        0|  0|   0|   32| 16384|  128|     4|       524288|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  49|          9|    1|          9|
    |buff_A_address0  |  14|          3|   12|         36|
    |buff_A_ce0       |  14|          3|    1|          3|
    |buff_A_ce1       |   9|          2|    1|          2|
    |buff_A_ce10      |   9|          2|    1|          2|
    |buff_A_ce11      |   9|          2|    1|          2|
    |buff_A_ce12      |   9|          2|    1|          2|
    |buff_A_ce13      |   9|          2|    1|          2|
    |buff_A_ce14      |   9|          2|    1|          2|
    |buff_A_ce15      |   9|          2|    1|          2|
    |buff_A_ce2       |   9|          2|    1|          2|
    |buff_A_ce3       |   9|          2|    1|          2|
    |buff_A_ce4       |   9|          2|    1|          2|
    |buff_A_ce5       |   9|          2|    1|          2|
    |buff_A_ce6       |   9|          2|    1|          2|
    |buff_A_ce7       |   9|          2|    1|          2|
    |buff_A_ce8       |   9|          2|    1|          2|
    |buff_A_ce9       |   9|          2|    1|          2|
    |buff_A_we0       |   9|          2|    1|          2|
    |buff_B_address0  |  14|          3|   12|         36|
    |buff_B_ce0       |  14|          3|    1|          3|
    |buff_B_ce1       |   9|          2|    1|          2|
    |buff_B_ce10      |   9|          2|    1|          2|
    |buff_B_ce11      |   9|          2|    1|          2|
    |buff_B_ce12      |   9|          2|    1|          2|
    |buff_B_ce13      |   9|          2|    1|          2|
    |buff_B_ce14      |   9|          2|    1|          2|
    |buff_B_ce15      |   9|          2|    1|          2|
    |buff_B_ce2       |   9|          2|    1|          2|
    |buff_B_ce3       |   9|          2|    1|          2|
    |buff_B_ce4       |   9|          2|    1|          2|
    |buff_B_ce5       |   9|          2|    1|          2|
    |buff_B_ce6       |   9|          2|    1|          2|
    |buff_B_ce7       |   9|          2|    1|          2|
    |buff_B_ce8       |   9|          2|    1|          2|
    |buff_B_ce9       |   9|          2|    1|          2|
    |buff_B_we0       |   9|          2|    1|          2|
    |buff_C_address0  |  20|          4|   12|         48|
    |buff_C_ce0       |  20|          4|    1|          4|
    |buff_C_ce1       |   9|          2|    1|          2|
    |buff_C_d0        |  14|          3|   32|         96|
    |buff_C_we0       |  14|          3|    1|          3|
    |grp_fu_122_ce    |  14|          3|    1|          3|
    |grp_fu_122_p0    |  14|          3|   32|         96|
    |grp_fu_122_p1    |  14|          3|   32|         96|
    |grp_fu_126_ce    |  14|          3|    1|          3|
    |grp_fu_126_p0    |  14|          3|   32|         96|
    |grp_fu_126_p1    |  14|          3|   32|         96|
    |tmp1_address0    |  20|          4|   12|         48|
    |tmp1_ce0         |  20|          4|    1|          4|
    |tmp1_d0          |  14|          3|   32|         96|
    |tmp1_we0         |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 622|        133|  282|        845|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  8|   0|    8|          0|
    |grp_gemm_Pipeline_lp1_lp2_fu_88_ap_start_reg         |  1|   0|    1|          0|
    |grp_gemm_Pipeline_lp4_lp5_fu_97_ap_start_reg         |  1|   0|    1|          0|
    |grp_gemm_Pipeline_lprd_1_lprd_2_fu_70_ap_start_reg   |  1|   0|    1|          0|
    |grp_gemm_Pipeline_lpwr_1_lpwr_2_fu_105_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 12|   0|   12|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|alpha           |   in|   32|     ap_none|         alpha|        scalar|
|beta            |   in|   32|     ap_none|          beta|        scalar|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_address0      |  out|   12|   ap_memory|             C|         array|
|C_ce0           |  out|    1|   ap_memory|             C|         array|
|C_q0            |   in|   32|   ap_memory|             C|         array|
|D_out_address0  |  out|   12|   ap_memory|         D_out|         array|
|D_out_ce0       |  out|    1|   ap_memory|         D_out|         array|
|D_out_we0       |  out|    1|   ap_memory|         D_out|         array|
|D_out_d0        |  out|   32|   ap_memory|         D_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

