<stg><name>NeighborhoodMap_bit</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:0 %DNA_ref_val_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %DNA_ref_val

]]></Node>
<StgValue><ssdm name="DNA_ref_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:1 %DNA_read_val_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %DNA_read_val

]]></Node>
<StgValue><ssdm name="DNA_read_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="64">
<![CDATA[
entry:2 %storemerge44_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge44_loc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="64">
<![CDATA[
entry:3 %storemerge145_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge145_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="64">
<![CDATA[
entry:4 %storemerge246_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge246_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="128" op_0_bw="64">
<![CDATA[
entry:5 %storemerge347_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge347_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="64">
<![CDATA[
entry:6 %storemerge448_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge448_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="64">
<![CDATA[
entry:7 %storemerge549_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge549_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
entry:8 %storemerge650_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge650_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="128" op_0_bw="64">
<![CDATA[
entry:9 %storemerge751_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge751_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="128" op_0_bw="64">
<![CDATA[
entry:10 %storemerge852_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge852_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="64">
<![CDATA[
entry:11 %storemerge953_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="storemerge953_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="64">
<![CDATA[
entry:12 %DNA_nsh_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="DNA_nsh_write_assign_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:13 %DNA_1 = xor i256 %DNA_ref_val_read, i256 %DNA_read_val_read

]]></Node>
<StgValue><ssdm name="DNA_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:14 %call_ln373 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1, i256 %DNA_1, i128 %DNA_nsh_write_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:16 %shl_ln398 = shl i256 %DNA_read_val_read, i256 2

]]></Node>
<StgValue><ssdm name="shl_ln398"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:17 %DNA_2 = xor i256 %shl_ln398, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:18 %call_ln398 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2, i256 %DNA_2, i128 %storemerge953_loc

]]></Node>
<StgValue><ssdm name="call_ln398"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:21 %shl_ln417 = shl i256 %DNA_read_val_read, i256 4

]]></Node>
<StgValue><ssdm name="shl_ln417"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:22 %DNA_3 = xor i256 %shl_ln417, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:23 %call_ln417 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3, i256 %DNA_3, i128 %storemerge852_loc

]]></Node>
<StgValue><ssdm name="call_ln417"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:26 %shl_ln436 = shl i256 %DNA_read_val_read, i256 6

]]></Node>
<StgValue><ssdm name="shl_ln436"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:27 %DNA_6 = xor i256 %shl_ln436, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:28 %call_ln436 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4, i256 %DNA_6, i128 %storemerge751_loc

]]></Node>
<StgValue><ssdm name="call_ln436"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:31 %shl_ln460 = shl i256 %DNA_read_val_read, i256 8

]]></Node>
<StgValue><ssdm name="shl_ln460"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:32 %DNA_7 = xor i256 %shl_ln460, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:33 %call_ln460 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5, i256 %DNA_7, i128 %storemerge650_loc

]]></Node>
<StgValue><ssdm name="call_ln460"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:36 %shl_ln486 = shl i256 %DNA_read_val_read, i256 10

]]></Node>
<StgValue><ssdm name="shl_ln486"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:37 %DNA_8 = xor i256 %shl_ln486, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:38 %call_ln486 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6, i256 %DNA_8, i128 %storemerge549_loc

]]></Node>
<StgValue><ssdm name="call_ln486"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="254" op_0_bw="254" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %lshr_ln = partselect i254 @_ssdm_op_PartSelect.i254.i256.i32.i32, i256 %DNA_read_val_read, i32 2, i32 255

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="254">
<![CDATA[
entry:42 %zext_ln514 = zext i254 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:43 %DNA_4 = xor i256 %zext_ln514, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:44 %call_ln514 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7, i256 %DNA_4, i128 %storemerge448_loc

]]></Node>
<StgValue><ssdm name="call_ln514"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="252" op_0_bw="252" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %lshr_ln1 = partselect i252 @_ssdm_op_PartSelect.i252.i256.i32.i32, i256 %DNA_read_val_read, i32 4, i32 255

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="252">
<![CDATA[
entry:48 %zext_ln532 = zext i252 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln532"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:49 %DNA_5 = xor i256 %zext_ln532, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:50 %call_ln532 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8, i256 %DNA_5, i128 %storemerge347_loc

]]></Node>
<StgValue><ssdm name="call_ln532"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="250" op_0_bw="250" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %lshr_ln2 = partselect i250 @_ssdm_op_PartSelect.i250.i256.i32.i32, i256 %DNA_read_val_read, i32 6, i32 255

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="250">
<![CDATA[
entry:55 %zext_ln554 = zext i250 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln554"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:56 %DNA_9 = xor i256 %zext_ln554, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_9"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:57 %call_ln554 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, i256 %DNA_9, i128 %storemerge246_loc

]]></Node>
<StgValue><ssdm name="call_ln554"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="248" op_0_bw="248" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %lshr_ln3 = partselect i248 @_ssdm_op_PartSelect.i248.i256.i32.i32, i256 %DNA_read_val_read, i32 8, i32 255

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="248">
<![CDATA[
entry:63 %zext_ln578 = zext i248 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:64 %DNA_10 = xor i256 %zext_ln578, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:65 %call_ln578 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10, i256 %DNA_10, i128 %storemerge145_loc

]]></Node>
<StgValue><ssdm name="call_ln578"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="246" op_0_bw="246" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %lshr_ln4 = partselect i246 @_ssdm_op_PartSelect.i246.i256.i32.i32, i256 %DNA_read_val_read, i32 10, i32 255

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="246">
<![CDATA[
entry:72 %zext_ln605 = zext i246 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln605"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:73 %DNA_11 = xor i256 %zext_ln605, i256 %DNA_ref_val_read

]]></Node>
<StgValue><ssdm name="DNA_11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:74 %call_ln605 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11, i256 %DNA_11, i128 %storemerge44_loc

]]></Node>
<StgValue><ssdm name="call_ln605"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:14 %call_ln373 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1, i256 %DNA_1, i128 %DNA_nsh_write_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:18 %call_ln398 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2, i256 %DNA_2, i128 %storemerge953_loc

]]></Node>
<StgValue><ssdm name="call_ln398"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:23 %call_ln417 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3, i256 %DNA_3, i128 %storemerge852_loc

]]></Node>
<StgValue><ssdm name="call_ln417"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:28 %call_ln436 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4, i256 %DNA_6, i128 %storemerge751_loc

]]></Node>
<StgValue><ssdm name="call_ln436"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:33 %call_ln460 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5, i256 %DNA_7, i128 %storemerge650_loc

]]></Node>
<StgValue><ssdm name="call_ln460"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:38 %call_ln486 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6, i256 %DNA_8, i128 %storemerge549_loc

]]></Node>
<StgValue><ssdm name="call_ln486"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:44 %call_ln514 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7, i256 %DNA_4, i128 %storemerge448_loc

]]></Node>
<StgValue><ssdm name="call_ln514"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:50 %call_ln532 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8, i256 %DNA_5, i128 %storemerge347_loc

]]></Node>
<StgValue><ssdm name="call_ln532"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:57 %call_ln554 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9, i256 %DNA_9, i128 %storemerge246_loc

]]></Node>
<StgValue><ssdm name="call_ln554"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:65 %call_ln578 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10, i256 %DNA_10, i128 %storemerge145_loc

]]></Node>
<StgValue><ssdm name="call_ln578"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="128">
<![CDATA[
entry:74 %call_ln605 = call void @NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11, i256 %DNA_11, i128 %storemerge44_loc

]]></Node>
<StgValue><ssdm name="call_ln605"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:15 %DNA_nsh_write_assign_loc_load = load i128 %DNA_nsh_write_assign_loc

]]></Node>
<StgValue><ssdm name="DNA_nsh_write_assign_loc_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:19 %storemerge953_loc_load = load i128 %storemerge953_loc

]]></Node>
<StgValue><ssdm name="storemerge953_loc_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:20 %DNA_shl_one_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge953_loc_load, i2 1, i32 126

]]></Node>
<StgValue><ssdm name="DNA_shl_one_write_assign"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:24 %storemerge852_loc_load = load i128 %storemerge852_loc

]]></Node>
<StgValue><ssdm name="storemerge852_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:25 %DNA_shl_two_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i4.i32.i32, i128 %storemerge852_loc_load, i4 5, i32 124, i32 127

]]></Node>
<StgValue><ssdm name="DNA_shl_two_write_assign"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:29 %storemerge751_loc_load = load i128 %storemerge751_loc

]]></Node>
<StgValue><ssdm name="storemerge751_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:30 %DNA_shl_three_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i6.i32.i32, i128 %storemerge751_loc_load, i6 21, i32 122, i32 127

]]></Node>
<StgValue><ssdm name="DNA_shl_three_write_assign"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:34 %storemerge650_loc_load = load i128 %storemerge650_loc

]]></Node>
<StgValue><ssdm name="storemerge650_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:35 %DNA_shl_four_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i8.i32.i32, i128 %storemerge650_loc_load, i8 85, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="DNA_shl_four_write_assign"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:39 %storemerge549_loc_load = load i128 %storemerge549_loc

]]></Node>
<StgValue><ssdm name="storemerge549_loc_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="10" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:40 %DNA_shl_five_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i10.i32.i32, i128 %storemerge549_loc_load, i10 341, i32 118, i32 127

]]></Node>
<StgValue><ssdm name="DNA_shl_five_write_assign"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:45 %storemerge448_loc_load = load i128 %storemerge448_loc

]]></Node>
<StgValue><ssdm name="storemerge448_loc_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:46 %DNA_shr_one_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge448_loc_load, i2 1, i32 0

]]></Node>
<StgValue><ssdm name="DNA_shr_one_write_assign"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:51 %storemerge347_loc_load = load i128 %storemerge347_loc

]]></Node>
<StgValue><ssdm name="storemerge347_loc_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:52 %tmp_s = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge347_loc_load, i2 1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:53 %DNA_shr_two_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_s, i2 1, i32 1

]]></Node>
<StgValue><ssdm name="DNA_shr_two_write_assign"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:58 %storemerge246_loc_load = load i128 %storemerge246_loc

]]></Node>
<StgValue><ssdm name="storemerge246_loc_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:59 %tmp_15 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge246_loc_load, i2 1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:60 %tmp_16 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_15, i2 1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:61 %DNA_shr_three_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_16, i2 1, i32 2

]]></Node>
<StgValue><ssdm name="DNA_shr_three_write_assign"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:66 %storemerge145_loc_load = load i128 %storemerge145_loc

]]></Node>
<StgValue><ssdm name="storemerge145_loc_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:67 %tmp_17 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge145_loc_load, i2 1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:68 %tmp_18 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_17, i2 1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:69 %tmp_19 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_18, i2 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:70 %DNA_shr_four_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_19, i2 1, i32 3

]]></Node>
<StgValue><ssdm name="DNA_shr_four_write_assign"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
entry:75 %storemerge44_loc_load = load i128 %storemerge44_loc

]]></Node>
<StgValue><ssdm name="storemerge44_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:76 %tmp_20 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %storemerge44_loc_load, i2 1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:77 %tmp_21 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_20, i2 1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:78 %tmp_22 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_21, i2 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:79 %tmp_23 = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_22, i2 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="2" op_3_bw="32">
<![CDATA[
entry:80 %DNA_shr_five_write_assign = partset i128 @_ssdm_op_PartSet.i128.i128.i2.i32, i128 %tmp_23, i2 1, i32 4

]]></Node>
<StgValue><ssdm name="DNA_shr_five_write_assign"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:81 %mrv = insertvalue i1408 <undef>, i128 %DNA_nsh_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:82 %mrv_1 = insertvalue i1408 %mrv, i128 %DNA_shl_one_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:83 %mrv_2 = insertvalue i1408 %mrv_1, i128 %DNA_shl_two_write_assign

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:84 %mrv_3 = insertvalue i1408 %mrv_2, i128 %DNA_shl_three_write_assign

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:85 %mrv_4 = insertvalue i1408 %mrv_3, i128 %DNA_shl_four_write_assign

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:86 %mrv_5 = insertvalue i1408 %mrv_4, i128 %DNA_shl_five_write_assign

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:87 %mrv_6 = insertvalue i1408 %mrv_5, i128 %DNA_shr_one_write_assign

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:88 %mrv_7 = insertvalue i1408 %mrv_6, i128 %DNA_shr_two_write_assign

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:89 %mrv_8 = insertvalue i1408 %mrv_7, i128 %DNA_shr_three_write_assign

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:90 %mrv_9 = insertvalue i1408 %mrv_8, i128 %DNA_shr_four_write_assign

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
entry:91 %mrv_s = insertvalue i1408 %mrv_9, i128 %DNA_shr_five_write_assign

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1408">
<![CDATA[
entry:92 %ret_ln629 = ret i1408 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln629"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
