vendor_name = ModelSim
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/ads_bus_demo_de0nano.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/slave.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v
source_file = 1, /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/prabathbk/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_kck1.tdf
source_file = 1, /home/prabathbk/Serial-System-Bus/quartus/db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif
source_file = 1, /home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_jbk1.tdf
source_file = 1, /home/prabathbk/Serial-System-Bus/quartus/db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif
design_name = ads_bus_demo_de0nano
instance = comp, \LED[0]~output , LED[0]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[1]~output , LED[1]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[2]~output , LED[2]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[3]~output , LED[3]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[4]~output , LED[4]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[5]~output , LED[5]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[6]~output , LED[6]~output, ads_bus_demo_de0nano, 1
instance = comp, \LED[7]~output , LED[7]~output, ads_bus_demo_de0nano, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ads_bus_demo_de0nano, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, ads_bus_demo_de0nano, 1
instance = comp, \SW[3]~input , SW[3]~input, ads_bus_demo_de0nano, 1
instance = comp, \SW[0]~input , SW[0]~input, ads_bus_demo_de0nano, 1
instance = comp, \reset_sync[0]~0 , reset_sync[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \reset_sync[0] , reset_sync[0], ads_bus_demo_de0nano, 1
instance = comp, \reset_sync[1] , reset_sync[1], ads_bus_demo_de0nano, 1
instance = comp, \reset_sync[2] , reset_sync[2], ads_bus_demo_de0nano, 1
instance = comp, \sw_sync1[3] , sw_sync1[3], ads_bus_demo_de0nano, 1
instance = comp, \sw_sync2[3] , sw_sync2[3], ads_bus_demo_de0nano, 1
instance = comp, \SW[2]~input , SW[2]~input, ads_bus_demo_de0nano, 1
instance = comp, \sw_sync1[2] , sw_sync1[2], ads_bus_demo_de0nano, 1
instance = comp, \sw_sync2[2] , sw_sync2[2], ads_bus_demo_de0nano, 1
instance = comp, \cfg_slave_sel[0]~0 , cfg_slave_sel[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \display_slave[0]~feeder , display_slave[0]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \KEY[0]~input , KEY[0]~input, ads_bus_demo_de0nano, 1
instance = comp, \key0_sync[0]~0 , key0_sync[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \key0_sync[0] , key0_sync[0], ads_bus_demo_de0nano, 1
instance = comp, \key0_sync[1] , key0_sync[1], ads_bus_demo_de0nano, 1
instance = comp, \key0_sync[2] , key0_sync[2], ads_bus_demo_de0nano, 1
instance = comp, \demo_state.DEMO_DISPLAY~feeder , demo_state.DEMO_DISPLAY~feeder, ads_bus_demo_de0nano, 1
instance = comp, \demo_state.DEMO_DISPLAY , demo_state.DEMO_DISPLAY, ads_bus_demo_de0nano, 1
instance = comp, \Selector10~0 , Selector10~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_state.DEMO_IDLE , demo_state.DEMO_IDLE, ads_bus_demo_de0nano, 1
instance = comp, \Selector1~0 , Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_state.DEMO_START , demo_state.DEMO_START, ads_bus_demo_de0nano, 1
instance = comp, \Selector20~0 , Selector20~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[0] , demo_counter[0], ads_bus_demo_de0nano, 1
instance = comp, \Add1~0 , Add1~0, ads_bus_demo_de0nano, 1
instance = comp, \Add1~2 , Add1~2, ads_bus_demo_de0nano, 1
instance = comp, \Selector19~0 , Selector19~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[1] , demo_counter[1], ads_bus_demo_de0nano, 1
instance = comp, \Add1~4 , Add1~4, ads_bus_demo_de0nano, 1
instance = comp, \Selector18~0 , Selector18~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[2] , demo_counter[2], ads_bus_demo_de0nano, 1
instance = comp, \Add1~6 , Add1~6, ads_bus_demo_de0nano, 1
instance = comp, \Selector17~0 , Selector17~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[3] , demo_counter[3], ads_bus_demo_de0nano, 1
instance = comp, \Add1~8 , Add1~8, ads_bus_demo_de0nano, 1
instance = comp, \Selector16~0 , Selector16~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[4] , demo_counter[4], ads_bus_demo_de0nano, 1
instance = comp, \Add1~10 , Add1~10, ads_bus_demo_de0nano, 1
instance = comp, \Selector15~0 , Selector15~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[5] , demo_counter[5], ads_bus_demo_de0nano, 1
instance = comp, \Add1~12 , Add1~12, ads_bus_demo_de0nano, 1
instance = comp, \Selector14~0 , Selector14~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[6] , demo_counter[6], ads_bus_demo_de0nano, 1
instance = comp, \Add1~14 , Add1~14, ads_bus_demo_de0nano, 1
instance = comp, \Selector13~0 , Selector13~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[7] , demo_counter[7], ads_bus_demo_de0nano, 1
instance = comp, \Add1~16 , Add1~16, ads_bus_demo_de0nano, 1
instance = comp, \Selector12~0 , Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[8] , demo_counter[8], ads_bus_demo_de0nano, 1
instance = comp, \Add1~18 , Add1~18, ads_bus_demo_de0nano, 1
instance = comp, \Selector11~0 , Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[9] , demo_counter[9], ads_bus_demo_de0nano, 1
instance = comp, \Add1~20 , Add1~20, ads_bus_demo_de0nano, 1
instance = comp, \Selector10~1 , Selector10~1, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[10] , demo_counter[10], ads_bus_demo_de0nano, 1
instance = comp, \LessThan0~0 , LessThan0~0, ads_bus_demo_de0nano, 1
instance = comp, \LessThan0~1 , LessThan0~1, ads_bus_demo_de0nano, 1
instance = comp, \LessThan0~2 , LessThan0~2, ads_bus_demo_de0nano, 1
instance = comp, \Add1~22 , Add1~22, ads_bus_demo_de0nano, 1
instance = comp, \Selector9~0 , Selector9~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[11] , demo_counter[11], ads_bus_demo_de0nano, 1
instance = comp, \Add1~24 , Add1~24, ads_bus_demo_de0nano, 1
instance = comp, \Selector8~0 , Selector8~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[12] , demo_counter[12], ads_bus_demo_de0nano, 1
instance = comp, \Add1~26 , Add1~26, ads_bus_demo_de0nano, 1
instance = comp, \Selector7~0 , Selector7~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[13] , demo_counter[13], ads_bus_demo_de0nano, 1
instance = comp, \Add1~28 , Add1~28, ads_bus_demo_de0nano, 1
instance = comp, \Selector6~0 , Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[14] , demo_counter[14], ads_bus_demo_de0nano, 1
instance = comp, \always5~1 , always5~1, ads_bus_demo_de0nano, 1
instance = comp, \SW[1]~input , SW[1]~input, ads_bus_demo_de0nano, 1
instance = comp, \sw_sync1[1] , sw_sync1[1], ads_bus_demo_de0nano, 1
instance = comp, \sw_sync2[1] , sw_sync2[1], ads_bus_demo_de0nano, 1
instance = comp, \m2_dvalid~0 , m2_dvalid~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_owner~6 , bus_inst|bus_arbiter|split_owner~6, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector5~0 , bus_inst|bus_arbiter|Selector5~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_owner.SM2 , bus_inst|bus_arbiter|split_owner.SM2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_owner~5 , bus_inst|bus_arbiter|split_owner~5, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_owner~7 , bus_inst|bus_arbiter|split_owner~7, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_owner.NONE , bus_inst|bus_arbiter|split_owner.NONE, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|always2~1 , bus_inst|bus_arbiter|always2~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|state~6 , bus_inst|bus_arbiter|state~6, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~23 , master1_port|Add2~23, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[0] , master1_port|timeout[0], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~0 , master1_port|Add2~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~2 , master1_port|Add2~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~21 , master1_port|Add2~21, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[1] , master1_port|timeout[1], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~4 , master1_port|Add2~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~22 , master1_port|Add2~22, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[2] , master1_port|timeout[2], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~6 , master1_port|Add2~6, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~20 , master1_port|Add2~20, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[3] , master1_port|timeout[3], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~8 , master1_port|Add2~8, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~19 , master1_port|Add2~19, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[4] , master1_port|timeout[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~10 , master1_port|Add2~10, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~18 , master1_port|Add2~18, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[5] , master1_port|timeout[5], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~12 , master1_port|Add2~12, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~17 , master1_port|Add2~17, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[6] , master1_port|timeout[6], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~14 , master1_port|Add2~14, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add2~16 , master1_port|Add2~16, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|timeout[7] , master1_port|timeout[7], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Equal0~0 , master1_port|Equal0~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Equal0~1 , master1_port|Equal0~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Equal0~2 , master1_port|Equal0~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr~4 , bus_inst|decoder|split_slave_addr~4, ads_bus_demo_de0nano, 1
instance = comp, \Equal0~0 , Equal0~0, ads_bus_demo_de0nano, 1
instance = comp, \captured_mode~feeder , captured_mode~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m1_dvalid~0 , m1_dvalid~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|mode~0 , master1_port|mode~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|mode~1 , master1_port|mode~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|mode , master1_port|mode, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|msplit1~0 , bus_inst|bus_arbiter|msplit1~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|msplit1 , bus_inst|bus_arbiter|msplit1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector7~0 , master1_port|Selector7~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.SPLIT , master1_port|state.SPLIT, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector2~1 , master1_port|Selector2~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector1~1 , master1_port|Selector1~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.ADDR , master1_port|state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \m2_dmode~feeder , m2_dmode~feeder, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|mode~0 , master2_port|mode~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|mode~1 , master2_port|mode~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|mode , master2_port|mode, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|msplit2~2 , bus_inst|bus_arbiter|msplit2~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|msplit2~3 , bus_inst|bus_arbiter|msplit2~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|msplit2 , bus_inst|bus_arbiter|msplit2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector7~0 , master2_port|Selector7~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.SPLIT , master2_port|state.SPLIT, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector2~1 , master2_port|Selector2~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector2~0 , master2_port|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector2~2 , master2_port|Selector2~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.RDATA , master2_port|state.RDATA, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|prev_state~13 , master2_port|prev_state~13, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|prev_state.ADDR , master2_port|prev_state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector12~0 , master2_port|Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector10~0 , master2_port|Selector10~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~2 , master2_port|Add1~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~4 , master2_port|Add1~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector13~2 , master2_port|Selector13~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector16~0 , master2_port|Selector16~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector5~1 , master2_port|Selector5~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.SADDR , master2_port|state.SADDR, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector5~0 , master2_port|Selector5~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector13~5 , master2_port|Selector13~5, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector13~3 , master2_port|Selector13~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector13~4 , master2_port|Selector13~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[2] , master2_port|counter[2], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~6 , master2_port|Add1~6, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~8 , master2_port|Add1~8, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~0 , master2_port|Selector25~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector11~0 , master2_port|Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector11~1 , master2_port|Selector11~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[4] , master2_port|counter[4], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~10 , master2_port|Add1~10, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector10~1 , master2_port|Selector10~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[5] , master2_port|counter[5], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~12 , master2_port|Add1~12, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector9~0 , master2_port|Selector9~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[6] , master2_port|counter[6], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~14 , master2_port|Add1~14, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector8~0 , master2_port|Selector8~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[7] , master2_port|counter[7], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Equal1~0 , master2_port|Equal1~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Equal1~1 , master2_port|Equal1~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector1~0 , master2_port|Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector6~0 , master2_port|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~23 , master2_port|Add2~23, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[0] , master2_port|timeout[0], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~0 , master2_port|Add2~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~2 , master2_port|Add2~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~21 , master2_port|Add2~21, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[1] , master2_port|timeout[1], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~4 , master2_port|Add2~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~22 , master2_port|Add2~22, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[2] , master2_port|timeout[2], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~6 , master2_port|Add2~6, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~20 , master2_port|Add2~20, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[3] , master2_port|timeout[3], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Equal0~1 , master2_port|Equal0~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~8 , master2_port|Add2~8, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~19 , master2_port|Add2~19, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[4] , master2_port|timeout[4], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~10 , master2_port|Add2~10, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~18 , master2_port|Add2~18, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[5] , master2_port|timeout[5], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~12 , master2_port|Add2~12, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~17 , master2_port|Add2~17, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[6] , master2_port|timeout[6], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~14 , master2_port|Add2~14, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add2~16 , master2_port|Add2~16, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|timeout[7] , master2_port|timeout[7], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Equal0~0 , master2_port|Equal0~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Equal0~2 , master2_port|Equal0~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector6~1 , master2_port|Selector6~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.WAIT , master2_port|state.WAIT, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector1~1 , master2_port|Selector1~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.ADDR , master2_port|state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector3~0 , master2_port|Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector3~1 , master2_port|Selector3~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.WDATA , master2_port|state.WDATA, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector15~4 , master2_port|Selector15~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector0~1 , master2_port|Selector0~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector12~1 , master2_port|Selector12~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector15~2 , master2_port|Selector15~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector15~3 , master2_port|Selector15~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[0] , master2_port|counter[0], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Add1~0 , master2_port|Add1~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector14~2 , master2_port|Selector14~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector14~3 , master2_port|Selector14~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[1] , master2_port|counter[1], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~1 , master2_port|Selector25~1, ads_bus_demo_de0nano, 1
instance = comp, \KEY[1]~input , KEY[1]~input, ads_bus_demo_de0nano, 1
instance = comp, \key1_sync[0]~0 , key1_sync[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \key1_sync[0] , key1_sync[0], ads_bus_demo_de0nano, 1
instance = comp, \key1_sync[1] , key1_sync[1], ads_bus_demo_de0nano, 1
instance = comp, \key1_sync[2] , key1_sync[2], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[0]~7 , data_pattern[0]~7, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[0] , data_pattern[0], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[1]~8 , data_pattern[1]~8, ads_bus_demo_de0nano, 1
instance = comp, \Equal2~0 , Equal2~0, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[1] , data_pattern[1], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[2]~10 , data_pattern[2]~10, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[2] , data_pattern[2], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[3]~12 , data_pattern[3]~12, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[3] , data_pattern[3], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[4]~14 , data_pattern[4]~14, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[4] , data_pattern[4], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[5]~16 , data_pattern[5]~16, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[5] , data_pattern[5], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[6]~18 , data_pattern[6]~18, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[6] , data_pattern[6], ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[7]~20 , data_pattern[7]~20, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[7] , data_pattern[7], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[7]~1 , m2_dwdata[7]~1, ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[7] , m2_dwdata[7], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~3 , master2_port|wdata~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[7] , master2_port|wdata[7], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[5]~0 , m2_dwdata[5]~0, ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[5] , m2_dwdata[5], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~0 , master2_port|wdata~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[5] , master2_port|wdata[5], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[6] , m2_dwdata[6], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~1 , master2_port|wdata~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[6] , master2_port|wdata[6], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[4]~feeder , m2_dwdata[4]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[4] , m2_dwdata[4], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~2 , master2_port|wdata~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[4] , master2_port|wdata[4], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Mux2~0 , master2_port|Mux2~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Mux2~1 , master2_port|Mux2~1, ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[2]~2 , m2_dwdata[2]~2, ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[2] , m2_dwdata[2], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~4 , master2_port|wdata~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[2] , master2_port|wdata[2], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[3] , m2_dwdata[3], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~7 , master2_port|wdata~7, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[3] , master2_port|wdata[3], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[1] , m2_dwdata[1], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~5 , master2_port|wdata~5, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[1] , master2_port|wdata[1], ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[0]~3 , m2_dwdata[0]~3, ads_bus_demo_de0nano, 1
instance = comp, \m2_dwdata[0] , m2_dwdata[0], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata~6 , master2_port|wdata~6, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|wdata[0] , master2_port|wdata[0], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Mux2~2 , master2_port|Mux2~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Mux2~3 , master2_port|Mux2~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~2 , master2_port|Selector25~2, ads_bus_demo_de0nano, 1
instance = comp, \m2_daddr[4]~feeder , m2_daddr[4]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m2_daddr[4] , m2_daddr[4], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|addr~2 , master2_port|addr~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|addr[4] , master2_port|addr[4], ads_bus_demo_de0nano, 1
instance = comp, \m2_daddr[12]~feeder , m2_daddr[12]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m2_daddr[12] , m2_daddr[12], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|addr~1 , master2_port|addr~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|addr[12] , master2_port|addr[12], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~3 , master2_port|Selector25~3, ads_bus_demo_de0nano, 1
instance = comp, \cfg_slave_sel[1]~1 , cfg_slave_sel[1]~1, ads_bus_demo_de0nano, 1
instance = comp, \m2_daddr[13] , m2_daddr[13], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|addr~0 , master2_port|addr~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|addr[13] , master2_port|addr[13], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~4 , master2_port|Selector25~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~5 , master2_port|Selector25~5, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~6 , master2_port|Selector25~6, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector25~7 , master2_port|Selector25~7, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|mwdata , master2_port|mwdata, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector4~0 , master1_port|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.REQ , master1_port|state.REQ, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector5~0 , master1_port|Selector5~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector5~1 , master1_port|Selector5~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.SADDR , master1_port|state.SADDR, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~5 , master1_port|Selector25~5, ads_bus_demo_de0nano, 1
instance = comp, \m1_daddr[4]~feeder , m1_daddr[4]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m1_daddr[4] , m1_daddr[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|addr~2 , master1_port|addr~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|addr[4] , master1_port|addr[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|WideOr8~0 , master1_port|WideOr8~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|prev_state~13 , master1_port|prev_state~13, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|prev_state.ADDR , master1_port|prev_state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector12~0 , master1_port|Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector15~2 , master1_port|Selector15~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector15~4 , master1_port|Selector15~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector15~3 , master1_port|Selector15~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[0] , master1_port|counter[0], ads_bus_demo_de0nano, 1
instance = comp, \m1_daddr[12]~feeder , m1_daddr[12]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m1_daddr[12] , m1_daddr[12], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|addr~1 , master1_port|addr~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|addr[12] , master1_port|addr[12], ads_bus_demo_de0nano, 1
instance = comp, \m1_daddr[13]~feeder , m1_daddr[13]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \m1_daddr[13] , m1_daddr[13], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|addr~0 , master1_port|addr~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|addr[13] , master1_port|addr[13], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~3 , master1_port|Selector25~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~4 , master1_port|Selector25~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~6 , master1_port|Selector25~6, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~1 , master1_port|Selector25~1, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[5]~0 , m1_dwdata[5]~0, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[5] , m1_dwdata[5], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~0 , master1_port|wdata~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[5] , master1_port|wdata[5], ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[6] , m1_dwdata[6], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~1 , master1_port|wdata~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[6] , master1_port|wdata[6], ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[4] , m1_dwdata[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~2 , master1_port|wdata~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[4] , master1_port|wdata[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Mux2~0 , master1_port|Mux2~0, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[7]~1 , m1_dwdata[7]~1, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[7] , m1_dwdata[7], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~3 , master1_port|wdata~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[7] , master1_port|wdata[7], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Mux2~1 , master1_port|Mux2~1, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[2]~2 , m1_dwdata[2]~2, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[2] , m1_dwdata[2], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~4 , master1_port|wdata~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[2] , master1_port|wdata[2], ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[3] , m1_dwdata[3], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~7 , master1_port|wdata~7, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[3] , master1_port|wdata[3], ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[1] , m1_dwdata[1], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~5 , master1_port|wdata~5, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[1] , master1_port|wdata[1], ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[0]~3 , m1_dwdata[0]~3, ads_bus_demo_de0nano, 1
instance = comp, \m1_dwdata[0] , m1_dwdata[0], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata~6 , master1_port|wdata~6, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|wdata[0] , master1_port|wdata[0], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Mux2~2 , master1_port|Mux2~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Mux2~3 , master1_port|Mux2~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~2 , master1_port|Selector25~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~7 , master1_port|Selector25~7, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|mwdata , master1_port|mwdata, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|wdata_mux|out[0]~0 , bus_inst|wdata_mux|out[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector16~1 , master2_port|Selector16~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|mvalid , master2_port|mvalid, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|mvalid , master1_port|mvalid, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|mctrl_mux|out[1]~1 , bus_inst|mctrl_mux|out[1]~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector12~0 , bus_inst|decoder|Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|counter[0] , bus_inst|decoder|counter[0], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector11~0 , bus_inst|decoder|Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector11~1 , bus_inst|decoder|Selector11~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|counter[1] , bus_inst|decoder|counter[1], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Equal0~1 , bus_inst|decoder|Equal0~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector10~0 , bus_inst|decoder|Selector10~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector10~1 , bus_inst|decoder|Selector10~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|counter[2] , bus_inst|decoder|counter[2], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector9~0 , bus_inst|decoder|Selector9~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector9~1 , bus_inst|decoder|Selector9~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|counter[3] , bus_inst|decoder|counter[3], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Equal0~0 , bus_inst|decoder|Equal0~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector1~1 , bus_inst|decoder|Selector1~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|state.ADDR , bus_inst|decoder|state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector2~0 , bus_inst|decoder|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|state.CONNECT , bus_inst|decoder|state.CONNECT, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector4~0 , bus_inst|decoder|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_en , bus_inst|decoder|slave_en, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector3~0 , bus_inst|decoder|Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr[1] , bus_inst|decoder|split_slave_addr[1], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector7~0 , bus_inst|decoder|Selector7~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr~0 , bus_inst|decoder|slave_addr~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr~2 , bus_inst|decoder|slave_addr~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector7~1 , bus_inst|decoder|Selector7~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr[1] , bus_inst|decoder|slave_addr[1], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr~1 , bus_inst|decoder|split_slave_addr~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|ssel~0 , bus_inst|decoder|ssel~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|ssel[1] , bus_inst|decoder|ssel[1], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|mvalid_decoder|out2~0 , bus_inst|decoder|mvalid_decoder|out2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|mode~0 , slave2_inst|sp|mode~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|mode , slave2_inst|sp|mode, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|WideOr4 , slave2_inst|sp|WideOr4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|prev_state~13 , slave2_inst|sp|prev_state~13, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|prev_state.ADDR , slave2_inst|sp|prev_state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder1~0 , slave2_inst|sp|Decoder1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector14~2 , slave2_inst|sp|Selector14~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector13~0 , slave2_inst|sp|Selector13~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector8~8 , slave2_inst|sp|Selector8~8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector8~11 , slave2_inst|sp|Selector8~11, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector8~12 , slave2_inst|sp|Selector8~12, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector8~9 , slave2_inst|sp|Selector8~9, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector15~0 , slave2_inst|sp|Selector15~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector9~8 , slave2_inst|sp|Selector9~8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector9~12 , slave2_inst|sp|Selector9~12, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector9~9 , slave2_inst|sp|Selector9~9, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~0 , slave2_inst|sp|Add0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~2 , slave2_inst|sp|Add0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector13~4 , slave2_inst|sp|Selector13~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector13~3 , slave2_inst|sp|Selector13~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector13~1 , slave2_inst|sp|Selector13~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector13~2 , slave2_inst|sp|Selector13~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector13~5 , slave2_inst|sp|Selector13~5, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[1] , slave2_inst|sp|counter[1], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~4 , slave2_inst|sp|Add0~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector12~1 , slave2_inst|sp|Selector12~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector12~2 , slave2_inst|sp|Selector12~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector11~0 , slave2_inst|sp|Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector7~8 , slave2_inst|sp|Selector7~8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector12~0 , slave2_inst|sp|Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector12~3 , slave2_inst|sp|Selector12~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[2] , slave2_inst|sp|counter[2], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~6 , slave2_inst|sp|Add0~6, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~8 , slave2_inst|sp|Add0~8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector10~2 , slave2_inst|sp|Selector10~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector10~0 , slave2_inst|sp|Selector10~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector10~1 , slave2_inst|sp|Selector10~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector10~3 , slave2_inst|sp|Selector10~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector10~4 , slave2_inst|sp|Selector10~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[4] , slave2_inst|sp|counter[4], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~10 , slave2_inst|sp|Add0~10, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector9~11 , slave2_inst|sp|Selector9~11, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector9~10 , slave2_inst|sp|Selector9~10, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[5] , slave2_inst|sp|counter[5], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~12 , slave2_inst|sp|Add0~12, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector8~10 , slave2_inst|sp|Selector8~10, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[6] , slave2_inst|sp|counter[6], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Add0~14 , slave2_inst|sp|Add0~14, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector7~6 , slave2_inst|sp|Selector7~6, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector7~9 , slave2_inst|sp|Selector7~9, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector7~7 , slave2_inst|sp|Selector7~7, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[7] , slave2_inst|sp|counter[7], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal2~0 , slave2_inst|sp|Equal2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector14~0 , slave2_inst|sp|Selector14~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector14~1 , slave2_inst|sp|Selector14~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector14~3 , slave2_inst|sp|Selector14~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[0] , slave2_inst|sp|counter[0], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal3~0 , slave2_inst|sp|Equal3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal2~1 , slave2_inst|sp|Equal2~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector1~0 , slave2_inst|sp|Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state.ADDR , slave2_inst|sp|state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|WideOr8~0 , slave2_inst|sp|WideOr8~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector11~1 , slave2_inst|sp|Selector11~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal3~1 , slave2_inst|sp|Equal3~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector11~2 , slave2_inst|sp|Selector11~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector11~3 , slave2_inst|sp|Selector11~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|counter[3] , slave2_inst|sp|counter[3], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal2~2 , slave2_inst|sp|Equal2~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector4~0 , slave2_inst|sp|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector3~0 , slave2_inst|sp|Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state.WDATA , slave2_inst|sp|state.WDATA, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector4~1 , slave2_inst|sp|Selector4~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state.SREADY , slave2_inst|sp|state.SREADY, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector6~0 , slave2_inst|sp|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state.RVALID , slave2_inst|sp|state.RVALID, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector16~1 , slave2_inst|sp|Selector16~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector16~0 , slave2_inst|sp|Selector16~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector16~2 , slave2_inst|sp|Selector16~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemren , slave2_inst|sp|smemren, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|ren_prev~0 , slave2_inst|sm|ren_prev~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|ren_prev , slave2_inst|sm|ren_prev, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|rvalid~0 , slave2_inst|sm|rvalid~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|rvalid , slave2_inst|sm|rvalid, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal1~1 , slave2_inst|sp|Equal1~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal1~0 , slave2_inst|sp|Equal1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal1~2 , slave2_inst|sp|Equal1~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector2~0 , slave2_inst|sp|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state.RDATA , slave2_inst|sp|state.RDATA, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~0 , slave2_inst|sp|smemwdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector0~0 , slave2_inst|sp|Selector0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state~13 , slave2_inst|sp|state~13, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|state.IDLE , slave2_inst|sp|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector4~0 , slave1_inst|sp|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector3~0 , slave1_inst|sp|Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state.WDATA , slave1_inst|sp|state.WDATA, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|prev_state~13 , slave1_inst|sp|prev_state~13, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|prev_state.ADDR , slave1_inst|sp|prev_state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder1~0 , slave1_inst|sp|Decoder1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector7~0 , slave1_inst|sp|Selector7~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector12~0 , slave1_inst|sp|Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector14~5 , slave1_inst|sp|Selector14~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector15~0 , slave1_inst|sp|Selector15~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector14~2 , slave1_inst|sp|Selector14~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector14~3 , slave1_inst|sp|Selector14~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector14~4 , slave1_inst|sp|Selector14~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[0] , slave1_inst|sp|counter[0], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~0 , slave1_inst|sp|Add0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~2 , slave1_inst|sp|Add0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector13~2 , slave1_inst|sp|Selector13~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector13~3 , slave1_inst|sp|Selector13~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector13~0 , slave1_inst|sp|Selector13~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector13~1 , slave1_inst|sp|Selector13~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector13~4 , slave1_inst|sp|Selector13~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[1] , slave1_inst|sp|counter[1], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~4 , slave1_inst|sp|Add0~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector12~1 , slave1_inst|sp|Selector12~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector12~4 , slave1_inst|sp|Selector12~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector12~2 , slave1_inst|sp|Selector12~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|WideOr4 , slave1_inst|sp|WideOr4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector12~3 , slave1_inst|sp|Selector12~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector12~5 , slave1_inst|sp|Selector12~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[2] , slave1_inst|sp|counter[2], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~6 , slave1_inst|sp|Add0~6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector11~2 , slave1_inst|sp|Selector11~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector11~0 , slave1_inst|sp|Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector11~1 , slave1_inst|sp|Selector11~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector11~3 , slave1_inst|sp|Selector11~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[3] , slave1_inst|sp|counter[3], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal2~1 , slave1_inst|sp|Equal2~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal2~2 , slave1_inst|sp|Equal2~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector1~0 , slave1_inst|sp|Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state.ADDR , slave1_inst|sp|state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector8~0 , slave1_inst|sp|Selector8~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector8~2 , slave1_inst|sp|Selector8~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector8~1 , slave1_inst|sp|Selector8~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~8 , slave1_inst|sp|Add0~8, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector10~4 , slave1_inst|sp|Selector10~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector10~5 , slave1_inst|sp|Selector10~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector10~6 , slave1_inst|sp|Selector10~6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector10~8 , slave1_inst|sp|Selector10~8, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector10~7 , slave1_inst|sp|Selector10~7, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[4] , slave1_inst|sp|counter[4], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~10 , slave1_inst|sp|Add0~10, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector9~4 , slave1_inst|sp|Selector9~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector9~7 , slave1_inst|sp|Selector9~7, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector9~5 , slave1_inst|sp|Selector9~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector9~6 , slave1_inst|sp|Selector9~6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[5] , slave1_inst|sp|counter[5], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~12 , slave1_inst|sp|Add0~12, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector8~3 , slave1_inst|sp|Selector8~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[6] , slave1_inst|sp|counter[6], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector7~1 , slave1_inst|sp|Selector7~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Add0~14 , slave1_inst|sp|Add0~14, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector7~2 , slave1_inst|sp|Selector7~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector7~3 , slave1_inst|sp|Selector7~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|counter[7] , slave1_inst|sp|counter[7], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal2~0 , slave1_inst|sp|Equal2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder1~1 , slave1_inst|sp|Decoder1~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal3~0 , slave1_inst|sp|Equal3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector4~1 , slave1_inst|sp|Selector4~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state.SREADY , slave1_inst|sp|state.SREADY, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector16~0 , slave1_inst|sp|Selector16~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector16~1 , slave1_inst|sp|Selector16~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector16~2 , slave1_inst|sp|Selector16~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemren , slave1_inst|sp|smemren, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sm|ren_prev~0 , slave1_inst|sm|ren_prev~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sm|ren_prev , slave1_inst|sm|ren_prev, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sm|rvalid~0 , slave1_inst|sm|rvalid~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sm|rvalid , slave1_inst|sm|rvalid, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal1~0 , slave1_inst|sp|Equal1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal1~1 , slave1_inst|sp|Equal1~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal1~2 , slave1_inst|sp|Equal1~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector2~0 , slave1_inst|sp|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state.RDATA , slave1_inst|sp|state.RDATA, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~0 , slave1_inst|sp|smemwdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector0~0 , slave1_inst|sp|Selector0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state~13 , slave1_inst|sp|state~13, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state.IDLE , slave1_inst|sp|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Mux0~0 , bus_inst|decoder|Mux0~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Mux0~1 , bus_inst|decoder|Mux0~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector0~0 , bus_inst|decoder|Selector0~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|state~8 , bus_inst|decoder|state~8, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|state~9 , bus_inst|decoder|state~9, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|state.IDLE , bus_inst|decoder|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector1~0 , bus_inst|decoder|Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr~1 , bus_inst|decoder|slave_addr~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr[0] , bus_inst|decoder|split_slave_addr[0], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector8~0 , bus_inst|decoder|Selector8~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector8~1 , bus_inst|decoder|Selector8~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr[0] , bus_inst|decoder|slave_addr[0], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr~0 , bus_inst|decoder|split_slave_addr~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|ssel[0] , bus_inst|decoder|ssel[0], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|mvalid_decoder|out1~0 , bus_inst|decoder|mvalid_decoder|out1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|mode~0 , slave1_inst|sp|mode~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|mode , slave1_inst|sp|mode, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector6~0 , slave1_inst|sp|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|state.RVALID , slave1_inst|sp|state.RVALID, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector15~1 , slave1_inst|sp|Selector15~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|svalid , slave1_inst|sp|svalid, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector15~1 , slave2_inst|sp|Selector15~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|svalid , slave2_inst|sp|svalid, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector15~1 , slave3_inst|sp|Selector15~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|mvalid_decoder|out3~0 , bus_inst|decoder|mvalid_decoder|out3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~0 , slave3_inst|sp|Add0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~2 , slave3_inst|sp|Add0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector13~2 , slave3_inst|sp|Selector13~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|WideOr4 , slave3_inst|sp|WideOr4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector13~3 , slave3_inst|sp|Selector13~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector9~6 , slave3_inst|sp|Selector9~6, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector9~9 , slave3_inst|sp|Selector9~9, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~4 , slave3_inst|sp|Add0~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector12~0 , slave3_inst|sp|Selector12~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector12~1 , slave3_inst|sp|Selector12~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector7~8 , slave3_inst|sp|Selector7~8, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector12~2 , slave3_inst|sp|Selector12~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector11~0 , slave3_inst|sp|Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector12~3 , slave3_inst|sp|Selector12~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector12~4 , slave3_inst|sp|Selector12~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[2] , slave3_inst|sp|counter[2], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~6 , slave3_inst|sp|Add0~6, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~8 , slave3_inst|sp|Add0~8, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector10~0 , slave3_inst|sp|Selector10~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector10~1 , slave3_inst|sp|Selector10~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector10~3 , slave3_inst|sp|Selector10~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector10~2 , slave3_inst|sp|Selector10~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector10~4 , slave3_inst|sp|Selector10~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[4] , slave3_inst|sp|counter[4], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~10 , slave3_inst|sp|Add0~10, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector9~10 , slave3_inst|sp|Selector9~10, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector9~7 , slave3_inst|sp|Selector9~7, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector9~8 , slave3_inst|sp|Selector9~8, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[5] , slave3_inst|sp|counter[5], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector8~11 , slave3_inst|sp|Selector8~11, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector8~8 , slave3_inst|sp|Selector8~8, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector8~9 , slave3_inst|sp|Selector8~9, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector8~12 , slave3_inst|sp|Selector8~12, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~12 , slave3_inst|sp|Add0~12, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector8~10 , slave3_inst|sp|Selector8~10, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[6] , slave3_inst|sp|counter[6], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|WideOr8~0 , slave3_inst|sp|WideOr8~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector7~9 , slave3_inst|sp|Selector7~9, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector7~6 , slave3_inst|sp|Selector7~6, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add0~14 , slave3_inst|sp|Add0~14, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector7~7 , slave3_inst|sp|Selector7~7, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[7] , slave3_inst|sp|counter[7], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal2~0 , slave3_inst|sp|Equal2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal3~0 , slave3_inst|sp|Equal3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal3~1 , slave3_inst|sp|Equal3~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector5~0 , slave3_inst|sp|Selector5~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector3~0 , slave3_inst|sp|Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.WDATA , slave3_inst|sp|state.WDATA, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector13~0 , slave3_inst|sp|Selector13~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector13~1 , slave3_inst|sp|Selector13~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector13~4 , slave3_inst|sp|Selector13~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector13~5 , slave3_inst|sp|Selector13~5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[1] , slave3_inst|sp|counter[1], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal2~1 , slave3_inst|sp|Equal2~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal2~2 , slave3_inst|sp|Equal2~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector1~0 , slave3_inst|sp|Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.ADDR , slave3_inst|sp|state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|prev_state~13 , slave3_inst|sp|prev_state~13, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|prev_state.ADDR , slave3_inst|sp|prev_state.ADDR, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder1~0 , slave3_inst|sp|Decoder1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector14~0 , slave3_inst|sp|Selector14~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector14~1 , slave3_inst|sp|Selector14~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector14~2 , slave3_inst|sp|Selector14~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[0] , slave3_inst|sp|counter[0], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector15~2 , slave3_inst|sp|Selector15~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|svalid , slave3_inst|sp|svalid, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|rctrl_mux|Mux0~0 , bus_inst|rctrl_mux|Mux0~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|rctrl_mux|Mux0~1 , bus_inst|rctrl_mux|Mux0~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector0~1 , master1_port|Selector0~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~0 , master1_port|Add1~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~2 , master1_port|Add1~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector14~2 , master1_port|Selector14~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector14~3 , master1_port|Selector14~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[1] , master1_port|counter[1], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~4 , master1_port|Add1~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~6 , master1_port|Add1~6, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~8 , master1_port|Add1~8, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector10~0 , master1_port|Selector10~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector25~0 , master1_port|Selector25~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector11~0 , master1_port|Selector11~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector11~1 , master1_port|Selector11~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[4] , master1_port|counter[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~10 , master1_port|Add1~10, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector10~1 , master1_port|Selector10~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[5] , master1_port|counter[5], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~12 , master1_port|Add1~12, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector9~0 , master1_port|Selector9~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[6] , master1_port|counter[6], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Add1~14 , master1_port|Add1~14, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector8~0 , master1_port|Selector8~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[7] , master1_port|counter[7], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Equal1~0 , master1_port|Equal1~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Equal1~1 , master1_port|Equal1~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector1~0 , master1_port|Selector1~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector13~2 , master1_port|Selector13~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector13~5 , master1_port|Selector13~5, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector13~3 , master1_port|Selector13~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector13~4 , master1_port|Selector13~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[2] , master1_port|counter[2], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector3~0 , master1_port|Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector2~0 , master1_port|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector2~2 , master1_port|Selector2~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.RDATA , master1_port|state.RDATA, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector12~1 , master1_port|Selector12~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector12~2 , master1_port|Selector12~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector12~3 , master1_port|Selector12~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector12~4 , master1_port|Selector12~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|counter[3] , master1_port|counter[3], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Equal3~0 , master1_port|Equal3~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector3~1 , master1_port|Selector3~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.WDATA , master1_port|state.WDATA, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector16~0 , master1_port|Selector16~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector16~1 , master1_port|Selector16~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|mctrl_mux|out[0]~0 , bus_inst|mctrl_mux|out[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|mctrl_mux|out[0]~0_NEW_REG144 , bus_inst|mctrl_mux|out[0]~0_NEW_REG144, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector3~1 , bus_inst|decoder|Selector3~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector3~2 , bus_inst|decoder|Selector3~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|state.WAIT , bus_inst|decoder|state.WAIT, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr~2 , bus_inst|decoder|split_slave_addr~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr[2] , bus_inst|decoder|split_slave_addr[2], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector6~0 , bus_inst|decoder|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr~4 , bus_inst|decoder|slave_addr~4, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector6~1 , bus_inst|decoder|Selector6~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr[2] , bus_inst|decoder|slave_addr[2], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr~3 , bus_inst|decoder|split_slave_addr~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|split_slave_addr[3] , bus_inst|decoder|split_slave_addr[3], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector5~0 , bus_inst|decoder|Selector5~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr~3 , bus_inst|decoder|slave_addr~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|Selector5~1 , bus_inst|decoder|Selector5~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr[3] , bus_inst|decoder|slave_addr[3], ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|slave_addr_valid~0 , bus_inst|decoder|slave_addr_valid~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|decoder|ack~0 , bus_inst|decoder|ack~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector6~0 , master1_port|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector6~1 , master1_port|Selector6~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.WAIT , master1_port|state.WAIT, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Selector0~0 , master1_port|Selector0~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state~13 , master1_port|state~13, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state~14 , master1_port|state~14, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state~15 , master1_port|state~15, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|state.IDLE , master1_port|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|state~7 , bus_inst|bus_arbiter|state~7, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector0~2 , bus_inst|bus_arbiter|Selector0~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector0~4 , bus_inst|bus_arbiter|Selector0~4, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|always0~0 , bus_inst|bus_arbiter|always0~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector2~3 , bus_inst|bus_arbiter|Selector2~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector6~2 , bus_inst|bus_arbiter|Selector6~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector2~0 , bus_inst|bus_arbiter|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector0~3 , bus_inst|bus_arbiter|Selector0~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|state~8 , bus_inst|bus_arbiter|state~8, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|state.IDLE , bus_inst|bus_arbiter|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector1~2 , bus_inst|bus_arbiter|Selector1~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector1~3 , bus_inst|bus_arbiter|Selector1~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector1~5 , bus_inst|bus_arbiter|Selector1~5, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|state.M1 , bus_inst|bus_arbiter|state.M1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector4~0 , bus_inst|bus_arbiter|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_owner.SM1 , bus_inst|bus_arbiter|split_owner.SM1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector6~0 , bus_inst|bus_arbiter|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector6~1 , bus_inst|bus_arbiter|Selector6~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector6~3 , bus_inst|bus_arbiter|Selector6~3, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|split_grant , bus_inst|bus_arbiter|split_grant, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector33~0 , slave3_inst|sp|Selector33~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|rcounter[0] , slave3_inst|sp|rcounter[0], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector32~0 , slave3_inst|sp|Selector32~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|rcounter[1] , slave3_inst|sp|rcounter[1], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector31~0 , slave3_inst|sp|Selector31~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector31~1 , slave3_inst|sp|Selector31~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|rcounter[2] , slave3_inst|sp|rcounter[2], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Add1~0 , slave3_inst|sp|Add1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector30~0 , slave3_inst|sp|Selector30~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|rcounter[3] , slave3_inst|sp|rcounter[3], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector6~0 , slave3_inst|sp|Selector6~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector6~1 , slave3_inst|sp|Selector6~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.WAIT , slave3_inst|sp|state.WAIT, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector2~0 , slave3_inst|sp|Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.RDATA , slave3_inst|sp|state.RDATA, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector15~0 , slave3_inst|sp|Selector15~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector11~3 , slave3_inst|sp|Selector11~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector11~4 , slave3_inst|sp|Selector11~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector11~1 , slave3_inst|sp|Selector11~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector11~2 , slave3_inst|sp|Selector11~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector11~5 , slave3_inst|sp|Selector11~5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|counter[3] , slave3_inst|sp|counter[3], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal1~1 , slave3_inst|sp|Equal1~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal1~0 , slave3_inst|sp|Equal1~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal1~2 , slave3_inst|sp|Equal1~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector0~0 , slave3_inst|sp|Selector0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~0 , slave3_inst|sp|smemwdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state~13 , slave3_inst|sp|state~13, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.IDLE , slave3_inst|sp|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|mode~0 , slave3_inst|sp|mode~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|mode , slave3_inst|sp|mode, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector5~1 , slave3_inst|sp|Selector5~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.SREADY , slave3_inst|sp|state.SREADY, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector4~0 , slave3_inst|sp|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|state.SPLIT , slave3_inst|sp|state.SPLIT, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector1~4 , bus_inst|bus_arbiter|Selector1~4, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector2~1 , bus_inst|bus_arbiter|Selector2~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector2~2 , bus_inst|bus_arbiter|Selector2~2, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|Selector2~4 , bus_inst|bus_arbiter|Selector2~4, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|bus_arbiter|state.M2 , bus_inst|bus_arbiter|state.M2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector4~0 , master2_port|Selector4~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.REQ , master2_port|state.REQ, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|WideOr8~0 , master2_port|WideOr8~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector12~2 , master2_port|Selector12~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector12~3 , master2_port|Selector12~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector12~4 , master2_port|Selector12~4, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|counter[3] , master2_port|counter[3], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Equal3~0 , master2_port|Equal3~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state~13 , master2_port|state~13, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state~14 , master2_port|state~14, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Selector0~0 , master2_port|Selector0~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state~15 , master2_port|state~15, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|state.IDLE , master2_port|state.IDLE, ads_bus_demo_de0nano, 1
instance = comp, \Add1~30 , Add1~30, ads_bus_demo_de0nano, 1
instance = comp, \Selector5~0 , Selector5~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_counter[15] , demo_counter[15], ads_bus_demo_de0nano, 1
instance = comp, \always5~0 , always5~0, ads_bus_demo_de0nano, 1
instance = comp, \always5~2 , always5~2, ads_bus_demo_de0nano, 1
instance = comp, \Selector2~0 , Selector2~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_state.DEMO_WAIT , demo_state.DEMO_WAIT, ads_bus_demo_de0nano, 1
instance = comp, \Selector3~0 , Selector3~0, ads_bus_demo_de0nano, 1
instance = comp, \demo_state.DEMO_COMPLETE , demo_state.DEMO_COMPLETE, ads_bus_demo_de0nano, 1
instance = comp, \display_slave[0] , display_slave[0], ads_bus_demo_de0nano, 1
instance = comp, \display_slave[1]~feeder , display_slave[1]~feeder, ads_bus_demo_de0nano, 1
instance = comp, \display_slave[1] , display_slave[1], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[5]_OTERM109~feeder , master1_port|rdata[5]_OTERM109~feeder, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[5]_NEW_REG108 , master1_port|rdata[5]_NEW_REG108, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Decoder0~0 , master1_port|Decoder0~0, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Decoder0~1 , master1_port|Decoder0~1, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[4]_NEW_REG114 , master1_port|rdata[4]_NEW_REG114, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[0]_NEW_REG132 , master1_port|rdata[0]_NEW_REG132, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM3~feeder , slave1_inst|sp|srdata_OTERM3~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_NEW_REG2 , slave1_inst|sp|srdata_NEW_REG2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM7~feeder , slave1_inst|sp|srdata_OTERM7~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_NEW_REG6 , slave1_inst|sp|srdata_NEW_REG6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_NEW_REG0 , slave1_inst|sp|srdata_NEW_REG0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~1 , slave1_inst|sp|smemwdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector17~0 , slave1_inst|sp|Selector17~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector17~1 , slave1_inst|sp|Selector17~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwen , slave1_inst|sp|smemwen, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder1~2 , slave1_inst|sp|Decoder1~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~6 , slave1_inst|sp|wdata~6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[0] , slave1_inst|sp|wdata[0], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~8 , slave1_inst|sp|smemwdata~8, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[0] , slave1_inst|sp|smemwdata[0], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder0~0 , slave1_inst|sp|Decoder0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder0~1 , slave1_inst|sp|Decoder0~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector28~0 , slave1_inst|sp|Selector28~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[0] , slave1_inst|sp|addr[0], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~0 , slave1_inst|sp|smemaddr~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[0] , slave1_inst|sp|smemaddr[0], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder0~2 , slave1_inst|sp|Decoder0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector27~0 , slave1_inst|sp|Selector27~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[1] , slave1_inst|sp|addr[1], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~1 , slave1_inst|sp|smemaddr~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[1] , slave1_inst|sp|smemaddr[1], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector26~0 , slave1_inst|sp|Selector26~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[2] , slave1_inst|sp|addr[2], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~2 , slave1_inst|sp|smemaddr~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[2] , slave1_inst|sp|smemaddr[2], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector25~0 , slave1_inst|sp|Selector25~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[3] , slave1_inst|sp|addr[3], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~3 , slave1_inst|sp|smemaddr~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[3] , slave1_inst|sp|smemaddr[3], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder1~3 , slave1_inst|sp|Decoder1~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector24~0 , slave1_inst|sp|Selector24~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[4] , slave1_inst|sp|addr[4], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~4 , slave1_inst|sp|smemaddr~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[4] , slave1_inst|sp|smemaddr[4], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector23~0 , slave1_inst|sp|Selector23~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[5] , slave1_inst|sp|addr[5], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~5 , slave1_inst|sp|smemaddr~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[5] , slave1_inst|sp|smemaddr[5], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector22~0 , slave1_inst|sp|Selector22~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[6] , slave1_inst|sp|addr[6], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~6 , slave1_inst|sp|smemaddr~6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[6] , slave1_inst|sp|smemaddr[6], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder0~3 , slave1_inst|sp|Decoder0~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector21~0 , slave1_inst|sp|Selector21~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[7] , slave1_inst|sp|addr[7], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~7 , slave1_inst|sp|smemaddr~7, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[7] , slave1_inst|sp|smemaddr[7], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder0~4 , slave1_inst|sp|Decoder0~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector20~0 , slave1_inst|sp|Selector20~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[8] , slave1_inst|sp|addr[8], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~8 , slave1_inst|sp|smemaddr~8, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[8] , slave1_inst|sp|smemaddr[8], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector19~0 , slave1_inst|sp|Selector19~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector19~1 , slave1_inst|sp|Selector19~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[9] , slave1_inst|sp|addr[9], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~9 , slave1_inst|sp|smemaddr~9, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[9] , slave1_inst|sp|smemaddr[9], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Selector18~0 , slave1_inst|sp|Selector18~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|addr[10] , slave1_inst|sp|addr[10], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr~10 , slave1_inst|sp|smemaddr~10, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemaddr[10] , slave1_inst|sp|smemaddr[10], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder1~4 , slave1_inst|sp|Decoder1~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~5 , slave1_inst|sp|wdata~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[1] , slave1_inst|sp|wdata[1], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~7 , slave1_inst|sp|smemwdata~7, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[1] , slave1_inst|sp|smemwdata[1], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~4 , slave1_inst|sp|wdata~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[2] , slave1_inst|sp|wdata[2], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~6 , slave1_inst|sp|smemwdata~6, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[2] , slave1_inst|sp|smemwdata[2], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~7 , slave1_inst|sp|wdata~7, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[3] , slave1_inst|sp|wdata[3], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~9 , slave1_inst|sp|smemwdata~9, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[3] , slave1_inst|sp|smemwdata[3], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 , slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG46 , slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG46, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG42 , slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG42, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG44 , slave1_inst|sp|srdata_OTERM5_OTERM29_NEW_REG44, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG134 , slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG134, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG138 , slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG138, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG136 , slave1_inst|sp|srdata_OTERM5_OTERM29_OTERM49_NEW_REG136, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Mux0~2 , slave1_inst|sp|Mux0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Mux0~3 , slave1_inst|sp|Mux0~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_NEW_REG24 , slave1_inst|sp|srdata_OTERM5_NEW_REG24, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~2 , slave1_inst|sp|wdata~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[4] , slave1_inst|sp|wdata[4], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~4 , slave1_inst|sp|smemwdata~4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[4] , slave1_inst|sp|smemwdata[4], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~1 , slave1_inst|sp|wdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[5] , slave1_inst|sp|wdata[5], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~3 , slave1_inst|sp|smemwdata~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[5] , slave1_inst|sp|smemwdata[5], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~0 , slave1_inst|sp|wdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[6] , slave1_inst|sp|wdata[6], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~2 , slave1_inst|sp|smemwdata~2, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[6] , slave1_inst|sp|smemwdata[6], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Equal3~1 , slave1_inst|sp|Equal3~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Decoder1~5 , slave1_inst|sp|Decoder1~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata~3 , slave1_inst|sp|wdata~3, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|wdata[7] , slave1_inst|sp|wdata[7], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata~5 , slave1_inst|sp|smemwdata~5, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|smemwdata[7] , slave1_inst|sp|smemwdata[7], ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 , slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder , slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM51~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG50 , slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG50, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder , slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM53~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG52 , slave1_inst|sp|srdata_OTERM5_OTERM27_NEW_REG52, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder , slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM141~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG140 , slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG140, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder , slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_OTERM143~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG142 , slave1_inst|sp|srdata_OTERM5_OTERM27_OTERM55_NEW_REG142, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Mux0~0 , slave1_inst|sp|Mux0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|Mux0~1 , slave1_inst|sp|Mux0~1, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata~0 , slave1_inst|sp|srdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave1_inst|sp|srdata~1 , slave1_inst|sp|srdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM23~feeder , slave3_inst|sp|srdata_OTERM23~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_NEW_REG22 , slave3_inst|sp|srdata_NEW_REG22, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM19~feeder , slave3_inst|sp|srdata_OTERM19~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_NEW_REG18 , slave3_inst|sp|srdata_NEW_REG18, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_NEW_REG16 , slave3_inst|sp|srdata_NEW_REG16, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM39_NEW_REG82 , slave3_inst|sp|srdata_OTERM21_OTERM39_NEW_REG82, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector17~0 , slave3_inst|sp|Selector17~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~1 , slave3_inst|sp|smemwdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector17~1 , slave3_inst|sp|Selector17~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwen , slave3_inst|sp|smemwen, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector16~1 , slave3_inst|sp|Selector16~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector16~0 , slave3_inst|sp|Selector16~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector16~2 , slave3_inst|sp|Selector16~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemren , slave3_inst|sp|smemren, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder1~3 , slave3_inst|sp|Decoder1~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder1~1 , slave3_inst|sp|Decoder1~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~1 , slave3_inst|sp|wdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[5] , slave3_inst|sp|wdata[5], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~3 , slave3_inst|sp|smemwdata~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[5] , slave3_inst|sp|smemwdata[5], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder0~0 , slave3_inst|sp|Decoder0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder0~1 , slave3_inst|sp|Decoder0~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector29~0 , slave3_inst|sp|Selector29~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[0] , slave3_inst|sp|addr[0], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~0 , slave3_inst|sp|smemaddr~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[0] , slave3_inst|sp|smemaddr[0], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector28~0 , slave3_inst|sp|Selector28~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[1] , slave3_inst|sp|addr[1], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~1 , slave3_inst|sp|smemaddr~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[1] , slave3_inst|sp|smemaddr[1], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder1~2 , slave3_inst|sp|Decoder1~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector27~0 , slave3_inst|sp|Selector27~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[2] , slave3_inst|sp|addr[2], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~2 , slave3_inst|sp|smemaddr~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[2] , slave3_inst|sp|smemaddr[2], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Equal3~2 , slave3_inst|sp|Equal3~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector26~0 , slave3_inst|sp|Selector26~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[3] , slave3_inst|sp|addr[3], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~3 , slave3_inst|sp|smemaddr~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[3] , slave3_inst|sp|smemaddr[3], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder0~2 , slave3_inst|sp|Decoder0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector25~0 , slave3_inst|sp|Selector25~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[4] , slave3_inst|sp|addr[4], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~4 , slave3_inst|sp|smemaddr~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[4] , slave3_inst|sp|smemaddr[4], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector24~0 , slave3_inst|sp|Selector24~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[5] , slave3_inst|sp|addr[5], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~5 , slave3_inst|sp|smemaddr~5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[5] , slave3_inst|sp|smemaddr[5], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector23~0 , slave3_inst|sp|Selector23~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[6] , slave3_inst|sp|addr[6], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~6 , slave3_inst|sp|smemaddr~6, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[6] , slave3_inst|sp|smemaddr[6], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector22~0 , slave3_inst|sp|Selector22~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[7] , slave3_inst|sp|addr[7], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~7 , slave3_inst|sp|smemaddr~7, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[7] , slave3_inst|sp|smemaddr[7], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder0~3 , slave3_inst|sp|Decoder0~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector21~0 , slave3_inst|sp|Selector21~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[8] , slave3_inst|sp|addr[8], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~8 , slave3_inst|sp|smemaddr~8, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[8] , slave3_inst|sp|smemaddr[8], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector20~0 , slave3_inst|sp|Selector20~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[9] , slave3_inst|sp|addr[9], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~9 , slave3_inst|sp|smemaddr~9, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[9] , slave3_inst|sp|smemaddr[9], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector19~0 , slave3_inst|sp|Selector19~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[10] , slave3_inst|sp|addr[10], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~10 , slave3_inst|sp|smemaddr~10, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[10] , slave3_inst|sp|smemaddr[10], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Selector18~0 , slave3_inst|sp|Selector18~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|addr[11] , slave3_inst|sp|addr[11], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr~11 , slave3_inst|sp|smemaddr~11, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemaddr[11] , slave3_inst|sp|smemaddr[11], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~0 , slave3_inst|sp|wdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[6] , slave3_inst|sp|wdata[6], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~2 , slave3_inst|sp|smemwdata~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[6] , slave3_inst|sp|smemwdata[6], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 , slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG160 , slave3_inst|sp|Mux0~1_OTERM151_NEW_REG160, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~2 , slave3_inst|sp|wdata~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[4] , slave3_inst|sp|wdata[4], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~4 , slave3_inst|sp|smemwdata~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[4] , slave3_inst|sp|smemwdata[4], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~3 , slave3_inst|sp|wdata~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[7] , slave3_inst|sp|wdata[7], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~5 , slave3_inst|sp|smemwdata~5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[7] , slave3_inst|sp|smemwdata[7], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 , slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG162 , slave3_inst|sp|Mux0~1_OTERM151_NEW_REG162, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~0 , slave3_inst|sp|Mux0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~1_OTERM151_NEW_REG164 , slave3_inst|sp|Mux0~1_OTERM151_NEW_REG164, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~1 , slave3_inst|sp|Mux0~1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_NEW_REG36 , slave3_inst|sp|srdata_OTERM21_NEW_REG36, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG72 , slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG72, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder1~4 , slave3_inst|sp|Decoder1~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~6 , slave3_inst|sp|wdata~6, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[0] , slave3_inst|sp|wdata[0], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~8 , slave3_inst|sp|smemwdata~8, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[0] , slave3_inst|sp|smemwdata[0], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Decoder1~5 , slave3_inst|sp|Decoder1~5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~7 , slave3_inst|sp|wdata~7, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[3] , slave3_inst|sp|wdata[3], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~9 , slave3_inst|sp|smemwdata~9, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[3] , slave3_inst|sp|smemwdata[3], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 , slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG76 , slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG76, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~4 , slave3_inst|sp|wdata~4, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[1] , slave3_inst|sp|wdata[1], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~6 , slave3_inst|sp|smemwdata~6, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[1] , slave3_inst|sp|smemwdata[1], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata~5 , slave3_inst|sp|wdata~5, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|wdata[2] , slave3_inst|sp|wdata[2], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata~7 , slave3_inst|sp|smemwdata~7, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|smemwdata[2] , slave3_inst|sp|smemwdata[2], ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 , slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder , slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM75~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG74 , slave3_inst|sp|srdata_OTERM21_OTERM41_NEW_REG74, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder , slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_OTERM153~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG152 , slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG152, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG154 , slave3_inst|sp|srdata_OTERM21_OTERM41_OTERM79_NEW_REG154, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~2 , slave3_inst|sp|Mux0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|Mux0~3 , slave3_inst|sp|Mux0~3, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata~0 , slave3_inst|sp|srdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave3_inst|sp|srdata~1 , slave3_inst|sp|srdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_NEW_REG14 , slave2_inst|sp|srdata_NEW_REG14, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM11~feeder , slave2_inst|sp|srdata_OTERM11~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_NEW_REG10 , slave2_inst|sp|srdata_NEW_REG10, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_NEW_REG8 , slave2_inst|sp|srdata_NEW_REG8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG56 , slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG56, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector17~0 , slave2_inst|sp|Selector17~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~1 , slave2_inst|sp|smemwdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector17~1 , slave2_inst|sp|Selector17~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwen , slave2_inst|sp|smemwen, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder1~3 , slave2_inst|sp|Decoder1~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder1~4 , slave2_inst|sp|Decoder1~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~4 , slave2_inst|sp|wdata~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[1] , slave2_inst|sp|wdata[1], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~6 , slave2_inst|sp|smemwdata~6, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[1] , slave2_inst|sp|smemwdata[1], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder0~0 , slave2_inst|sp|Decoder0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder0~1 , slave2_inst|sp|Decoder0~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector29~0 , slave2_inst|sp|Selector29~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[0] , slave2_inst|sp|addr[0], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~0 , slave2_inst|sp|smemaddr~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[0] , slave2_inst|sp|smemaddr[0], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector28~0 , slave2_inst|sp|Selector28~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[1] , slave2_inst|sp|addr[1], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~1 , slave2_inst|sp|smemaddr~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[1] , slave2_inst|sp|smemaddr[1], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder1~2 , slave2_inst|sp|Decoder1~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector27~0 , slave2_inst|sp|Selector27~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[2] , slave2_inst|sp|addr[2], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~2 , slave2_inst|sp|smemaddr~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[2] , slave2_inst|sp|smemaddr[2], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector26~0 , slave2_inst|sp|Selector26~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[3] , slave2_inst|sp|addr[3], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~3 , slave2_inst|sp|smemaddr~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[3] , slave2_inst|sp|smemaddr[3], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Equal3~2 , slave2_inst|sp|Equal3~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder0~2 , slave2_inst|sp|Decoder0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector25~0 , slave2_inst|sp|Selector25~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[4] , slave2_inst|sp|addr[4], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~4 , slave2_inst|sp|smemaddr~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[4] , slave2_inst|sp|smemaddr[4], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector24~0 , slave2_inst|sp|Selector24~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[5] , slave2_inst|sp|addr[5], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~5 , slave2_inst|sp|smemaddr~5, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[5] , slave2_inst|sp|smemaddr[5], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector23~0 , slave2_inst|sp|Selector23~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[6] , slave2_inst|sp|addr[6], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~6 , slave2_inst|sp|smemaddr~6, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[6] , slave2_inst|sp|smemaddr[6], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector22~0 , slave2_inst|sp|Selector22~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[7] , slave2_inst|sp|addr[7], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~7 , slave2_inst|sp|smemaddr~7, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[7] , slave2_inst|sp|smemaddr[7], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder0~3 , slave2_inst|sp|Decoder0~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector21~0 , slave2_inst|sp|Selector21~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[8] , slave2_inst|sp|addr[8], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~8 , slave2_inst|sp|smemaddr~8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[8] , slave2_inst|sp|smemaddr[8], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector20~0 , slave2_inst|sp|Selector20~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[9] , slave2_inst|sp|addr[9], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~9 , slave2_inst|sp|smemaddr~9, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[9] , slave2_inst|sp|smemaddr[9], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector19~0 , slave2_inst|sp|Selector19~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[10] , slave2_inst|sp|addr[10], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~10 , slave2_inst|sp|smemaddr~10, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[10] , slave2_inst|sp|smemaddr[10], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Selector18~0 , slave2_inst|sp|Selector18~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|addr[11] , slave2_inst|sp|addr[11], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr~11 , slave2_inst|sp|smemaddr~11, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemaddr[11] , slave2_inst|sp|smemaddr[11], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~5 , slave2_inst|sp|wdata~5, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[2] , slave2_inst|sp|wdata[2], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~7 , slave2_inst|sp|smemwdata~7, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[2] , slave2_inst|sp|smemwdata[2], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 , slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG58 , slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG58, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~6 , slave2_inst|sp|wdata~6, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[0] , slave2_inst|sp|wdata[0], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~8 , slave2_inst|sp|smemwdata~8, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[0] , slave2_inst|sp|smemwdata[0], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder1~5 , slave2_inst|sp|Decoder1~5, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~7 , slave2_inst|sp|wdata~7, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[3] , slave2_inst|sp|wdata[3], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~9 , slave2_inst|sp|smemwdata~9, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[3] , slave2_inst|sp|smemwdata[3], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 , slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG60 , slave2_inst|sp|srdata_OTERM13_OTERM35_NEW_REG60, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG146 , slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG146, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder , slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_OTERM149~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG148 , slave2_inst|sp|srdata_OTERM13_OTERM35_OTERM63_NEW_REG148, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG66 , slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG66, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Mux0~2 , slave2_inst|sp|Mux0~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Mux0~3 , slave2_inst|sp|Mux0~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_NEW_REG30 , slave2_inst|sp|srdata_OTERM13_NEW_REG30, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Decoder1~1 , slave2_inst|sp|Decoder1~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~2 , slave2_inst|sp|wdata~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[4] , slave2_inst|sp|wdata[4], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~4 , slave2_inst|sp|smemwdata~4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[4] , slave2_inst|sp|smemwdata[4], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~3 , slave2_inst|sp|wdata~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[7] , slave2_inst|sp|wdata[7], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~5 , slave2_inst|sp|smemwdata~5, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[7] , slave2_inst|sp|smemwdata[7], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 , slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder , slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM69~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG68 , slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG68, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~1 , slave2_inst|sp|wdata~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[5] , slave2_inst|sp|wdata[5], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~3 , slave2_inst|sp|smemwdata~3, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[5] , slave2_inst|sp|smemwdata[5], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata~0 , slave2_inst|sp|wdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|wdata[6] , slave2_inst|sp|wdata[6], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata~2 , slave2_inst|sp|smemwdata~2, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|smemwdata[6] , slave2_inst|sp|smemwdata[6], ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 , slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG64 , slave2_inst|sp|srdata_OTERM13_OTERM33_NEW_REG64, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG156 , slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG156, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder , slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_OTERM159~feeder, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG158 , slave2_inst|sp|srdata_OTERM13_OTERM33_OTERM71_NEW_REG158, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Mux0~0 , slave2_inst|sp|Mux0~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|Mux0~1 , slave2_inst|sp|Mux0~1, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata~0 , slave2_inst|sp|srdata~0, ads_bus_demo_de0nano, 1
instance = comp, \slave2_inst|sp|srdata~1 , slave2_inst|sp|srdata~1, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|rdata_mux|Mux0~0 , bus_inst|rdata_mux|Mux0~0, ads_bus_demo_de0nano, 1
instance = comp, \bus_inst|rdata_mux|Mux0~1 , bus_inst|rdata_mux|Mux0~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[5]_NEW_REG92 , master2_port|rdata[5]_NEW_REG92, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata~0 , master1_port|rdata~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[5]_OTERM91~feeder , master2_port|rdata[5]_OTERM91~feeder, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[5]_NEW_REG90 , master2_port|rdata[5]_NEW_REG90, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[0]_NEW_REG126 , master2_port|rdata[0]_NEW_REG126, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Decoder0~0 , master2_port|Decoder0~0, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Decoder0~1 , master2_port|Decoder0~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[4]_NEW_REG98 , master2_port|rdata[4]_NEW_REG98, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata~0 , master2_port|rdata~0, ads_bus_demo_de0nano, 1
instance = comp, \display_data[0]~0 , display_data[0]~0, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[0]~_wirecell , data_pattern[0]~_wirecell, ads_bus_demo_de0nano, 1
instance = comp, \display_data[0] , display_data[0], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Decoder0~2 , master1_port|Decoder0~2, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[5]_NEW_REG110 , master1_port|rdata[5]_NEW_REG110, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[1]_NEW_REG130 , master1_port|rdata[1]_NEW_REG130, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata~1 , master1_port|rdata~1, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[1]_NEW_REG124 , master2_port|rdata[1]_NEW_REG124, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Decoder0~2 , master2_port|Decoder0~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[5]_NEW_REG94 , master2_port|rdata[5]_NEW_REG94, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata~1 , master2_port|rdata~1, ads_bus_demo_de0nano, 1
instance = comp, \display_data[1]~1 , display_data[1]~1, ads_bus_demo_de0nano, 1
instance = comp, \display_data[1] , display_data[1], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|Decoder0~3 , master1_port|Decoder0~3, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[3]_NEW_REG120 , master1_port|rdata[3]_NEW_REG120, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[2]_NEW_REG128 , master1_port|rdata[2]_NEW_REG128, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[3]_OTERM119~feeder , master1_port|rdata[3]_OTERM119~feeder, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[3]_NEW_REG118 , master1_port|rdata[3]_NEW_REG118, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata~2 , master1_port|rdata~2, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[3]_OTERM103~feeder , master2_port|rdata[3]_OTERM103~feeder, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[3]_NEW_REG102 , master2_port|rdata[3]_NEW_REG102, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|Decoder0~3 , master2_port|Decoder0~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[3]_NEW_REG104 , master2_port|rdata[3]_NEW_REG104, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[2]_NEW_REG122 , master2_port|rdata[2]_NEW_REG122, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata~2 , master2_port|rdata~2, ads_bus_demo_de0nano, 1
instance = comp, \display_data[2]~2 , display_data[2]~2, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[2]~_wirecell , data_pattern[2]~_wirecell, ads_bus_demo_de0nano, 1
instance = comp, \display_data[2] , display_data[2], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[3]_NEW_REG116 , master1_port|rdata[3]_NEW_REG116, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata~3 , master1_port|rdata~3, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[3]_NEW_REG100 , master2_port|rdata[3]_NEW_REG100, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata~3 , master2_port|rdata~3, ads_bus_demo_de0nano, 1
instance = comp, \display_data[3]~3 , display_data[3]~3, ads_bus_demo_de0nano, 1
instance = comp, \display_data[3] , display_data[3], ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[4]_NEW_REG96 , master2_port|rdata[4]_NEW_REG96, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata~4 , master2_port|rdata~4, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[4]_NEW_REG112 , master1_port|rdata[4]_NEW_REG112, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata~4 , master1_port|rdata~4, ads_bus_demo_de0nano, 1
instance = comp, \display_data[4]~4 , display_data[4]~4, ads_bus_demo_de0nano, 1
instance = comp, \display_data[4] , display_data[4], ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata[5]_NEW_REG106 , master1_port|rdata[5]_NEW_REG106, ads_bus_demo_de0nano, 1
instance = comp, \master1_port|rdata~5 , master1_port|rdata~5, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata[5]_NEW_REG88 , master2_port|rdata[5]_NEW_REG88, ads_bus_demo_de0nano, 1
instance = comp, \master2_port|rdata~5 , master2_port|rdata~5, ads_bus_demo_de0nano, 1
instance = comp, \display_data[5]~5 , display_data[5]~5, ads_bus_demo_de0nano, 1
instance = comp, \data_pattern[5]~_wirecell , data_pattern[5]~_wirecell, ads_bus_demo_de0nano, 1
instance = comp, \display_data[5] , display_data[5], ads_bus_demo_de0nano, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
