=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Thu Jun 27 16:50:25 2024
=========================================================================================================


Top Model:                fpga_ed4g                                                       
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../LED_light.sdc                                             
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: SYSCLK                                                   
Clock = SYSCLK, period 40ns, rising at 0ns, falling at 20ns

88 endpoints analyzed totally, and 1856 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 4.072ns
---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_91 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     35.928 ns                                                       
 Start Point:             add0_syn_176.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_91.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.557ns  (logic 2.217ns, net 1.340ns, 62% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 add0_syn_176.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 add0_syn_176.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[1] (rst_cnt[5])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.881 r     5.728
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.728      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.860
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.860      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.992
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.992      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.124
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.124      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.256
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.256      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.388
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.388      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.fx[0]                                          cell (ADDER)            0.387 r     6.775
 reg0_syn_91.mi[0] (rst_cnt_b1[28])                          net  (fanout = 1)       0.591 r     7.366      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_91                                                 path2reg0               0.143       7.509
 Arrival time                                                                        7.509                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.928ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.009 ns                                                       
 Start Point:             reg0_syn_124.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_91.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.476ns  (logic 2.283ns, net 1.193ns, 65% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_124.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_124.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[0] (rst_cnt[3])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.947 r     5.647
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.647      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.779
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.779      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.911
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.911      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.043
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.043      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.175
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.175      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.307
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.307      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.fx[0]                                          cell (ADDER)            0.387 r     6.694
 reg0_syn_91.mi[0] (rst_cnt_b1[28])                          net  (fanout = 1)       0.591 r     7.285      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_91                                                 path2reg0               0.143       7.428
 Arrival time                                                                        7.428                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.009ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.069 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_91.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.416ns  (logic 2.349ns, net 1.067ns, 68% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.476 r     4.574      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.455
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.455      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.587
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.587      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.719
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.719      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.851
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.851      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.983
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.983      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.115
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.115      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.247
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.247      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.fx[0]                                          cell (ADDER)            0.387 r     6.634
 reg0_syn_91.mi[0] (rst_cnt_b1[28])                          net  (fanout = 1)       0.591 r     7.225      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_91                                                 path2reg0               0.143       7.368
 Arrival time                                                                        7.368                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.069ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_94 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     35.970 ns                                                       
 Start Point:             add0_syn_176.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_94.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.515ns  (logic 2.028ns, net 1.487ns, 57% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 add0_syn_176.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 add0_syn_176.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[1] (rst_cnt[5])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.881 r     5.728
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.728      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.860
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.860      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.992
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.992      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.124
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.124      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.256
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.256      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.388
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.388      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.f[0]                                           cell (ADDER)            0.198 r     6.586
 reg0_syn_94.mi[0] (rst_cnt_b1[27])                          net  (fanout = 1)       0.738 r     7.324      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_94                                                 path2reg0               0.143       7.467
 Arrival time                                                                        7.467                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_94.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.970ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.051 ns                                                       
 Start Point:             reg0_syn_124.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_94.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.434ns  (logic 2.094ns, net 1.340ns, 60% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_124.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_124.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[0] (rst_cnt[3])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.947 r     5.647
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.647      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.779
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.779      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.911
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.911      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.043
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.043      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.175
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.175      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.307
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.307      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.f[0]                                           cell (ADDER)            0.198 r     6.505
 reg0_syn_94.mi[0] (rst_cnt_b1[27])                          net  (fanout = 1)       0.738 r     7.243      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_94                                                 path2reg0               0.143       7.386
 Arrival time                                                                        7.386                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_94.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.051ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.111 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_94.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.374ns  (logic 2.160ns, net 1.214ns, 64% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.476 r     4.574      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.455
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.455      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.587
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.587      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.719
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.719      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.851
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.851      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.983
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.983      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.115
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.115      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.247
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.247      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.f[0]                                           cell (ADDER)            0.198 r     6.445
 reg0_syn_94.mi[0] (rst_cnt_b1[27])                          net  (fanout = 1)       0.738 r     7.183      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_94                                                 path2reg0               0.143       7.326
 Arrival time                                                                        7.326                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_94.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.111ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_97 (27 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     35.994 ns                                                       
 Start Point:             add0_syn_176.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.491ns  (logic 2.151ns, net 1.340ns, 61% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 add0_syn_176.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 add0_syn_176.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[1] (rst_cnt[5])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.881 r     5.728
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.728      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.860
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.860      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.992
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.992      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.124
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.124      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.256
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.256      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.709
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.591 r     7.300      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.443
 Arrival time                                                                        7.443                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.994ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.075 ns                                                       
 Start Point:             reg0_syn_124.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.410ns  (logic 2.217ns, net 1.193ns, 65% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_124.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_124.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[0] (rst_cnt[3])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.947 r     5.647
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.647      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.779
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.779      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.911
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.911      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.043
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.043      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.175
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.175      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.628
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.591 r     7.219      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.362
 Arrival time                                                                        7.362                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.075ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.135 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock clk_150m)      
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.350ns  (logic 2.283ns, net 1.067ns, 68% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.476 r     4.574      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.455
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.455      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.587
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.587      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.719
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.719      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.851
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.851      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.983
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.983      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.115
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.115      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.568
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.591 r     7.159      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.302
 Arrival time                                                                        7.302                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.135ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point reg0_syn_115 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.077 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock clk_150m)       
 End Point:               reg0_syn_115.ce (rising edge triggered by clock SYSCLK)         
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.550ns  (logic 0.230ns, net 0.320ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.553
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.128 r     3.681
 reg0_syn_115.ce (rst_cnt[28])                               net  (fanout = 17)      0.320 r     4.001      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_115                                                path2reg                0.102       4.103
 Arrival time                                                                        4.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_115.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.077ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_112 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.077 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock clk_150m)       
 End Point:               reg0_syn_112.ce (rising edge triggered by clock SYSCLK)         
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.550ns  (logic 0.230ns, net 0.320ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.553
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.128 r     3.681
 reg0_syn_112.ce (rst_cnt[28])                               net  (fanout = 17)      0.320 r     4.001      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_112                                                path2reg                0.102       4.103
 Arrival time                                                                        4.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_112.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.077ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_103 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.077 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock clk_150m)       
 End Point:               reg0_syn_103.ce (rising edge triggered by clock SYSCLK)         
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.550ns  (logic 0.230ns, net 0.320ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.553
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.128 r     3.681
 reg0_syn_103.ce (rst_cnt[28])                               net  (fanout = 17)      0.320 r     4.001      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_103                                                path2reg                0.102       4.103
 Arrival time                                                                        4.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_103.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.077ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: u_PLL_150M/pll_inst.clkc[0]                              
Clock = u_PLL_150M/pll_inst.clkc[0], period 6.666ns, rising at 0ns, falling at 3.333ns

62 endpoints analyzed totally, and 4714 paths analyzed
6 errors detected : 6 setup errors (TNS = -4.172), 0 hold errors (TNS = 0.000)
Minimum period is 9.76ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdo_syn_4 (1032 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.094 ns                                                        
 Start Point:             u_LED_send/reg3_syn_59.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               sdo_syn_4.do[0] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.447ns  (logic 2.890ns, net 6.557ns, 30% logic)                
 Logic Levels:            7 ( LUT5=4 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_59.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_59.q[1]                                 clk2q                   0.146 r     2.422
 u_LED_send/sub1_syn_75.b[0] (u_LED_send/send_cnt[1])        net  (fanout = 3)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/sub1_syn_75.f[0]                                 cell                    0.432 r     3.466
 u_LED_send/reg2_syn_641.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 58)      0.782 r     4.248                    
 u_LED_send/reg2_syn_641.f[1]                                cell (LUT5)             0.262 r     4.510
 u_LED_send/reg2_syn_721.c[0] (u_LED_send/sdo_n_syn_130)     net  (fanout = 1)       0.738 r     5.248                    
 u_LED_send/reg2_syn_721.f[0]                                cell (LUT4)             0.251 r     5.499
 u_LED_send/reg2_syn_626.a[0] (u_LED_send/sdo_n_syn_132)     net  (fanout = 1)       0.757 r     6.256                    
 u_LED_send/reg2_syn_626.f[0]                                cell (LUT5)             0.424 r     6.680
 u_LED_send/reg2_syn_721.a[1] (u_LED_send/mux0_syn_417)      net  (fanout = 1)       0.618 r     7.298      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/reg2_syn_721.f[1]                                cell (LUT4)             0.408 r     7.706
 u_LED_send/reg2_syn_644.a[0] (u_LED_send/sdo_n_syn_160)     net  (fanout = 1)       0.459 r     8.165                    
 u_LED_send/reg2_syn_644.f[0]                                cell (LUT5)             0.424 r     8.589
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_164)    net  (fanout = 2)       0.594 r     9.183                    
 u_LED_send/sdo_reg_syn_5.fx[0]                              cell (LUT5)             0.543 r     9.726
 sdo_syn_4.do[0] (u_LED_send/sdo_n)                          net  (fanout = 1)       1.997 r    11.723      ../../../src/rtl/FPGA/fpga_ed4g.sv(8)
 sdo_syn_4                                                   path2reg                0.000      11.723
 Arrival time                                                                       11.723                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 sdo_syn_4.osclk (clk_150m)                                  net                     1.857       1.857      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       8.462
 clock uncertainty                                                                  -0.000       8.462
 clock recovergence pessimism                                                        0.167       8.629
 Required time                                                                       8.629            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.094ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.094 ns                                                        
 Start Point:             u_LED_send/reg3_syn_59.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               sdo_syn_4.do[0] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.447ns  (logic 2.890ns, net 6.557ns, 30% logic)                
 Logic Levels:            7 ( LUT5=4 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_59.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_59.q[1]                                 clk2q                   0.146 r     2.422
 u_LED_send/sub1_syn_75.b[0] (u_LED_send/send_cnt[1])        net  (fanout = 3)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/sub1_syn_75.f[0]                                 cell                    0.432 r     3.466
 u_LED_send/reg2_syn_641.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 58)      0.782 r     4.248                    
 u_LED_send/reg2_syn_641.f[1]                                cell (LUT5)             0.262 r     4.510
 u_LED_send/reg2_syn_721.c[0] (u_LED_send/sdo_n_syn_130)     net  (fanout = 1)       0.738 r     5.248                    
 u_LED_send/reg2_syn_721.f[0]                                cell (LUT4)             0.251 r     5.499
 u_LED_send/reg2_syn_626.a[0] (u_LED_send/sdo_n_syn_132)     net  (fanout = 1)       0.757 r     6.256                    
 u_LED_send/reg2_syn_626.f[0]                                cell (LUT5)             0.424 r     6.680
 u_LED_send/reg2_syn_721.a[1] (u_LED_send/mux0_syn_417)      net  (fanout = 1)       0.618 r     7.298      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/reg2_syn_721.f[1]                                cell (LUT4)             0.408 r     7.706
 u_LED_send/reg2_syn_644.a[0] (u_LED_send/sdo_n_syn_160)     net  (fanout = 1)       0.459 r     8.165                    
 u_LED_send/reg2_syn_644.f[0]                                cell (LUT5)             0.424 r     8.589
 u_LED_send/sdo_reg_syn_5.b[0] (u_LED_send/sdo_n_syn_164)    net  (fanout = 2)       0.594 r     9.183                    
 u_LED_send/sdo_reg_syn_5.fx[0]                              cell (LUT5)             0.543 r     9.726
 sdo_syn_4.do[0] (u_LED_send/sdo_n)                          net  (fanout = 1)       1.997 r    11.723      ../../../src/rtl/FPGA/fpga_ed4g.sv(8)
 sdo_syn_4                                                   path2reg                0.000      11.723
 Arrival time                                                                       11.723                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 sdo_syn_4.osclk (clk_150m)                                  net                     1.857       1.857      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       8.462
 clock uncertainty                                                                  -0.000       8.462
 clock recovergence pessimism                                                        0.167       8.629
 Required time                                                                       8.629            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.094ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.059 ns                                                        
 Start Point:             u_LED_send/reg3_syn_59.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               sdo_syn_4.do[0] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         9.412ns  (logic 3.141ns, net 6.271ns, 33% logic)                
 Logic Levels:            8 ( LUT5=4 LUT4=2 ADDER=2 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_59.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_59.q[0]                                 clk2q                   0.146 r     2.422
 u_LED_send/sub1_syn_72.b[1] (u_LED_send/send_cnt[0])        net  (fanout = 3)       0.326 r     2.748      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/sub1_syn_72.fco                                  cell (ADDER)            0.539 r     3.287
 u_LED_send/sub1_syn_75.fci (u_LED_send/sub1_syn_44)         net  (fanout = 1)       0.000 f     3.287      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/sub1_syn_75.f[0]                                 cell (ADDER)            0.144 r     3.431
 u_LED_send/reg2_syn_641.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 58)      0.782 r     4.213                    
 u_LED_send/reg2_syn_641.f[1]                                cell (LUT5)             0.262 r     4.475
 u_LED_send/reg2_syn_721.c[0] (u_LED_send/sdo_n_syn_130)     net  (fanout = 1)       0.738 r     5.213                    
 u_LED_send/reg2_syn_721.f[0]                                cell (LUT4)             0.251 r     5.464
 u_LED_send/reg2_syn_626.a[0] (u_LED_send/sdo_n_syn_132)     net  (fanout = 1)       0.757 r     6.221                    
 u_LED_send/reg2_syn_626.f[0]                                cell (LUT5)             0.424 r     6.645
 u_LED_send/reg2_syn_721.a[1] (u_LED_send/mux0_syn_417)      net  (fanout = 1)       0.618 r     7.263      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/reg2_syn_721.f[1]                                cell (LUT4)             0.408 r     7.671
 u_LED_send/reg2_syn_644.a[0] (u_LED_send/sdo_n_syn_160)     net  (fanout = 1)       0.459 r     8.130                    
 u_LED_send/reg2_syn_644.f[0]                                cell (LUT5)             0.424 r     8.554
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_164)    net  (fanout = 2)       0.594 r     9.148                    
 u_LED_send/sdo_reg_syn_5.fx[0]                              cell (LUT5)             0.543 r     9.691
 sdo_syn_4.do[0] (u_LED_send/sdo_n)                          net  (fanout = 1)       1.997 r    11.688      ../../../src/rtl/FPGA/fpga_ed4g.sv(8)
 sdo_syn_4                                                   path2reg                0.000      11.688
 Arrival time                                                                       11.688                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 sdo_syn_4.osclk (clk_150m)                                  net                     1.857       1.857      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       8.462
 clock uncertainty                                                                  -0.000       8.462
 clock recovergence pessimism                                                        0.167       8.629
 Required time                                                                       8.629            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.059ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/sdo_reg_syn_5 (1032 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.078 ns                                                        
 Start Point:             u_LED_send/reg3_syn_59.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/sdo_reg_syn_5.b[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.564ns  (logic 3.004ns, net 4.560ns, 39% logic)                
 Logic Levels:            7 ( LUT5=4 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_59.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_59.q[1]                                 clk2q                   0.146 r     2.422
 u_LED_send/sub1_syn_75.b[0] (u_LED_send/send_cnt[1])        net  (fanout = 3)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/sub1_syn_75.f[0]                                 cell                    0.432 r     3.466
 u_LED_send/reg2_syn_641.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 58)      0.782 r     4.248                    
 u_LED_send/reg2_syn_641.f[1]                                cell (LUT5)             0.262 r     4.510
 u_LED_send/reg2_syn_721.c[0] (u_LED_send/sdo_n_syn_130)     net  (fanout = 1)       0.738 r     5.248                    
 u_LED_send/reg2_syn_721.f[0]                                cell (LUT4)             0.251 r     5.499
 u_LED_send/reg2_syn_626.a[0] (u_LED_send/sdo_n_syn_132)     net  (fanout = 1)       0.757 r     6.256                    
 u_LED_send/reg2_syn_626.f[0]                                cell (LUT5)             0.424 r     6.680
 u_LED_send/reg2_syn_721.a[1] (u_LED_send/mux0_syn_417)      net  (fanout = 1)       0.618 r     7.298      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/reg2_syn_721.f[1]                                cell (LUT4)             0.408 r     7.706
 u_LED_send/reg2_syn_644.a[0] (u_LED_send/sdo_n_syn_160)     net  (fanout = 1)       0.459 r     8.165                    
 u_LED_send/reg2_syn_644.f[0]                                cell (LUT5)             0.424 r     8.589
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_164)    net  (fanout = 2)       0.594 r     9.183      ../../../src/rtl/led_phy/LED_send.sv(15)
 u_LED_send/sdo_reg_syn_5                                    path2reg0 (LUT5)        0.657       9.840
 Arrival time                                                                        9.840                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/sdo_reg_syn_5.clk (clk_150m)                     net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.078ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.078 ns                                                        
 Start Point:             u_LED_send/reg3_syn_59.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/sdo_reg_syn_5.b[0] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.564ns  (logic 3.004ns, net 4.560ns, 39% logic)                
 Logic Levels:            7 ( LUT5=4 LUT4=2 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_59.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_59.q[1]                                 clk2q                   0.146 r     2.422
 u_LED_send/sub1_syn_75.b[0] (u_LED_send/send_cnt[1])        net  (fanout = 3)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/sub1_syn_75.f[0]                                 cell                    0.432 r     3.466
 u_LED_send/reg2_syn_641.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 58)      0.782 r     4.248                    
 u_LED_send/reg2_syn_641.f[1]                                cell (LUT5)             0.262 r     4.510
 u_LED_send/reg2_syn_721.c[0] (u_LED_send/sdo_n_syn_130)     net  (fanout = 1)       0.738 r     5.248                    
 u_LED_send/reg2_syn_721.f[0]                                cell (LUT4)             0.251 r     5.499
 u_LED_send/reg2_syn_626.a[0] (u_LED_send/sdo_n_syn_132)     net  (fanout = 1)       0.757 r     6.256                    
 u_LED_send/reg2_syn_626.f[0]                                cell (LUT5)             0.424 r     6.680
 u_LED_send/reg2_syn_721.a[1] (u_LED_send/mux0_syn_417)      net  (fanout = 1)       0.618 r     7.298      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/reg2_syn_721.f[1]                                cell (LUT4)             0.408 r     7.706
 u_LED_send/reg2_syn_644.a[0] (u_LED_send/sdo_n_syn_160)     net  (fanout = 1)       0.459 r     8.165                    
 u_LED_send/reg2_syn_644.f[0]                                cell (LUT5)             0.424 r     8.589
 u_LED_send/sdo_reg_syn_5.b[0] (u_LED_send/sdo_n_syn_164)    net  (fanout = 2)       0.594 r     9.183      ../../../src/rtl/led_phy/LED_send.sv(15)
 u_LED_send/sdo_reg_syn_5                                    path2reg0 (LUT5)        0.657       9.840
 Arrival time                                                                        9.840                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/sdo_reg_syn_5.clk (clk_150m)                     net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.078ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.043 ns                                                        
 Start Point:             u_LED_send/reg3_syn_59.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/sdo_reg_syn_5.b[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         7.529ns  (logic 3.255ns, net 4.274ns, 43% logic)                
 Logic Levels:            8 ( LUT5=4 LUT4=2 ADDER=2 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_59.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_59.q[0]                                 clk2q                   0.146 r     2.422
 u_LED_send/sub1_syn_72.b[1] (u_LED_send/send_cnt[0])        net  (fanout = 3)       0.326 r     2.748      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/sub1_syn_72.fco                                  cell (ADDER)            0.539 r     3.287
 u_LED_send/sub1_syn_75.fci (u_LED_send/sub1_syn_44)         net  (fanout = 1)       0.000 f     3.287      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/sub1_syn_75.f[0]                                 cell (ADDER)            0.144 r     3.431
 u_LED_send/reg2_syn_641.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 58)      0.782 r     4.213                    
 u_LED_send/reg2_syn_641.f[1]                                cell (LUT5)             0.262 r     4.475
 u_LED_send/reg2_syn_721.c[0] (u_LED_send/sdo_n_syn_130)     net  (fanout = 1)       0.738 r     5.213                    
 u_LED_send/reg2_syn_721.f[0]                                cell (LUT4)             0.251 r     5.464
 u_LED_send/reg2_syn_626.a[0] (u_LED_send/sdo_n_syn_132)     net  (fanout = 1)       0.757 r     6.221                    
 u_LED_send/reg2_syn_626.f[0]                                cell (LUT5)             0.424 r     6.645
 u_LED_send/reg2_syn_721.a[1] (u_LED_send/mux0_syn_417)      net  (fanout = 1)       0.618 r     7.263      ../../../src/rtl/led_phy/LED_send.sv(193)
 u_LED_send/reg2_syn_721.f[1]                                cell (LUT4)             0.408 r     7.671
 u_LED_send/reg2_syn_644.a[0] (u_LED_send/sdo_n_syn_160)     net  (fanout = 1)       0.459 r     8.130                    
 u_LED_send/reg2_syn_644.f[0]                                cell (LUT5)             0.424 r     8.554
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_164)    net  (fanout = 2)       0.594 r     9.148      ../../../src/rtl/led_phy/LED_send.sv(15)
 u_LED_send/sdo_reg_syn_5                                    path2reg0 (LUT5)        0.657       9.805
 Arrival time                                                                        9.805                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/sdo_reg_syn_5.clk (clk_150m)                     net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.043ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/reg4_syn_31 (12 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.780 ns                                                        
 Start Point:             u_LED_send/n_state[0]_syn_19.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_31.a[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.706ns  (logic 1.563ns, net 2.143ns, 42% logic)                
 Logic Levels:            4 ( LUT4=3 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/n_state[0]_syn_19.clk (clk_150m)                 net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/n_state[0]_syn_19.q[0]                           clk2q                   0.146 r     2.422
 u_LED_send/reg0_syn_24.d[1] (u_LED_send/c_state[3])         net  (fanout = 2)       0.602 r     3.024      ../../../src/rtl/led_phy/LED_send.sv(40)
 u_LED_send/reg0_syn_24.f[1]                                 cell (LUT4)             0.205 r     3.229
 u_LED_send/n_state[0]_syn_19.d[0] (u_LED_send/sdo_n_syn_2)  net  (fanout = 4)       0.601 r     3.830                    
 u_LED_send/n_state[0]_syn_19.f[0]                           cell (LUT3)             0.262 r     4.092
 u_LED_send/wait_cnt_b[3]_syn_10.a[0] (u_LED_send/wait_cnt_b1_n) net  (fanout = 5)       0.484 r     4.576                    
 u_LED_send/wait_cnt_b[3]_syn_10.f[0]                        cell (LUT4)             0.408 r     4.984
 u_LED_send/reg4_syn_31.a[1] (u_LED_send/wait_cnt_b[3]_syn_3) net  (fanout = 2)       0.456 r     5.440      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_31                                      path2reg1 (LUT4)        0.542       5.982
 Arrival time                                                                        5.982                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.780ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.860 ns                                                        
 Start Point:             u_LED_send/reg0_syn_24.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_31.a[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.626ns  (logic 1.609ns, net 2.017ns, 44% logic)                
 Logic Levels:            4 ( LUT4=3 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg0_syn_24.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg0_syn_24.q[0]                                 clk2q                   0.146 r     2.422
 u_LED_send/reg0_syn_24.c[1] (u_LED_send/c_state[2])         net  (fanout = 2)       0.476 r     2.898      ../../../src/rtl/led_phy/LED_send.sv(40)
 u_LED_send/reg0_syn_24.f[1]                                 cell (LUT4)             0.251 r     3.149
 u_LED_send/n_state[0]_syn_19.d[0] (u_LED_send/sdo_n_syn_2)  net  (fanout = 4)       0.601 r     3.750                    
 u_LED_send/n_state[0]_syn_19.f[0]                           cell (LUT3)             0.262 r     4.012
 u_LED_send/wait_cnt_b[3]_syn_10.a[0] (u_LED_send/wait_cnt_b1_n) net  (fanout = 5)       0.484 r     4.496                    
 u_LED_send/wait_cnt_b[3]_syn_10.f[0]                        cell (LUT4)             0.408 r     4.904
 u_LED_send/reg4_syn_31.a[1] (u_LED_send/wait_cnt_b[3]_syn_3) net  (fanout = 2)       0.456 r     5.360      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_31                                      path2reg1 (LUT4)        0.542       5.902
 Arrival time                                                                        5.902                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.860ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.231 ns                                                        
 Start Point:             u_LED_send/cko_p_reg_syn_5.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_31.a[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.255ns  (logic 1.444ns, net 1.811ns, 44% logic)                
 Logic Levels:            3 ( LUT4=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/cko_p_reg_syn_5.clk (clk_150m)                   net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/cko_p_reg_syn_5.q[1]                             clk2q                   0.146 r     2.422
 u_LED_send/n_state[0]_syn_19.c[0] (u_LED_send/cko_p)        net  (fanout = 1)       0.871 r     3.293      ../../../src/rtl/led_phy/LED_send.sv(39)
 u_LED_send/n_state[0]_syn_19.f[0]                           cell (LUT3)             0.348 r     3.641
 u_LED_send/wait_cnt_b[3]_syn_10.a[0] (u_LED_send/wait_cnt_b1_n) net  (fanout = 5)       0.484 r     4.125                    
 u_LED_send/wait_cnt_b[3]_syn_10.f[0]                        cell (LUT4)             0.408 r     4.533
 u_LED_send/reg4_syn_31.a[1] (u_LED_send/wait_cnt_b[3]_syn_3) net  (fanout = 2)       0.456 r     4.989      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_31                                      path2reg1 (LUT4)        0.542       5.531
 Arrival time                                                                        5.531                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.231ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_LED_send/reg4_syn_31 (12 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.497 ns                                                        
 Start Point:             u_LED_send/reg4_syn_34.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_31.d[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.603ns  (logic 0.378ns, net 0.225ns, 62% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_34.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg4_syn_34.q[1]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg4_syn_31.d[1] (u_LED_send/wait_cnt[3])        net  (fanout = 3)       0.225 r     2.272      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_31                                      path2reg1 (LUT4)        0.269       2.541
 Arrival time                                                                        2.541                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.497ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.700 ns                                                        
 Start Point:             u_LED_send/reg4_syn_31.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_31.c[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.761ns  (logic 0.430ns, net 0.331ns, 56% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg4_syn_31.q[1]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg4_syn_31.c[1] (u_LED_send/wait_cnt[4])        net  (fanout = 2)       0.331 r     2.378      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_31                                      path2reg1 (LUT4)        0.321       2.699
 Arrival time                                                                        2.699                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.700ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.030 ns                                                        
 Start Point:             u_LED_send/reg4_syn_31.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_31.a[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.091ns  (logic 0.660ns, net 0.431ns, 60% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg4_syn_31.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/wait_cnt_b[3]_syn_10.c[0] (u_LED_send/wait_cnt[1]) net  (fanout = 5)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/wait_cnt_b[3]_syn_10.f[0]                        cell (LUT4)             0.151 r     2.315
 u_LED_send/reg4_syn_31.a[1] (u_LED_send/wait_cnt_b[3]_syn_3) net  (fanout = 2)       0.314 r     2.629      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_31                                      path2reg1 (LUT4)        0.400       3.029
 Arrival time                                                                        3.029                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.030ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/reg4_syn_28 (19 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.524 ns                                                        
 Start Point:             u_LED_send/reg4_syn_31.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_28.d[0] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.600ns  (logic 0.483ns, net 0.117ns, 80% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg4_syn_31.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg4_syn_28.d[0] (u_LED_send/wait_cnt[1])        net  (fanout = 5)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_28                                      path2reg0 (LUT5)        0.374       2.538
 Arrival time                                                                        2.538                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_28.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.177       2.014
 Required time                                                                       2.014            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.524ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.524 ns                                                        
 Start Point:             u_LED_send/reg4_syn_31.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_28.d[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.600ns  (logic 0.483ns, net 0.117ns, 80% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_31.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg4_syn_31.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg4_syn_28.d[1] (u_LED_send/wait_cnt[1])        net  (fanout = 5)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_28                                      path2reg0 (LUT5)        0.374       2.538
 Arrival time                                                                        2.538                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_28.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.177       2.014
 Required time                                                                       2.014            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.524ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.531 ns                                                        
 Start Point:             u_LED_send/reg4_syn_34.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg4_syn_28.mi[0] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.637ns  (logic 0.413ns, net 0.224ns, 64% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_34.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg4_syn_34.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg4_syn_28.mi[0] (u_LED_send/wait_cnt[0])       net  (fanout = 4)       0.224 r     2.271      ../../../src/rtl/led_phy/LED_send.sv(36)
 u_LED_send/reg4_syn_28                                      path2reg0 (LUT5)        0.304       2.575
 Arrival time                                                                        2.575                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg4_syn_28.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.531ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/reg1_syn_27 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.531 ns                                                        
 Start Point:             u_LED_send/reg1_syn_27.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg1_syn_27.a[1] (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.592ns  (logic 0.475ns, net 0.117ns, 80% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_27.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_27.q[1]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg1_syn_27.a[1] (u_LED_send/cnt[2])             net  (fanout = 5)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/reg1_syn_27                                      path2reg1               0.366       2.530
 Arrival time                                                                        2.530                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_27.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.531ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.996 ns                                                        
 Start Point:             u_LED_send/reg1_syn_40.clk (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 End Point:               u_LED_send/reg1_syn_27.fci (rising edge triggered by clock u_PLL_150M/pll_inst.clkc[0])
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.072ns  (logic 0.742ns, net 0.330ns, 69% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_40.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_40.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/add1_syn_51.a[1] (u_LED_send/cnt[0])             net  (fanout = 6)       0.330 r     2.377      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/add1_syn_51.fco                                  cell (ADDER)            0.378 r     2.755
 u_LED_send/reg1_syn_27.fci (u_LED_send/add1_syn_32)         net  (fanout = 1)       0.000 f     2.755      ../../../src/rtl/led_phy/LED_send.sv(125)
 u_LED_send/reg1_syn_27                                      path2reg1 (ADDER)       0.255       3.010
 Arrival time                                                                        3.010                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_27.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.177       2.014
 Required time                                                                       2.014            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.996ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_150m                                                 
Clock = clk_150m, period 240ns, rising at 0ns, falling at 120ns

88 endpoints analyzed totally, and 1856 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 204.072ns
---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_91 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     35.928 ns                                                       
 Start Point:             add0_syn_176.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_91.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.557ns  (logic 2.217ns, net 1.340ns, 62% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 add0_syn_176.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 add0_syn_176.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[1] (rst_cnt[5])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.881 r     5.728
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.728      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.860
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.860      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.992
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.992      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.124
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.124      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.256
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.256      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.388
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.388      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.fx[0]                                          cell (ADDER)            0.387 r     6.775
 reg0_syn_91.mi[0] (rst_cnt_b1[28])                          net  (fanout = 1)       0.591 r     7.366      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_91                                                 path2reg0               0.143       7.509
 Arrival time                                                                        7.509                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.928ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.009 ns                                                       
 Start Point:             reg0_syn_124.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_91.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.476ns  (logic 2.283ns, net 1.193ns, 65% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_124.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_124.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[0] (rst_cnt[3])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.947 r     5.647
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.647      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.779
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.779      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.911
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.911      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.043
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.043      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.175
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.175      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.307
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.307      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.fx[0]                                          cell (ADDER)            0.387 r     6.694
 reg0_syn_91.mi[0] (rst_cnt_b1[28])                          net  (fanout = 1)       0.591 r     7.285      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_91                                                 path2reg0               0.143       7.428
 Arrival time                                                                        7.428                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.009ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.069 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_91.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.416ns  (logic 2.349ns, net 1.067ns, 68% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.476 r     4.574      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.455
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.455      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.587
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.587      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.719
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.719      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.851
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.851      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.983
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.983      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.115
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.115      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.247
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.247      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.fx[0]                                          cell (ADDER)            0.387 r     6.634
 reg0_syn_91.mi[0] (rst_cnt_b1[28])                          net  (fanout = 1)       0.591 r     7.225      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_91                                                 path2reg0               0.143       7.368
 Arrival time                                                                        7.368                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.069ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_94 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     35.970 ns                                                       
 Start Point:             add0_syn_176.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_94.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.515ns  (logic 2.028ns, net 1.487ns, 57% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 add0_syn_176.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 add0_syn_176.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[1] (rst_cnt[5])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.881 r     5.728
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.728      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.860
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.860      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.992
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.992      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.124
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.124      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.256
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.256      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.388
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.388      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.f[0]                                           cell (ADDER)            0.198 r     6.586
 reg0_syn_94.mi[0] (rst_cnt_b1[27])                          net  (fanout = 1)       0.738 r     7.324      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_94                                                 path2reg0               0.143       7.467
 Arrival time                                                                        7.467                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_94.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.970ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.051 ns                                                       
 Start Point:             reg0_syn_124.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_94.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.434ns  (logic 2.094ns, net 1.340ns, 60% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_124.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_124.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[0] (rst_cnt[3])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.947 r     5.647
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.647      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.779
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.779      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.911
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.911      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.043
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.043      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.175
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.175      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.307
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.307      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.f[0]                                           cell (ADDER)            0.198 r     6.505
 reg0_syn_94.mi[0] (rst_cnt_b1[27])                          net  (fanout = 1)       0.738 r     7.243      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_94                                                 path2reg0               0.143       7.386
 Arrival time                                                                        7.386                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_94.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.051ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.111 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_94.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.374ns  (logic 2.160ns, net 1.214ns, 64% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.476 r     4.574      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.455
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.455      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.587
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.587      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.719
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.719      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.851
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.851      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.983
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.983      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.115
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.115      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fco                                            cell (ADDER)            0.132 r     6.247
 add0_syn_183.fci (add0_syn_173)                             net  (fanout = 1)       0.000 f     6.247      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_183.f[0]                                           cell (ADDER)            0.198 r     6.445
 reg0_syn_94.mi[0] (rst_cnt_b1[27])                          net  (fanout = 1)       0.738 r     7.183      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_94                                                 path2reg0               0.143       7.326
 Arrival time                                                                        7.326                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_94.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.111ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_97 (27 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     35.994 ns                                                       
 Start Point:             add0_syn_176.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.491ns  (logic 2.151ns, net 1.340ns, 61% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 add0_syn_176.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 add0_syn_176.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[1] (rst_cnt[5])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.881 r     5.728
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.728      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.860
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.860      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.992
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.992      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.124
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.124      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.256
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.256      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.709
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.591 r     7.300      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.443
 Arrival time                                                                        7.443                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              35.994ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.075 ns                                                       
 Start Point:             reg0_syn_124.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.410ns  (logic 2.217ns, net 1.193ns, 65% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_124.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_124.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_177.a[0] (rst_cnt[3])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_177.fco                                            cell (ADDER)            0.947 r     5.647
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.647      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.779
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.779      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.911
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.911      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.043
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.043      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.175
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.175      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.628
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.591 r     7.219      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.362
 Arrival time                                                                        7.362                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.075ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.135 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock clk_150m)     
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.350ns  (logic 2.283ns, net 1.067ns, 68% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.476 r     4.574      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.455
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.455      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.587
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.587      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.719
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.719      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.851
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.851      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.983
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.983      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.115
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.115      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.568
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.591 r     7.159      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.302
 Arrival time                                                                        7.302                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.000      43.437
 Required time                                                                      43.437            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.135ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point reg0_syn_115 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.077 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock SYSCLK)         
 End Point:               reg0_syn_115.ce (rising edge triggered by clock clk_150m)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.550ns  (logic 0.230ns, net 0.320ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.553
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.128 r     3.681
 reg0_syn_115.ce (rst_cnt[28])                               net  (fanout = 17)      0.320 r     4.001      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_115                                                path2reg                0.102       4.103
 Arrival time                                                                        4.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_115.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.077ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_112 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.077 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock SYSCLK)         
 End Point:               reg0_syn_112.ce (rising edge triggered by clock clk_150m)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.550ns  (logic 0.230ns, net 0.320ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.553
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.128 r     3.681
 reg0_syn_112.ce (rst_cnt[28])                               net  (fanout = 17)      0.320 r     4.001      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_112                                                path2reg                0.102       4.103
 Arrival time                                                                        4.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_112.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.077ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_103 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.077 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock SYSCLK)         
 End Point:               reg0_syn_103.ce (rising edge triggered by clock clk_150m)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         0.550ns  (logic 0.230ns, net 0.320ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.553
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.128 r     3.681
 reg0_syn_103.ce (rst_cnt[28])                               net  (fanout = 17)      0.320 r     4.001      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_103                                                path2reg                0.102       4.103
 Arrival time                                                                        4.103                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_103.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.952
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       4.026
 clock uncertainty                                                                   0.000       4.026
 clock recovergence pessimism                                                        0.000       4.026
 Required time                                                                       4.026            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.077ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 8426 (STA coverage = 90.60%)
Timing violations: 6 setup errors, and 0 hold errors.
Minimal setup slack: -3.094, minimal hold slack: 0.077

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_PLL_150M/pll_inst.clkc[0] (150.0MHz)         9.760ns     102.459MHz        0.326ns        90       -4.172ns
	  SYSCLK (25.0MHz)                               4.072ns     245.580MHz        0.066ns        15        0.000ns
	  clk_150m (4.2MHz)                            204.072ns       4.900MHz        0.066ns        15        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
