void F_1 ( void )\r\n{\r\nT_1 V_1 , V_2 ;\r\nT_1 V_3 ;\r\nfor ( V_1 = 0 ; V_1 < F_2 ( V_4 ) ; V_1 ++ )\r\n{\r\nV_3 = ( V_1 << 24 ) ;\r\nfor ( V_2 = 0 ; V_2 < 8 ; V_2 ++ )\r\n{\r\nif ( V_3 & 0x80000000U )\r\nV_3 = ( V_3 << 1 ) ^ V_5 ;\r\nelse\r\nV_3 = ( V_3 << 1 ) ;\r\n}\r\nV_4 [ V_1 ] = V_3 ;\r\n}\r\n}\r\nvoid F_3 ( void )\r\n{\r\nT_2 V_1 , V_2 ;\r\nT_3 V_3 ;\r\nfor ( V_1 = 0 ; V_1 < F_2 ( V_6 ) ; V_1 ++ )\r\n{\r\nV_3 = V_1 ;\r\nfor ( V_2 = 0 ; V_2 < 8 ; V_2 ++ )\r\n{\r\nif ( V_3 & 0x80 )\r\nV_3 = ( V_3 << 1 ) ^ V_7 ;\r\nelse\r\nV_3 = ( V_3 << 1 ) ;\r\n}\r\nV_6 [ V_1 ] = V_3 ;\r\n}\r\n}\r\nT_1 F_4 ( const T_3 * V_8 , T_2 V_9 )\r\n{\r\nT_1 V_3 = V_10 ;\r\nT_2 V_11 , V_12 ;\r\nfor ( V_12 = 0 ; V_12 < V_9 ; V_12 ++ )\r\n{\r\nV_11 = ( ( T_3 ) ( V_3 >> 24 ) ^ V_8 [ V_12 ] ) & 0xff ;\r\nV_3 = ( V_3 << 8 ) ^ V_4 [ V_11 ] ;\r\n}\r\nreturn ~ V_3 ;\r\n}\r\nT_4 F_5 ( const T_3 * V_8 , T_2 V_9 )\r\n{\r\nT_1 V_3 = V_13 ;\r\nT_2 V_12 ;\r\nfor ( V_12 = 0 ; V_12 < V_9 ; V_12 ++ )\r\n{\r\nV_3 ^= V_8 [ V_12 ] << 8 ;\r\nV_3 = ( V_3 << 8 ) ^ V_14 [ ( V_3 & 0xff00 ) >> 8 ] ;\r\n}\r\nV_3 ^= 0xFFFF ;\r\nV_3 &= 0xFFFF ;\r\nreturn V_3 ;\r\n}\r\nT_3 F_6 ( const T_3 * V_8 , T_2 V_9 )\r\n{\r\nT_3 V_3 = 0 ;\r\nT_2 V_11 ;\r\nfor( V_11 = 0 ; V_11 < V_9 ; V_11 ++ )\r\n{\r\nV_3 = V_6 [ V_8 [ V_11 ] ^ V_3 ] ;\r\n}\r\nreturn V_3 ;\r\n}
