Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Feb 24 01:41:10 2024
| Host         : LAPTOP-H1858A6E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1333 |
|    Minimum number of control sets                        |  1333 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   912 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1333 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |  1043 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     4 |
| >= 16              |   123 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2301 |          666 |
| No           | No                    | Yes                    |             308 |          105 |
| No           | Yes                   | No                     |             630 |          234 |
| Yes          | No                    | No                     |            1318 |          409 |
| Yes          | No                    | Yes                    |             262 |           59 |
| Yes          | Yes                   | No                     |            9661 |         3067 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                         | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                        | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                        | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                       | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                       | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                        | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/HDMI_Para_Cut_0/inst/reset_syn/reset_1_i_1_n_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                    | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                   | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                     |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                      |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]                                                                                                                          |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                     | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                         | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                    | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/rd_index[2]                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                          | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg221[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg113[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg113[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg115[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg115[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg115[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg115[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg116[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg116[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg116[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg116[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg118[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg118[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg118[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg117[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg117[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg118[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg117[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg121[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg121[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg121[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg121[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg122[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg122[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg122[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg122[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg123[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg123[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg123[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg123[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg124[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg124[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg124[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg124[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg125[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg125[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg125[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg125[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg135[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg135[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg135[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg135[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg137[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg137[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg137[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/Ps_Intr_Cnt_0/inst/Inter_Cnt[7]_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg137[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg146[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg146[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg147[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg146[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg147[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg147[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg147[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg146[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg148[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg148[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg148[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg148[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg151[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg151[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg151[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg151[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_AcpWr_0/inst/wr_fifo_rd_en                                                                                                                                                                                                                 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_wlast                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2450_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg64[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg63[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg63[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg64[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg64[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg64[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg99[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg99[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg99[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg99[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg197[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg198[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg198[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg198[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg197[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg198[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg199[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg199[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg199[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg199[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg201[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg202[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg202[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg202[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg201[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg202[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg201[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg201[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg204[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg203[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg204[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg204[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg203[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg204[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg203[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg203[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg205[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg205[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg205[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg205[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg206[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg207[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg206[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg207[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg207[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg207[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg206[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg206[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg208[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg209[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg209[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg209[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg209[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg208[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg208[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg208[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg211[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg212[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg212[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg211[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg211[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg211[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg212[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg212[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg213[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg213[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg213[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg213[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg214[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg214[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg214[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg214[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg215[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg215[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg215[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg215[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg216[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg216[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg217[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg217[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg217[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg216[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg216[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg217[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg218[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg218[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg219[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg218[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg218[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg219[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg219[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg219[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg221[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg221[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg221[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg223[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg223[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg222[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg223[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg222[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg222[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg222[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg223[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg228[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg228[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg228[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg228[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg239[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg239[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg239[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg239[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                      | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                     | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__2[31]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__0[23]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__1[7]                                                                                                                                                                   | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__1[23]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__1[31]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__2[15]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__2[23]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__0[15]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                     | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__1[15]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__0[31]                                                                                                                                                                  | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                     | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__0[7]                                                                                                                                                                   | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/p_1_in__2[7]                                                                                                                                                                   | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg10_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg10_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg10_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg00_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg10_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg00_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg00_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg00_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1140_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1140_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1140_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1140_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1190_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1190_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1190_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1190_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1320_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1320_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1280_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1330_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1320_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg130_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1320_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1290_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1260_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1340_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1270_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1270_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1290_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1300_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg130_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1260_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1260_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1310_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1380_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1270_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1300_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1300_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg130_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1280_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1340_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1330_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1310_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1280_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1380_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1390_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1280_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg130_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1340_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1340_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1390_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1400_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg120_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1270_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1310_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1260_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1310_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1330_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1300_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1380_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1390_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1390_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1290_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1380_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1330_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1290_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1440_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1400_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1490_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1520_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg140_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1490_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1440_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1610_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1610_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1520_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1520_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1420_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1440_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1450_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1420_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1420_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1490_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg150_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1610_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1520_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1610_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1430_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1620_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg140_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1620_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1430_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg140_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg140_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1620_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1620_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1430_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1650_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1650_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1400_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1440_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1490_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1450_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1450_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1650_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1650_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1420_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1430_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1400_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1450_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1800_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1740_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1800_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg180_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg180_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1810_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1750_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1810_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1820_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1750_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1820_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1690_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1690_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1720_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1780_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1810_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1820_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1760_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1750_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1770_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1800_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1740_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1740_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1750_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1780_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1790_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1760_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1790_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1690_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1760_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1770_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1760_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1690_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1720_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1780_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1790_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1770_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1720_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1720_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1780_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1770_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1790_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1800_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg180_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg180_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1810_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1740_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg20_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg20_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1840_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1830_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1830_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1900_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1840_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1860_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1890_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1900_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1860_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1850_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1850_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1840_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1860_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1870_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1890_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg190_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1820_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1850_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1890_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1890_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1860_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1870_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1880_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg190_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg20_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg20_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg210_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1880_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg200_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1880_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1900_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1830_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg190_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1830_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1850_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1870_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1880_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg190_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1870_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1900_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg1840_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg230_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2250_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2270_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2300_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2320_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2260_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2330_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2340_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2290_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2350_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2350_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2360_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2270_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2300_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg230_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2310_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg230_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2320_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2340_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2270_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2360_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2330_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2250_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2330_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2290_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2250_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2330_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2310_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2340_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2360_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2270_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2300_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2320_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2320_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2360_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2370_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2370_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg230_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg220_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2260_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2290_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2300_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2260_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2250_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2340_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2290_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2310_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2350_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2350_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2310_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2260_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2460_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2380_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2370_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2420_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2480_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2490_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2490_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2410_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2450_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2510_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2430_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg117[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2510_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2490_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2450_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2440_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2450_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2510_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2380_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2410_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2420_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2410_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2510_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2380_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2420_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2430_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2460_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2460_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2480_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2490_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2410_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2430_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2420_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2530_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2440_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2370_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2440_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2460_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2480_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2380_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2430_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2480_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2440_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg300_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg260_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg270_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg270_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg290_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg30_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg30_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg290_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg310_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg320_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2550_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg330_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg280_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg330_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg260_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2550_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg280_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg290_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2550_out[7]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg260_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg290_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg30_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2530_out[15]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg270_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg310_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg270_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg310_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg320_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2550_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg280_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg30_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg260_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg300_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg320_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg330_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg310_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg330_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg340_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg340_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg340_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg340_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg280_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg300_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg320_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg350_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg350_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg350_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg350_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2530_out[23]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg300_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg2530_out[31]                                                                                                                                                            | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg370_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg650_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg680_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg360_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg380_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg380_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg400_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg40_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg400_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg410_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg40_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg390_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg390_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg400_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg370_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg380_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg400_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg650_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg650_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg410_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg390_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg390_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg40_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg660_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg660_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg660_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg650_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg360_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg660_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg670_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg60_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg380_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg370_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg670_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg670_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg370_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg40_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg410_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg670_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg680_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg680_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg360_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg410_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg360_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg700_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg720_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg740_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg760_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg740_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg690_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg700_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg750_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg70_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg780_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg780_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg690_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg690_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg720_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg750_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg770_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg730_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg790_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg790_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg770_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg780_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg760_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg70_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg700_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg710_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg720_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg680_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg730_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg710_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg760_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg780_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg750_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg70_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg690_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg770_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg770_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg710_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg750_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg790_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg790_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg800_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg800_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg700_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg740_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg760_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg70_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg720_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg730_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg740_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg730_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg710_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg80_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg810_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg830_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg80_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg800_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg830_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg830_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg840_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg840_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg850_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg830_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg850_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg850_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg850_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg860_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg80_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg840_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg820_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg80_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg810_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg810_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg820_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg820_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg800_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg860_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg840_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg820_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg810_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg960_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg90_out[7]                                                                                                                                                               | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg880_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg890_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg940_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg940_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg930_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg930_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg950_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg910_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg860_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg920_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg940_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg890_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg860_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg910_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg930_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg970_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg90_out[23]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg930_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg900_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg910_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg970_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg870_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg890_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg890_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg970_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg870_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg870_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg880_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg900_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg90_out[15]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg910_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg920_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg960_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg920_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg940_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg950_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg880_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg90_out[31]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg960_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg870_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg900_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg900_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg880_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg950_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg960_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg970_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg980_out[7]                                                                                                                                                              | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg980_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg920_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg950_out[15]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg980_out[23]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg980_out[31]                                                                                                                                                             | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg240[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg247[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg247[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg247[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg247[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg250[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg252[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg252[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg252[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg252[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg254[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg254[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg254[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg254[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                                                                                           | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg101[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg101[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg101[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg101[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg100[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg102[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg102[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg102[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg102[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg103[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg103[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg103[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg103[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg104[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg104[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg104[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg104[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg105[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg106[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg105[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg106[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg105[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg106[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg106[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg105[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg107[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg108[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg108[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg107[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg108[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg107[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg107[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg108[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg153[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg154[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg154[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg153[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg154[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg154[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg153[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg153[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg155[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg156[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg155[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg155[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg156[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg156[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg156[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg155[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg158[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg158[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg158[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg157[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg157[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg157[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg158[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg157[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg159[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg159[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg159[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg159[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg160[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg164[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg164[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg164[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg163[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg163[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg164[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg163[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg163[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg166[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg166[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg166[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg166[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg167[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg167[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg167[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg168[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg168[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg168[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg167[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg168[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg170[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg171[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg171[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg171[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg171[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg173[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg173[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg173[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg173[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg192[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg192[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg192[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg192[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg194[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg193[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg193[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg193[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg194[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg193[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg194[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg194[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg195[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg196[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg196[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg195[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg196[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg196[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg195[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg195[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg197[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg197[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg109[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg109[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg109[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg109[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg111[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg111[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg111[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg110[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg111[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg113[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg112[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg112[7]_i_1_n_0                                                                                                                                                          | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg112[15]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg112[31]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg113[23]_i_1_n_0                                                                                                                                                         | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_AcpWr_0/inst/Data_sync_ext_Inst0/clear                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                       | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                      | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/rd_start_cycle013_out                                                                                                                                                                                                          | design_1_i/DMA_Loop_PsRd_0/inst/Data_sync_ext_Read/clear                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/axi_araddr1                                                                                                                                                                                                                     | design_1_i/DMA_Loop_top_0/inst/clear                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                            | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                           | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                           | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                            | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/hcnt[10]_i_1_n_0                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/E[0]                                                                                                                                                                                                               | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/SR[0]                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/vcnt                                                                                                                                                                                                               | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/vcnt[11]_i_1_n_0                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/Pre_VGA_De                                                                                                                                                                                                         | design_1_i/HDMI_Para_Cut_0/inst/VTC_TIMEING/SR[0]                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                            |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/p_4_in                                                                                                                                                                                                                          | design_1_i/DMA_Loop_top_0/inst/rd_vcnt[0]_i_1_n_0                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/rd_fifo_wr_en                                                                                                                                                                                                                   | design_1_i/DMA_Loop_top_0/inst/rd_hcnt[0]_i_1_n_0                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/rd_fifo_wr_en                                                                                                                                                                                                                  | design_1_i/DMA_Loop_PsRd_0/inst/rd_hcnt[0]_i_1_n_0                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/p_12_in                                                                                                                                                                                                                        | design_1_i/DMA_Loop_PsRd_0/inst/rd_vcnt[0]_i_1_n_0                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/DMA_Loop_PsRd_0/inst/O_Force_wr_de                                                                                                                                                                                                                  | design_1_i/DMA_Loop_PsRd_0/inst/Data_sync_ext_Read/clear                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                            |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                            |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                           | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |             24 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                     | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                     |                6 |             26 |         4.33 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                      | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                      |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             30 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                          |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                | design_1_i/HDMI_Para_Cut_0/inst/reset_syn/Rst_Posedge                                                                                                                                                                                                                           |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr[22]_i_2_n_0                                                                                                                                                                                                        | design_1_i/DMA_Loop_AcpWr_0/inst/Data_sync_ext_Inst0/clear                                                                                                                                                                                                                      |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                   | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                   | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |               32 |             32 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   | design_1_i/DMA_Loop_top_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                      |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                  | design_1_i/DMA_Loop_PsRd_0/inst/RD_EN.as_rdata_w64x2048_r16x8192/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_AcpWr_0/inst/sys_Nege_pre_vs                                                                                                                                                                                                               | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |               16 |             34 |         2.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                    | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                       |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |               17 |             47 |         2.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               12 |             53 |         4.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             53 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             54 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_top_0/inst/clear                                                                                                                                                                                                                                            |               19 |             61 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                            | design_1_i/DMA_Loop_AcpWr_0/inst/WR_EN.wdata_w32x4096_r64x2048/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                       |               13 |             64 |         4.92 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               26 |             65 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                | design_1_i/DMA_Loop_PsRd_0/inst/Data_sync_ext_Read/clear                                                                                                                                                                                                                        |               20 |             70 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                   | design_1_i/axilite_reg_deepth256_0/inst/axilite_reg_deepth256_v1_0_S00_AXI_inst/ConfigeSet_Hdmi_Opera_Mode[3]_i_1_n_0                                                                                                                                                           |               22 |             80 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_top_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               30 |            103 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG | design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               27 |            103 |         3.81 |
|  design_1_i/clk_wiz_0/inst/Clk_PixelBase             |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              100 |            304 |         3.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              541 |           2016 |         3.73 |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


