// Seed: 2887248007
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wor id_11
);
  assign id_11 = id_4 ? 1 : -1;
  wire  id_13;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd64,
    parameter id_15 = 32'd35
) (
    output supply1 id_0,
    output tri0 _id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    output wand id_8,
    input supply0 id_9,
    output uwire id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13
);
  parameter id_15 = 1;
  assign id_5  = 1;
  assign id_10 = id_7 & id_4 & -1'h0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_4,
      id_2,
      id_11,
      id_0
  );
  wire id_16;
  ;
  defparam id_15.id_15 = id_15.id_15;
  logic [id_1 : (  -1 'b0 )] id_17;
endmodule
