#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x1ce9d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cf5e10 .scope module, "Top" "Top" 3 10;
 .timescale 0 0;
v0x1d1b020_0 .var "cin", 0 0;
v0x1d1b130_0 .net "cout", 0 0, L_0x1d1ec60;  1 drivers
v0x1d1b240_0 .var "expected_cout", 0 0;
v0x1d1b2e0_0 .var "expected_sum", 7 0;
v0x1d1b3a0_0 .var "in0", 7 0;
v0x1d1b4b0_0 .var "in1", 7 0;
v0x1d1b550_0 .var "random_cin", 0 0;
v0x1d1b610_0 .var "random_in0", 7 0;
v0x1d1b6f0_0 .var/2s "random_in0_num_ones", 31 0;
v0x1d1b860_0 .var "random_in1", 7 0;
v0x1d1b940_0 .var/2s "random_in1_num_ones", 31 0;
v0x1d1ba20_0 .var "result", 8 0;
v0x1d1bb00_0 .net "sum", 7 0, L_0x1d1f100;  1 drivers
S_0x1cf4b90 .scope task, "check" "check" 3 43, 3 43 0, S_0x1cf5e10;
 .timescale 0 0;
v0x1cf4f10_0 .var "cin_", 0 0;
v0x1cf3c90_0 .var "cout_", 0 0;
v0x1cf2a10_0 .var "in0_", 7 0;
v0x1cf1790_0 .var "in1_", 7 0;
v0x1cf0510_0 .var "sum_", 7 0;
TD_Top.check ;
    %load/vec4 v0x1d19070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d191f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d191f0_0, 0, 32;
    %load/vec4 v0x1cf2a10_0;
    %store/vec4 v0x1d1b3a0_0, 0, 8;
    %load/vec4 v0x1cf1790_0;
    %store/vec4 v0x1d1b4b0_0, 0, 8;
    %load/vec4 v0x1cf4f10_0;
    %store/vec4 v0x1d1b020_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x1d19110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 61 "$display", "%3d: %b + %b + %b (%3d + %3d + %b) > %b %b (%3d)", v0x1d18f90_0, v0x1d1b3a0_0, v0x1d1b4b0_0, v0x1d1b020_0, v0x1d1b3a0_0, v0x1d1b4b0_0, v0x1d1b020_0, v0x1d1b130_0, v0x1d1bb00_0, v0x1d1bb00_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x1cf3c90_0;
    %load/vec4 v0x1d1b130_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x1d19110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 67 "$display", "\000" {0 0 0};
    %vpi_call/w 3 68 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "cout", v0x1d18f90_0 {0 0 0};
    %vpi_call/w 3 70 "$display", " - actual value   : %b", v0x1d1b130_0 {0 0 0};
    %vpi_call/w 3 71 "$display", " - expected value : %b", v0x1cf3c90_0 {0 0 0};
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d19070_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d194e0_0, 0, 1;
T_0.5 ;
    %load/vec4 v0x1cf0510_0;
    %load/vec4 v0x1d1bb00_0;
    %cmp/ne;
    %jmp/0xz  T_0.8, 6;
    %load/vec4 v0x1d19110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call/w 3 68 "$display", "\000" {0 0 0};
    %vpi_call/w 3 69 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "sum", v0x1d18f90_0 {0 0 0};
    %vpi_call/w 3 71 "$display", " - actual value   : %b", v0x1d1bb00_0 {0 0 0};
    %vpi_call/w 3 72 "$display", " - expected value : %b", v0x1cf0510_0 {0 0 0};
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d19070_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d194e0_0, 0, 1;
T_0.9 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1d12bf0 .scope module, "dut" "AdderRippleCarry_8b_GL" 3 28, 4 11 0, S_0x1cf5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x1d178c0_0 .net "carry0", 0 0, L_0x1d1be20;  1 drivers
v0x1d179d0_0 .net "carry1", 0 0, L_0x1d1c490;  1 drivers
v0x1d17ae0_0 .net "carry2", 0 0, L_0x1d1cb90;  1 drivers
v0x1d17bd0_0 .net "carry3", 0 0, L_0x1d1d340;  1 drivers
v0x1d17cc0_0 .net "carry4", 0 0, L_0x1d1d970;  1 drivers
v0x1d17e00_0 .net "carry5", 0 0, L_0x1d1e050;  1 drivers
v0x1d17ef0_0 .net "carry6", 0 0, L_0x1d1e6f0;  1 drivers
v0x1d17fe0_0 .net "cin", 0 0, v0x1d1b020_0;  1 drivers
v0x1d18080_0 .net "cout", 0 0, L_0x1d1ec60;  alias, 1 drivers
v0x1d18120_0 .net "in0", 7 0, v0x1d1b3a0_0;  1 drivers
v0x1d181c0_0 .net "in1", 7 0, v0x1d1b4b0_0;  1 drivers
v0x1d18260_0 .net "sum", 7 0, L_0x1d1f100;  alias, 1 drivers
L_0x1d1bfd0 .part v0x1d1b3a0_0, 0, 1;
L_0x1d1c100 .part v0x1d1b4b0_0, 0, 1;
L_0x1d1c690 .part v0x1d1b3a0_0, 1, 1;
L_0x1d1c7c0 .part v0x1d1b4b0_0, 1, 1;
L_0x1d1cd40 .part v0x1d1b3a0_0, 2, 1;
L_0x1d1cf00 .part v0x1d1b4b0_0, 2, 1;
L_0x1d1d450 .part v0x1d1b3a0_0, 3, 1;
L_0x1d1d580 .part v0x1d1b4b0_0, 3, 1;
L_0x1d1db20 .part v0x1d1b3a0_0, 4, 1;
L_0x1d1dc50 .part v0x1d1b4b0_0, 4, 1;
L_0x1d1e1b0 .part v0x1d1b3a0_0, 5, 1;
L_0x1d1e2e0 .part v0x1d1b4b0_0, 5, 1;
L_0x1d1e8a0 .part v0x1d1b3a0_0, 6, 1;
L_0x1d1e9d0 .part v0x1d1b4b0_0, 6, 1;
L_0x1d1ee10 .part v0x1d1b3a0_0, 7, 1;
L_0x1d1ef40 .part v0x1d1b4b0_0, 7, 1;
LS_0x1d1f100_0_0 .concat8 [ 1 1 1 1], L_0x1d1bf60, L_0x1d1c620, L_0x1d1ccd0, L_0x1d1d3e0;
LS_0x1d1f100_0_4 .concat8 [ 1 1 1 1], L_0x1d1dab0, L_0x1d1e140, L_0x1d1e830, L_0x1d1eda0;
L_0x1d1f100 .concat8 [ 4 4 0 0], LS_0x1d1f100_0_0, LS_0x1d1f100_0_4;
S_0x1d12e20 .scope module, "fa0" "FullAdder_GL" 4 26, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1bbc0 .functor AND 1, L_0x1d1bfd0, L_0x1d1c100, C4<1>, C4<1>;
L_0x1d1bc30 .functor AND 1, L_0x1d1c100, v0x1d1b020_0, C4<1>, C4<1>;
L_0x1d1bcd0 .functor AND 1, L_0x1d1bfd0, v0x1d1b020_0, C4<1>, C4<1>;
L_0x1d1be20 .functor OR 1, L_0x1d1bbc0, L_0x1d1bc30, L_0x1d1bcd0, C4<0>;
L_0x1d1bf60 .functor XOR 1, L_0x1d1bfd0, L_0x1d1c100, v0x1d1b020_0, C4<0>;
v0x1cef290_0 .net "cin", 0 0, v0x1d1b020_0;  alias, 1 drivers
v0x1cedfe0_0 .net "cout", 0 0, L_0x1d1be20;  alias, 1 drivers
v0x1d130b0_0 .net "cout_0", 0 0, L_0x1d1bbc0;  1 drivers
v0x1d13150_0 .net "cout_1", 0 0, L_0x1d1bc30;  1 drivers
v0x1d13210_0 .net "cout_2", 0 0, L_0x1d1bcd0;  1 drivers
v0x1d132d0_0 .net "in0", 0 0, L_0x1d1bfd0;  1 drivers
v0x1d13390_0 .net "in1", 0 0, L_0x1d1c100;  1 drivers
v0x1d13450_0 .net "sum", 0 0, L_0x1d1bf60;  1 drivers
S_0x1d135d0 .scope module, "fa1" "FullAdder_GL" 4 36, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1c230 .functor AND 1, L_0x1d1c690, L_0x1d1c7c0, C4<1>, C4<1>;
L_0x1d1c2a0 .functor AND 1, L_0x1d1c7c0, L_0x1d1be20, C4<1>, C4<1>;
L_0x1d1c420 .functor AND 1, L_0x1d1c690, L_0x1d1be20, C4<1>, C4<1>;
L_0x1d1c490 .functor OR 1, L_0x1d1c230, L_0x1d1c2a0, L_0x1d1c420, C4<0>;
L_0x1d1c620 .functor XOR 1, L_0x1d1c690, L_0x1d1c7c0, L_0x1d1be20, C4<0>;
v0x1d13800_0 .net "cin", 0 0, L_0x1d1be20;  alias, 1 drivers
v0x1d138a0_0 .net "cout", 0 0, L_0x1d1c490;  alias, 1 drivers
v0x1d13960_0 .net "cout_0", 0 0, L_0x1d1c230;  1 drivers
v0x1d13a00_0 .net "cout_1", 0 0, L_0x1d1c2a0;  1 drivers
v0x1d13ac0_0 .net "cout_2", 0 0, L_0x1d1c420;  1 drivers
v0x1d13bd0_0 .net "in0", 0 0, L_0x1d1c690;  1 drivers
v0x1d13c90_0 .net "in1", 0 0, L_0x1d1c7c0;  1 drivers
v0x1d13d50_0 .net "sum", 0 0, L_0x1d1c620;  1 drivers
S_0x1d13ed0 .scope module, "fa2" "FullAdder_GL" 4 46, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1c920 .functor AND 1, L_0x1d1cd40, L_0x1d1cf00, C4<1>, C4<1>;
L_0x1d1c9f0 .functor AND 1, L_0x1d1cf00, L_0x1d1c490, C4<1>, C4<1>;
L_0x1d1cb20 .functor AND 1, L_0x1d1cd40, L_0x1d1c490, C4<1>, C4<1>;
L_0x1d1cb90 .functor OR 1, L_0x1d1c920, L_0x1d1c9f0, L_0x1d1cb20, C4<0>;
L_0x1d1ccd0 .functor XOR 1, L_0x1d1cd40, L_0x1d1cf00, L_0x1d1c490, C4<0>;
v0x1d14130_0 .net "cin", 0 0, L_0x1d1c490;  alias, 1 drivers
v0x1d141d0_0 .net "cout", 0 0, L_0x1d1cb90;  alias, 1 drivers
v0x1d14290_0 .net "cout_0", 0 0, L_0x1d1c920;  1 drivers
v0x1d14360_0 .net "cout_1", 0 0, L_0x1d1c9f0;  1 drivers
v0x1d14420_0 .net "cout_2", 0 0, L_0x1d1cb20;  1 drivers
v0x1d14530_0 .net "in0", 0 0, L_0x1d1cd40;  1 drivers
v0x1d145f0_0 .net "in1", 0 0, L_0x1d1cf00;  1 drivers
v0x1d146b0_0 .net "sum", 0 0, L_0x1d1ccd0;  1 drivers
S_0x1d14830 .scope module, "fa3" "FullAdder_GL" 4 56, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1d100 .functor AND 1, L_0x1d1d450, L_0x1d1d580, C4<1>, C4<1>;
L_0x1d1d1a0 .functor AND 1, L_0x1d1d580, L_0x1d1cb90, C4<1>, C4<1>;
L_0x1d1d2d0 .functor AND 1, L_0x1d1d450, L_0x1d1cb90, C4<1>, C4<1>;
L_0x1d1d340 .functor OR 1, L_0x1d1d100, L_0x1d1d1a0, L_0x1d1d2d0, C4<0>;
L_0x1d1d3e0 .functor XOR 1, L_0x1d1d450, L_0x1d1d580, L_0x1d1cb90, C4<0>;
v0x1d14a90_0 .net "cin", 0 0, L_0x1d1cb90;  alias, 1 drivers
v0x1d14b80_0 .net "cout", 0 0, L_0x1d1d340;  alias, 1 drivers
v0x1d14c40_0 .net "cout_0", 0 0, L_0x1d1d100;  1 drivers
v0x1d14d10_0 .net "cout_1", 0 0, L_0x1d1d1a0;  1 drivers
v0x1d14dd0_0 .net "cout_2", 0 0, L_0x1d1d2d0;  1 drivers
v0x1d14ee0_0 .net "in0", 0 0, L_0x1d1d450;  1 drivers
v0x1d14fa0_0 .net "in1", 0 0, L_0x1d1d580;  1 drivers
v0x1d15060_0 .net "sum", 0 0, L_0x1d1d3e0;  1 drivers
S_0x1d151e0 .scope module, "fa4" "FullAdder_GL" 4 66, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1d700 .functor AND 1, L_0x1d1db20, L_0x1d1dc50, C4<1>, C4<1>;
L_0x1d1d7d0 .functor AND 1, L_0x1d1dc50, L_0x1d1d340, C4<1>, C4<1>;
L_0x1d1d900 .functor AND 1, L_0x1d1db20, L_0x1d1d340, C4<1>, C4<1>;
L_0x1d1d970 .functor OR 1, L_0x1d1d700, L_0x1d1d7d0, L_0x1d1d900, C4<0>;
L_0x1d1dab0 .functor XOR 1, L_0x1d1db20, L_0x1d1dc50, L_0x1d1d340, C4<0>;
v0x1d15490_0 .net "cin", 0 0, L_0x1d1d340;  alias, 1 drivers
v0x1d15550_0 .net "cout", 0 0, L_0x1d1d970;  alias, 1 drivers
v0x1d15610_0 .net "cout_0", 0 0, L_0x1d1d700;  1 drivers
v0x1d156e0_0 .net "cout_1", 0 0, L_0x1d1d7d0;  1 drivers
v0x1d157a0_0 .net "cout_2", 0 0, L_0x1d1d900;  1 drivers
v0x1d158b0_0 .net "in0", 0 0, L_0x1d1db20;  1 drivers
v0x1d15970_0 .net "in1", 0 0, L_0x1d1dc50;  1 drivers
v0x1d15a30_0 .net "sum", 0 0, L_0x1d1dab0;  1 drivers
S_0x1d15bb0 .scope module, "fa5" "FullAdder_GL" 4 76, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1dde0 .functor AND 1, L_0x1d1e1b0, L_0x1d1e2e0, C4<1>, C4<1>;
L_0x1d1deb0 .functor AND 1, L_0x1d1e2e0, L_0x1d1d970, C4<1>, C4<1>;
L_0x1d1dfe0 .functor AND 1, L_0x1d1e1b0, L_0x1d1d970, C4<1>, C4<1>;
L_0x1d1e050 .functor OR 1, L_0x1d1dde0, L_0x1d1deb0, L_0x1d1dfe0, C4<0>;
L_0x1d1e140 .functor XOR 1, L_0x1d1e1b0, L_0x1d1e2e0, L_0x1d1d970, C4<0>;
v0x1d15e10_0 .net "cin", 0 0, L_0x1d1d970;  alias, 1 drivers
v0x1d15f00_0 .net "cout", 0 0, L_0x1d1e050;  alias, 1 drivers
v0x1d15fc0_0 .net "cout_0", 0 0, L_0x1d1dde0;  1 drivers
v0x1d16090_0 .net "cout_1", 0 0, L_0x1d1deb0;  1 drivers
v0x1d16150_0 .net "cout_2", 0 0, L_0x1d1dfe0;  1 drivers
v0x1d16260_0 .net "in0", 0 0, L_0x1d1e1b0;  1 drivers
v0x1d16320_0 .net "in1", 0 0, L_0x1d1e2e0;  1 drivers
v0x1d163e0_0 .net "sum", 0 0, L_0x1d1e140;  1 drivers
S_0x1d16560 .scope module, "fa6" "FullAdder_GL" 4 86, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1e480 .functor AND 1, L_0x1d1e8a0, L_0x1d1e9d0, C4<1>, C4<1>;
L_0x1d1e550 .functor AND 1, L_0x1d1e9d0, L_0x1d1e050, C4<1>, C4<1>;
L_0x1d1e680 .functor AND 1, L_0x1d1e8a0, L_0x1d1e050, C4<1>, C4<1>;
L_0x1d1e6f0 .functor OR 1, L_0x1d1e480, L_0x1d1e550, L_0x1d1e680, C4<0>;
L_0x1d1e830 .functor XOR 1, L_0x1d1e8a0, L_0x1d1e9d0, L_0x1d1e050, C4<0>;
v0x1d167c0_0 .net "cin", 0 0, L_0x1d1e050;  alias, 1 drivers
v0x1d168b0_0 .net "cout", 0 0, L_0x1d1e6f0;  alias, 1 drivers
v0x1d16970_0 .net "cout_0", 0 0, L_0x1d1e480;  1 drivers
v0x1d16a40_0 .net "cout_1", 0 0, L_0x1d1e550;  1 drivers
v0x1d16b00_0 .net "cout_2", 0 0, L_0x1d1e680;  1 drivers
v0x1d16c10_0 .net "in0", 0 0, L_0x1d1e8a0;  1 drivers
v0x1d16cd0_0 .net "in1", 0 0, L_0x1d1e9d0;  1 drivers
v0x1d16d90_0 .net "sum", 0 0, L_0x1d1e830;  1 drivers
S_0x1d16f10 .scope module, "fa7" "FullAdder_GL" 4 96, 5 10 0, S_0x1d12bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d1e410 .functor AND 1, L_0x1d1ee10, L_0x1d1ef40, C4<1>, C4<1>;
L_0x1d1eb50 .functor AND 1, L_0x1d1ef40, L_0x1d1e6f0, C4<1>, C4<1>;
L_0x1d1ebf0 .functor AND 1, L_0x1d1ee10, L_0x1d1e6f0, C4<1>, C4<1>;
L_0x1d1ec60 .functor OR 1, L_0x1d1e410, L_0x1d1eb50, L_0x1d1ebf0, C4<0>;
L_0x1d1eda0 .functor XOR 1, L_0x1d1ee10, L_0x1d1ef40, L_0x1d1e6f0, C4<0>;
v0x1d17170_0 .net "cin", 0 0, L_0x1d1e6f0;  alias, 1 drivers
v0x1d17260_0 .net "cout", 0 0, L_0x1d1ec60;  alias, 1 drivers
v0x1d17320_0 .net "cout_0", 0 0, L_0x1d1e410;  1 drivers
v0x1d173f0_0 .net "cout_1", 0 0, L_0x1d1eb50;  1 drivers
v0x1d174b0_0 .net "cout_2", 0 0, L_0x1d1ebf0;  1 drivers
v0x1d175c0_0 .net "in0", 0 0, L_0x1d1ee10;  1 drivers
v0x1d17680_0 .net "in1", 0 0, L_0x1d1ef40;  1 drivers
v0x1d17740_0 .net "sum", 0 0, L_0x1d1eda0;  1 drivers
S_0x1d18400 .scope module, "t" "CombinationalTestUtils" 3 16, 6 26 0, S_0x1cf5e10;
 .timescale 0 0;
P_0x1d18590 .param/l "outputs_undefined" 1 6 37, +C4<00000000000000000000000000000001>;
v0x1d18eb0_0 .var "clk", 0 0;
v0x1d18f90_0 .var/2s "cycles", 31 0;
v0x1d19070_0 .var "failed", 0 0;
v0x1d19110_0 .var/2s "n", 31 0;
v0x1d191f0_0 .var/2s "num_checks", 31 0;
v0x1d19320_0 .var/2s "num_test_cases_failed", 31 0;
v0x1d19400_0 .var/2s "num_test_cases_passed", 31 0;
v0x1d194e0_0 .var "passed", 0 0;
v0x1d195a0_0 .var "rst", 0 0;
v0x1d19660_0 .var/2s "seed", 31 0;
v0x1d19740_0 .var/str "vcd_filename";
E_0x1caeaf0 .event posedge, v0x1d18eb0_0;
S_0x1d18650 .scope task, "test_bench_begin" "test_bench_begin" 6 102, 6 102 0, S_0x1d18400;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 6 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d19400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d19320_0, 0, 32;
    %end;
S_0x1d18850 .scope task, "test_bench_end" "test_bench_end" 6 112, 6 112 0, S_0x1d18400;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call/w 6 115 "$write", "\012" {0 0 0};
T_2.14 ;
    %vpi_call/w 6 116 "$display", "num_test_cases_passed = %2d", v0x1d19400_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "num_test_cases_failed = %2d", v0x1d19320_0 {0 0 0};
    %vpi_call/w 6 118 "$write", "\012" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 6 121 "$write", "\012" {0 0 0};
    %load/vec4 v0x1d19070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.18, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1d194e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %vpi_call/w 6 123 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %vpi_call/w 6 125 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_2.17 ;
    %vpi_call/w 6 127 "$write", " (%3d checks)\012", v0x1d191f0_0 {0 0 0};
    %vpi_call/w 6 129 "$write", "\012" {0 0 0};
T_2.13 ;
    %vpi_call/w 6 131 "$finish" {0 0 0};
    %end;
S_0x1d18a50 .scope task, "test_case_begin" "test_case_begin" 6 138, 6 138 0, S_0x1d18400;
 .timescale 0 0;
v0x1d18c30_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 6 139 "$write", "%-40s ", v0x1d18c30_0 {0 0 0};
    %load/vec4 v0x1d19110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %vpi_call/w 6 141 "$write", "\012" {0 0 0};
T_3.19 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1d19660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d191f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d19070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d194e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d195a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d195a0_0, 0, 1;
    %end;
S_0x1d18cd0 .scope task, "test_case_end" "test_case_end" 6 157, 6 157 0, S_0x1d18400;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0x1d19070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.23, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1d194e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d19400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d19400_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d19320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d19320_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x1d19070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.28, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1d194e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %vpi_call/w 6 166 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_4.27;
T_4.26 ;
    %vpi_call/w 6 168 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_4.27 ;
    %vpi_call/w 6 170 "$write", " (%3d checks)\012", v0x1d191f0_0 {0 0 0};
T_4.24 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.29, 5;
    %vpi_call/w 6 174 "$display", "\000" {0 0 0};
T_4.29 ;
    %end;
S_0x1d19800 .scope task, "test_case_1_basic" "test_case_1_basic" 3 76, 3 76 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d19990 .scope task, "test_case_2_zero_and_small_sums" "test_case_2_zero_and_small_sums" 3 89, 3 89 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_2_zero_and_small_sums ;
    %pushi/str "test_case_2_zero_and_small_sums";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d19bc0 .scope task, "test_case_3_carry_and_overflow_cases" "test_case_3_carry_and_overflow_cases" 3 104, 3 104 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_3_carry_and_overflow_cases ;
    %pushi/str "test_case_3_carry_and_overflow_cases";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 211, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 174, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d19da0 .scope task, "test_case_4_nibble_boundary_cases" "test_case_4_nibble_boundary_cases" 3 115, 3 115 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_4_nibble_boundary_cases ;
    %pushi/str "test_case_4_nibble_boundary_cases";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d19f80 .scope task, "test_case_5_alternate_cases" "test_case_5_alternate_cases" 3 125, 3 125 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_5_alternate_cases ;
    %pushi/str "test_case_5_alternate_cases";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d1a160 .scope task, "test_case_6_different_ones_cases" "test_case_6_different_ones_cases" 3 135, 3 135 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_6_different_ones_cases ;
    %pushi/str "test_case_6_different_ones_cases";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d1a3d0 .scope task, "test_case_7_random" "test_case_7_random" 3 164, 3 164 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_7_random ;
    %pushi/str "test_case_7_random";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %fork t_1, S_0x1d1a560;
    %jmp t_0;
    .scope S_0x1d1a560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1ad40_0, 0, 32;
T_11.31 ;
    %load/vec4 v0x1d1ad40_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_11.32, 5;
    %vpi_func 3 173 "$urandom" 32, v0x1d19660_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x1d1b610_0, 0, 8;
    %vpi_func 3 174 "$urandom" 32, v0x1d19660_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x1d1b860_0, 0, 8;
    %vpi_func 3 175 "$urandom" 32, v0x1d19660_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x1d1b550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1b6f0_0, 0, 32;
    %fork t_3, S_0x1d1a760;
    %jmp t_2;
    .scope S_0x1d1a760;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1a960_0, 0, 32;
T_11.33 ;
    %load/vec4 v0x1d1a960_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_11.34, 5;
    %load/vec4 v0x1d1b610_0;
    %load/vec4 v0x1d1a960_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.35, 8;
    %load/vec4 v0x1d1b6f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1d1b6f0_0, 0, 32;
T_11.35 ;
    %load/vec4 v0x1d1a960_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1d1a960_0, 0, 32;
    %jmp T_11.33;
T_11.34 ;
    %end;
    .scope S_0x1d1a560;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1b940_0, 0, 32;
    %fork t_5, S_0x1d1aa60;
    %jmp t_4;
    .scope S_0x1d1aa60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1ac60_0, 0, 32;
T_11.37 ;
    %load/vec4 v0x1d1ac60_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_11.38, 5;
    %load/vec4 v0x1d1b860_0;
    %load/vec4 v0x1d1ac60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.39, 8;
    %load/vec4 v0x1d1b940_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1d1b940_0, 0, 32;
T_11.39 ;
    %load/vec4 v0x1d1ac60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1d1ac60_0, 0, 32;
    %jmp T_11.37;
T_11.38 ;
    %end;
    .scope S_0x1d1a560;
t_4 %join;
    %load/vec4 v0x1d1b610_0;
    %pad/u 9;
    %load/vec4 v0x1d1b860_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x1d1b550_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x1d1ba20_0, 0, 9;
    %load/vec4 v0x1d1ba20_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x1d1b240_0, 0, 1;
    %load/vec4 v0x1d1ba20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1d1b2e0_0, 0, 8;
    %load/vec4 v0x1d1b610_0;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %load/vec4 v0x1d1b860_0;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %load/vec4 v0x1d1b550_0;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %load/vec4 v0x1d1b240_0;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %load/vec4 v0x1d1b2e0_0;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %load/vec4 v0x1d1ad40_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1d1ad40_0, 0, 32;
    %jmp T_11.31;
T_11.32 ;
    %end;
    .scope S_0x1d1a3d0;
t_0 %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
S_0x1d1a560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 169, 3 169 0, S_0x1d1a3d0;
 .timescale 0 0;
v0x1d1ad40_0 .var/2s "i", 31 0;
S_0x1d1a760 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 180, 3 180 0, S_0x1d1a560;
 .timescale 0 0;
v0x1d1a960_0 .var/2s "j", 31 0;
S_0x1d1aa60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 188, 3 188 0, S_0x1d1a560;
 .timescale 0 0;
v0x1d1ac60_0 .var/2s "j", 31 0;
S_0x1d1ae40 .scope task, "test_case_8_xprop" "test_case_8_xprop" 3 212, 3 212 0, S_0x1cf5e10;
 .timescale 0 0;
TD_Top.test_case_8_xprop ;
    %pushi/str "test_case_8_xprop";
    %store/str v0x1d18c30_0;
    %fork TD_Top.t.test_case_begin, S_0x1d18a50;
    %join;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 255, 127, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 255, 127, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %pushi/vec4 127, 15, 8;
    %store/vec4 v0x1cf2a10_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x1cf1790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf3c90_0, 0, 1;
    %pushi/vec4 63, 31, 8;
    %store/vec4 v0x1cf0510_0, 0, 8;
    %fork TD_Top.check, S_0x1cf4b90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1d18cd0;
    %join;
    %end;
    .scope S_0x1d18400;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d19070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d194e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d191f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d19400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d19320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d19110_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1d19660_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_0x1d18400;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d18eb0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1d18400;
T_15 ;
    %delay 5, 0;
    %load/vec4 v0x1d18eb0_0;
    %inv;
    %store/vec4 v0x1d18eb0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1d18400;
T_16 ;
    %vpi_func 6 55 "$value$plusargs" 32, "test-case=%d", v0x1d19110_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d19110_0, 0, 32;
T_16.0 ;
    %vpi_func 6 58 "$value$plusargs" 32, "dump-vcd=%s", v0x1d19740_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_call/w 6 59 "$dumpfile", v0x1d19740_0 {0 0 0};
    %vpi_call/w 6 60 "$dumpvars" {0 0 0};
T_16.2 ;
    %end;
    .thread T_16;
    .scope S_0x1d18400;
T_17 ;
    %wait E_0x1caeaf0;
    %load/vec4 v0x1d195a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d18f90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1d18f90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x1d18f90_0, 0;
T_17.1 ;
    %load/vec4 v0x1d18f90_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.2, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %vpi_call/w 6 85 "$display", "\000" {0 0 0};
T_17.4 ;
    %vpi_call/w 6 86 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0x1d18f90_0 {0 0 0};
    %vpi_call/w 6 89 "$display", "num_test_cases_passed = %2d", v0x1d19400_0 {0 0 0};
    %load/vec4 v0x1d19320_0;
    %addi 1, 0, 32;
    %vpi_call/w 6 90 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 6 91 "$write", "\012" {0 0 0};
    %vpi_call/w 6 93 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1cf5e10;
T_18 ;
    %fork TD_Top.t.test_bench_begin, S_0x1d18650;
    %join;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.2;
    %jmp/0xz  T_18.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x1d19800;
    %join;
T_18.0 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.5;
    %jmp/0xz  T_18.3, 5;
    %fork TD_Top.test_case_2_zero_and_small_sums, S_0x1d19990;
    %join;
T_18.3 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.8;
    %jmp/0xz  T_18.6, 5;
    %fork TD_Top.test_case_3_carry_and_overflow_cases, S_0x1d19bc0;
    %join;
T_18.6 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.11;
    %jmp/0xz  T_18.9, 5;
    %fork TD_Top.test_case_4_nibble_boundary_cases, S_0x1d19da0;
    %join;
T_18.9 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.14;
    %jmp/0xz  T_18.12, 5;
    %fork TD_Top.test_case_5_alternate_cases, S_0x1d19f80;
    %join;
T_18.12 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.17;
    %jmp/0xz  T_18.15, 5;
    %fork TD_Top.test_case_6_different_ones_cases, S_0x1d1a160;
    %join;
T_18.15 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.20, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.20;
    %jmp/0xz  T_18.18, 5;
    %fork TD_Top.test_case_7_random, S_0x1d1a3d0;
    %join;
T_18.18 ;
    %load/vec4 v0x1d19110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_18.23, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1d19110_0;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_18.23;
    %jmp/0xz  T_18.21, 5;
    %fork TD_Top.test_case_8_xprop, S_0x1d1ae40;
    %join;
T_18.21 ;
    %fork TD_Top.t.test_bench_end, S_0x1d18850;
    %join;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../lab2/test/AdderRippleCarry_8b_GL-test.v";
    "../lab2/AdderRippleCarry_8b_GL.v";
    "../lab2/FullAdder_GL.v";
    "../ece2300/ece2300-test.v";
