INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_2/lab_2.srcs/sources_1/new/Full_Adder_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_2/RippleCarryAdder/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_2/RippleCarryAdder/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_testbench
