Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jun 25 19:23:52 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Mayo_sign_with_zynq_wrapper_timing_summary_postroute_physopted.rpt -pb Mayo_sign_with_zynq_wrapper_timing_summary_postroute_physopted.pb -rpx Mayo_sign_with_zynq_wrapper_timing_summary_postroute_physopted.rpx
| Design       : Mayo_sign_with_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                78067        0.027        0.000                      0                78067        3.750        0.000                       0                 25276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.001        0.000                      0                74894        0.027        0.000                      0                74894        3.750        0.000                       0                 25276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.530        0.000                      0                 3173        0.465        0.000                      0                 3173  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.625ns (17.354%)  route 7.739ns (82.646%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 13.068 - 10.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.703     3.244    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y66         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.478     3.722 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.609     4.331    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.324     4.655 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         1.354     6.009    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.336 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM2A_control_INST_0/O
                         net (fo=111, routed)         0.800     7.135    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_lin_control
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.259 f  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_replica/O
                         net (fo=11, routed)          0.703     7.963    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.124     8.087 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_1_LOPT_REMAP_28/O
                         net (fo=1, routed)           0.772     8.858    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_1/O_n_28
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.982 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_0_LOPT_REMAP_28/O
                         net (fo=17, routed)          1.152    10.135    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[14]
    SLICE_X53Y44         LUT5 (Prop_lut5_I1_O)        0.124    10.259 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=4, routed)           2.349    12.608    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2
    RAMB36_X4Y0          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.665    13.068    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.138    13.206    
                         clock uncertainty           -0.154    13.052    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.609    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.727ns (18.791%)  route 7.464ns (81.209%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 13.025 - 10.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.703     3.244    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y66         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.478     3.722 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.609     4.331    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.324     4.655 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         1.354     6.009    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.336 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM2A_control_INST_0/O
                         net (fo=111, routed)         0.831     7.167    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_lin_control
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.119     7.286 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1/O
                         net (fo=82, routed)          0.916     8.202    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_n_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I4_O)        0.355     8.557 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_5_LOPT_REMAP_4/O
                         net (fo=1, routed)           1.223     9.780    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_5/O_n_4
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.904 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_0_LOPT_REMAP_47/O
                         net (fo=64, routed)          2.531    12.435    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.622    13.025    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.138    13.163    
                         clock uncertainty           -0.154    13.009    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.443    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 5.913ns (60.372%)  route 3.881ns (39.628%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.731     3.272    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X67Y8          FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456     3.728 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/Q
                         net (fo=3, routed)           0.315     4.043    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg_n_0_[1]_repN
    SLICE_X66Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.167 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_10/O
                         net (fo=1, routed)           0.000     4.167    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_10_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.700 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.700    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_5_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.023 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_addr][2]_i_15/O[1]
                         net (fo=3, routed)           0.587     5.611    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_addr][2]_i_15_n_6
    SLICE_X65Y10         LUT3 (Prop_lut3_I1_O)        0.331     5.942 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_63/O
                         net (fo=2, routed)           0.594     6.536    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_63_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.332     6.868 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_67/O
                         net (fo=1, routed)           0.000     6.868    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_67_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.415 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0_reg[11]_i_46/O[2]
                         net (fo=4, routed)           0.731     8.146    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[5]_0[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.729     8.875 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_13/O[1]
                         net (fo=4, routed)           0.513     9.388    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_13_n_6
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.306     9.694 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_28/O
                         net (fo=1, routed)           0.000     9.694    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_28_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.244 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.244    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_12_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.515 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][30]_i_11/CO[0]
                         net (fo=5, routed)           0.533    11.048    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][30]_i_11_n_3
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.373    11.421 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_6/O
                         net (fo=1, routed)           0.000    11.421    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.822 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.822    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_2_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.156 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][18]_i_2/O[1]
                         net (fo=1, routed)           0.608    12.763    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][18]_i_2_n_6
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.303    13.066 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][16]_i_1/O
                         net (fo=1, routed)           0.000    13.066    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][16]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.545    12.948    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X63Y20         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]/C
                         clock pessimism              0.253    13.201    
                         clock uncertainty           -0.154    13.047    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.029    13.076    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 5.797ns (58.957%)  route 4.036ns (41.043%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.731     3.272    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X67Y8          FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456     3.728 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/Q
                         net (fo=3, routed)           0.315     4.043    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg_n_0_[1]_repN
    SLICE_X66Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.167 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_10/O
                         net (fo=1, routed)           0.000     4.167    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_10_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.700 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.700    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_5_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.023 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_addr][2]_i_15/O[1]
                         net (fo=3, routed)           0.587     5.611    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_addr][2]_i_15_n_6
    SLICE_X65Y10         LUT3 (Prop_lut3_I1_O)        0.331     5.942 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_63/O
                         net (fo=2, routed)           0.594     6.536    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_63_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.332     6.868 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_67/O
                         net (fo=1, routed)           0.000     6.868    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_67_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.415 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0_reg[11]_i_46/O[2]
                         net (fo=4, routed)           0.731     8.146    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[5]_0[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.729     8.875 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_13/O[1]
                         net (fo=4, routed)           0.513     9.388    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_13_n_6
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.306     9.694 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_28/O
                         net (fo=1, routed)           0.000     9.694    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_28_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.244 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.244    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_12_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.515 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][30]_i_11/CO[0]
                         net (fo=5, routed)           0.533    11.048    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][30]_i_11_n_3
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.373    11.421 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_6/O
                         net (fo=1, routed)           0.000    11.421    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.822 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.822    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_2_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.044 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][18]_i_2/O[0]
                         net (fo=1, routed)           0.762    12.806    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][18]_i_2_n_7
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.299    13.105 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][15]_i_1/O
                         net (fo=1, routed)           0.000    13.105    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][15]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.544    12.948    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X62Y21         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][15]/C
                         clock pessimism              0.253    13.200    
                         clock uncertainty           -0.154    13.046    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.077    13.123    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][15]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 4.785ns (50.297%)  route 4.728ns (49.703%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.822     3.363    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.817 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.884     7.702    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_1[5]
    SLICE_X78Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.826 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.826    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X78Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     8.064 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.064    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X78Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     8.168 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=4, routed)           1.113     9.280    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[21]
    SLICE_X47Y32         LUT2 (Prop_lut2_I1_O)        0.316     9.596 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[21]_INST_0/O
                         net (fo=8, routed)           0.600    10.196    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2a_dout[21]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.320 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][23]_i_14/O
                         net (fo=1, routed)           0.000    10.320    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][23]_i_14_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.870 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.870    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_5_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.984    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_5_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.318 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][31]_i_7/O[1]
                         net (fo=1, routed)           0.644    11.962    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]_2[1]
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.303    12.265 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_2/O
                         net (fo=1, routed)           0.488    12.753    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_2_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.877 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.877    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.488    12.891    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X47Y34         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]/C
                         clock pessimism              0.138    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.031    12.906    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 1.858ns (19.792%)  route 7.530ns (80.208%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 13.230 - 10.000 ) 
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.703     3.244    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y66         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.478     3.722 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.609     4.331    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.324     4.655 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         0.742     5.397    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.327     5.724 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM1A_control_INST_0/O
                         net (fo=102, routed)         0.837     6.561    Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/BRAM_lin_control
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.149     6.710 f  Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1/O
                         net (fo=107, routed)         1.222     7.932    Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_n_0
    SLICE_X56Y85         LUT3 (Prop_lut3_I1_O)        0.332     8.264 f  Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/i_6_LOPT_REMAP_12/O
                         net (fo=1, routed)           0.667     8.931    Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/i_6/O_n_12
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.055 f  Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/i_1_LOPT_REMAP_48/O
                         net (fo=1, routed)           0.407     9.462    Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/i_1/O_n_48
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 r  Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/i_0_LOPT_REMAP_48/O
                         net (fo=64, routed)          3.045    12.632    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y29         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.827    13.230    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.152    13.382    
                         clock uncertainty           -0.154    13.227    
    RAMB36_X5Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.661    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 5.070ns (51.854%)  route 4.707ns (48.146%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.726     3.267    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X68Y15         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y15         FDRE (Prop_fdre_C_Q)         0.419     3.686 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg[0]/Q
                         net (fo=112, routed)         1.303     4.989    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/adr[1]
    SLICE_X70Y18         LUT3 (Prop_lut3_I1_O)        0.299     5.288 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[5]_i_36/O
                         net (fo=1, routed)           0.000     5.288    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[5]_i_36_n_0
    SLICE_X70Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.686 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.686    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[5]_i_17_n_0
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.020 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]_i_40/O[1]
                         net (fo=3, routed)           0.537     6.557    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]_i_40_n_6
    SLICE_X73Y18         LUT5 (Prop_lut5_I0_O)        0.303     6.860 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[9]_i_27/O
                         net (fo=1, routed)           0.620     7.480    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[9]_i_27_n_0
    SLICE_X72Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.865 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.865    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[9]_i_14_n_0
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.199 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.534     8.732    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]_i_17_n_6
    SLICE_X71Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.436 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.436    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[9]_i_20_n_0
    SLICE_X71Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.658 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[10]_i_21/O[0]
                         net (fo=3, routed)           0.511    10.169    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_139
    SLICE_X66Y21         LUT1 (Prop_lut1_I0_O)        0.299    10.468 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/uoffset1[10]_i_28/O
                         net (fo=1, routed)           0.000    10.468    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[10]_i_7_0[0]
    SLICE_X66Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.895 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[10]_i_20/O[1]
                         net (fo=1, routed)           0.305    11.200    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[10]_i_20_n_6
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.306    11.506 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[11]_i_21/O
                         net (fo=1, routed)           0.457    11.964    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[11]_i_21_n_0
    SLICE_X72Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.088 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[11]_i_14/O
                         net (fo=1, routed)           0.000    12.088    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[11]_i_14_n_0
    SLICE_X72Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    12.305 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]_i_7/O
                         net (fo=1, routed)           0.441    12.745    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]_i_7_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.299    13.044 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[11]_i_2/O
                         net (fo=1, routed)           0.000    13.044    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1[11]
    SLICE_X72Y20         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.548    12.951    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X72Y20         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]/C
                         clock pessimism              0.253    13.204    
                         clock uncertainty           -0.154    13.050    
    SLICE_X72Y20         FDRE (Setup_fdre_C_D)        0.031    13.081    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 4.976ns (52.928%)  route 4.425ns (47.072%))
  Logic Levels:           13  (CARRY4=8 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 12.983 - 10.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.836     3.377    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X7Y42          FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     3.833 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[4]/Q
                         net (fo=30, routed)          0.944     4.777    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg_n_0_[4]
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.901 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[16]_i_20/O
                         net (fo=1, routed)           0.000     4.901    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[16]_i_20_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.414 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.414    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[16]_i_16_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.633 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[20]_i_16/O[0]
                         net (fo=1, routed)           0.602     6.235    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[20]_i_16_n_7
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.530 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[20]_i_15/O
                         net (fo=1, routed)           0.000     6.530    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[20]_i_15_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.062 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[20]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.062    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[20]_i_7_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[24]_i_7/O[1]
                         net (fo=3, routed)           0.619     8.015    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1_adr2[16]
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.318 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1_adr[20]_i_8/O
                         net (fo=1, routed)           0.000     8.318    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[16]_i_5_0[3]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.694 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.694    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[20]_i_6_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.009 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[24]_i_6/O[3]
                         net (fo=1, routed)           0.547     9.556    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr1[21]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    10.395 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.395    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[24]_i_5_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.617 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[28]_i_5/O[0]
                         net (fo=1, routed)           0.632    11.249    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[28]_i_5_n_7
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.299    11.548 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[25]_i_2/O
                         net (fo=1, routed)           0.607    12.155    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[25]_i_2_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I3_O)        0.149    12.304 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[25]_i_1/O
                         net (fo=1, routed)           0.475    12.778    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[25]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.579    12.983    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X12Y41         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[25]/C
                         clock pessimism              0.253    13.235    
                         clock uncertainty           -0.154    13.081    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.244    12.837    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 4.296ns (45.581%)  route 5.129ns (54.419%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.865     3.406    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/i_clk
    DSP48_X3Y26          DSP48E1                                      r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.840 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg[2]/P[11]
                         net (fo=6, routed)           1.681     5.520    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg_n_94_[2]
    SLICE_X67Y69         LUT3 (Prop_lut3_I2_O)        0.149     5.669 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_30/O
                         net (fo=2, routed)           0.594     6.264    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_30_n_0
    SLICE_X67Y70         LUT4 (Prop_lut4_I3_O)        0.332     6.596 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_34/O
                         net (fo=1, routed)           0.000     6.596    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_34_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.128    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_20_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.350 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_24/O[0]
                         net (fo=5, routed)           1.013     8.362    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_24_n_7
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.299     8.661 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_23/O
                         net (fo=1, routed)           0.000     8.661    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_23_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.211    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_15_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.433 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_25/O[0]
                         net (fo=2, routed)           0.668    10.101    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_25_n_7
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.299    10.400 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_18/O
                         net (fo=1, routed)           0.000    10.400    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_18_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.627 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_14/O[1]
                         net (fo=1, routed)           0.674    11.301    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_14_n_6
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.303    11.604 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_13/O
                         net (fo=1, routed)           0.000    11.604    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_13_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.028 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_7/O[1]
                         net (fo=5, routed)           0.499    12.527    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_7_n_6
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.303    12.830 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_2/O
                         net (fo=1, routed)           0.000    12.830    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_acc[2]_6[3]
    SLICE_X48Y70         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.466    12.869    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X48Y70         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][3]/C
                         clock pessimism              0.152    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)        0.032    12.899    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][3]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 4.296ns (45.596%)  route 5.126ns (54.404%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.865     3.406    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/i_clk
    DSP48_X3Y26          DSP48E1                                      r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.840 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg[2]/P[11]
                         net (fo=6, routed)           1.681     5.520    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_a_reg_n_94_[2]
    SLICE_X67Y69         LUT3 (Prop_lut3_I2_O)        0.149     5.669 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_30/O
                         net (fo=2, routed)           0.594     6.264    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_30_n_0
    SLICE_X67Y70         LUT4 (Prop_lut4_I3_O)        0.332     6.596 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_34/O
                         net (fo=1, routed)           0.000     6.596    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_34_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.128    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_20_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.350 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_24/O[0]
                         net (fo=5, routed)           1.013     8.362    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_24_n_7
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.299     8.661 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_23/O
                         net (fo=1, routed)           0.000     8.661    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_23_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.211    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_15_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.433 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_25/O[0]
                         net (fo=2, routed)           0.668    10.101    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_25_n_7
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.299    10.400 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_18/O
                         net (fo=1, routed)           0.000    10.400    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_18_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.627 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_14/O[1]
                         net (fo=1, routed)           0.674    11.301    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_14_n_6
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.303    11.604 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_13/O
                         net (fo=1, routed)           0.000    11.604    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_13_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.028 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_7/O[1]
                         net (fo=5, routed)           0.496    12.524    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_7_n_6
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.303    12.827 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[2]_inferred_i_3/O
                         net (fo=1, routed)           0.000    12.827    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_acc[2]_6[2]
    SLICE_X48Y70         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.466    12.869    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X48Y70         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][2]/C
                         clock pessimism              0.152    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)        0.031    12.898    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[2][2]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.301%)  route 0.225ns (54.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.552     0.944    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X47Y63         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[17]/Q
                         net (fo=1, routed)           0.225     1.309    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr[17]
    SLICE_X50Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.354 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a[o][o_addr][17]_i_1/O
                         net (fo=1, routed)           0.000     1.354    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a[o][o_addr][17]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X50Y58         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]/C
                         clock pessimism             -0.041     1.206    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.121     1.327    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_coeffs_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.892%)  route 0.161ns (52.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.563     0.955    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X36Y49         FDSE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_coeffs_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDSE (Prop_fdse_C_Q)         0.148     1.103 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_coeffs_addr_reg[4]/Q
                         net (fo=1, routed)           0.161     1.264    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_coeffs_addr[4]
    SLICE_X38Y51         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.825     1.253    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X38Y51         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]/C
                         clock pessimism             -0.036     1.217    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.006     1.223    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.626     1.018    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y123        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.141     1.159 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.119     1.278    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X42Y122        SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.897     1.325    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y122        SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.274     1.051    
    SLICE_X42Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.234    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_add_v1_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.843%)  route 0.210ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.557     0.949    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X43Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_add_v1_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     1.077 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_add_v1_addr_reg[19]/Q
                         net (fo=1, routed)           0.210     1.287    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_v1_addr[19]
    SLICE_X43Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.830     1.258    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X43Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]/C
                         clock pessimism             -0.036     1.222    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.017     1.239    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_p1p1t_src_adr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.010%)  route 0.240ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.555     0.947    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X49Y54         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_p1p1t_src_adr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.088 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_p1p1t_src_adr_reg[12]/Q
                         net (fo=1, routed)           0.240     1.328    Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/i_src_adr[12]
    SLICE_X52Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.821     1.249    Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/clk
    SLICE_X52Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]/C
                         clock pessimism             -0.041     1.208    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.070     1.278    Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.838%)  route 0.220ns (54.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.585     0.977    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X60Y46         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[10]/Q
                         net (fo=3, routed)           0.220     1.337    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1[10]
    SLICE_X61Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.382 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][10]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][10]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.848     1.276    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X61Y53         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]/C
                         clock pessimism             -0.036     1.240    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.091     1.331    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.392%)  route 0.263ns (58.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.554     0.946    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X49Y57         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.087 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[24]/Q
                         net (fo=3, routed)           0.263     1.350    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1[24]
    SLICE_X50Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.395 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][24]_i_1/O
                         net (fo=1, routed)           0.000     1.395    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][24]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.826     1.254    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X50Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]/C
                         clock pessimism             -0.036     1.218    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.120     1.338    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.240%)  route 0.164ns (53.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.659     1.051    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y100        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.192 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/Q
                         net (fo=1, routed)           0.164     1.356    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/D[2]
    SLICE_X30Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.845     1.273    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.041     1.232    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.063     1.295    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.161%)  route 0.170ns (40.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.638     1.030    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y106        FDRE                                         r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDRE (Prop_fdre_C_Q)         0.148     1.178 r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.170     1.348    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]
    SLICE_X51Y105        LUT2 (Prop_lut2_I1_O)        0.098     1.446 r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.446    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X51Y105        FDRE                                         r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.906     1.334    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X51Y105        FDRE                                         r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.045     1.289    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.091     1.380    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.659     1.051    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y100        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.192 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[10]/Q
                         net (fo=1, routed)           0.178     1.370    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/D[10]
    SLICE_X28Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.845     1.273    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.041     1.232    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.302    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y23  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y23  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y31  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_3_5/RAMB/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y43  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y43  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y43  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_19_19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y43  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y46  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y46  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_21_21/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.704ns (10.116%)  route 6.255ns (89.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 13.090 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.868    10.152    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X111Y98        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.687    13.090    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X111Y98        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/C
                         clock pessimism              0.152    13.242    
                         clock uncertainty           -0.154    13.088    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.683    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.704ns (10.116%)  route 6.255ns (89.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 13.090 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.868    10.152    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X111Y98        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.687    13.090    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X111Y98        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/C
                         clock pessimism              0.152    13.242    
                         clock uncertainty           -0.154    13.088    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.683    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.704ns (9.909%)  route 6.400ns (90.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.013    10.297    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.860    13.263    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]/C
                         clock pessimism              0.152    13.415    
                         clock uncertainty           -0.154    13.261    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.856    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.704ns (9.909%)  route 6.400ns (90.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.013    10.297    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.860    13.263    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]/C
                         clock pessimism              0.152    13.415    
                         clock uncertainty           -0.154    13.261    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.856    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 13.187 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893    10.177    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.784    13.187    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/C
                         clock pessimism              0.152    13.339    
                         clock uncertainty           -0.154    13.185    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.780    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 13.187 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893    10.177    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.784    13.187    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]/C
                         clock pessimism              0.152    13.339    
                         clock uncertainty           -0.154    13.185    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.780    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 13.187 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893    10.177    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.784    13.187    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]/C
                         clock pessimism              0.152    13.339    
                         clock uncertainty           -0.154    13.185    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.780    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 13.187 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893    10.177    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.784    13.187    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]/C
                         clock pessimism              0.152    13.339    
                         clock uncertainty           -0.154    13.185    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.780    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.704ns (9.964%)  route 6.361ns (90.036%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.974    10.258    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.857    13.260    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]/C
                         clock pessimism              0.152    13.412    
                         clock uncertainty           -0.154    13.258    
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.319    12.939    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.704ns (9.964%)  route 6.361ns (90.036%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.652     3.193    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.649 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.730    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.160    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.974    10.258    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       1.857    13.260    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]/C
                         clock pessimism              0.152    13.412    
                         clock uncertainty           -0.154    13.258    
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.319    12.939    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.467%)  route 0.445ns (70.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.278     1.579    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y92         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y92         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]/C
                         clock pessimism             -0.041     1.206    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.467%)  route 0.445ns (70.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.278     1.579    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y92         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y92         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/C
                         clock pessimism             -0.041     1.206    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.787%)  route 0.508ns (73.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.341     1.642    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y91         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y91         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep/C
                         clock pessimism             -0.041     1.206    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.139    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.534%)  route 0.572ns (75.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.405     1.706    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/C
                         clock pessimism             -0.041     1.206    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.139    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.114%)  route 0.555ns (74.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.388     1.688    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y94         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.820     1.248    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y94         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]/C
                         clock pessimism             -0.041     1.207    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.115    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.114%)  route 0.555ns (74.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.388     1.688    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y94         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.820     1.248    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y94         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]/C
                         clock pessimism             -0.041     1.207    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.115    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.114%)  route 0.555ns (74.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.388     1.688    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y94         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.820     1.248    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y94         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]/C
                         clock pessimism             -0.041     1.207    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.115    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.107%)  route 0.586ns (75.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.419     1.719    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]/C
                         clock pessimism             -0.041     1.206    
    SLICE_X53Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.107%)  route 0.586ns (75.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.419     1.719    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0/C
                         clock pessimism             -0.041     1.206    
    SLICE_X53Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.107%)  route 0.586ns (75.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.556     0.948    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.255    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.300 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.419     1.719    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=2, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25277, routed)       0.819     1.247    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1/C
                         clock pessimism             -0.041     1.206    
    SLICE_X53Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.605    





