// Seed: 2681295480
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8
);
  assign {-1'h0, id_8} = id_0;
  assign module_1.id_1 = 0;
  wire id_10;
  assign id_5 = id_2;
  parameter id_11 = 1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd96
) (
    input uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    output tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input wire _id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri id_11
);
  supply1 id_13;
  wire [(  id_8  ) : -1] id_14;
  assign id_13 = id_14 | id_14;
  supply1 [1 : -1] id_15;
  assign id_15 = -1;
  genvar id_16;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_3,
      id_3,
      id_4,
      id_11,
      id_6,
      id_4,
      id_1
  );
  wire id_17;
endmodule
