// Seed: 2797611998
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  ;
  wire id_8;
  ;
endmodule
module module_2 #(
    parameter id_14 = 32'd6
) (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    output tri1 id_11,
    input supply0 id_12,
    output uwire id_13,
    output supply0 _id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri id_17,
    output tri0 id_18
);
  parameter id_20 = -1'b0;
  module_0 modCall_1 ();
  logic [(  1  ) : 1] id_21[-1 : id_14] = id_17 > 1;
endmodule
