# Verilog-DataPathDesign
This is an Data-path-design project which written in Verilog, compiled and simulated by Modelsim. Please take a look at this pdf file.

[readMe.pdf](document.pdf)
