# compile verilog/system verilog design source files
verilog xil_defaultlib  "seven_seg_rtc_tb_func_synth.v"
verilog xil_defaultlib  "../../../../seven_seg_rtc.srcs/seven_seg_rtc_tb.v"

# Do not sort compile order
nosort
