
*** Running vivado
    with args -log MicroProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroProcessor.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MicroProcessor.tcl -notrace
Command: synth_design -top MicroProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9524 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 381.594 ; gain = 97.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MicroProcessor' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:39]
WARNING: [Synth 8-614] signal 'clk_status' is read in the process but is not in the sensitivity list [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Program_counter.vhd:46' bound to instance 'Program_counter_0' of component 'Program_counter' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Program_counter.vhd:54]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/D_FF.vhd:46' bound to instance 'D_FF_0' of component 'D_FF' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Program_counter.vhd:69]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/D_FF.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/D_FF.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (3#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Program_counter.vhd:54]
INFO: [Synth 8-3491] module 'Rom' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Rom.vhd:35' bound to instance 'Rom_0' of component 'ROM' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Rom' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Rom' (4#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Rom.vhd:40]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'Adder_3_bit_0' of component 'Adder_3_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:136]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (5#1) [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (6#1) [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (7#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'Instruction_decoder_0' of component 'Instruction_decoder' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:46]
WARNING: [Synth 8-3848] Net Jmp_flag in module/entity Instruction_decoder does not have driver. [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:38]
WARNING: [Synth 8-3848] Net Ad_Jmp in module/entity Instruction_decoder does not have driver. [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (8#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:46]
INFO: [Synth 8-3491] module 'Mux_2_Way_3_bit' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2_Way_3_bit.vhd:34' bound to instance 'Mux_2_Way_3_bit_0' of component 'Mux_2_Way_3_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Mux_2_Way_3_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2_Way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_Way_3_bit' (9#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2_Way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_bit' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2_Way_4_bit.vhd:34' bound to instance 'Mux_2_Way_4_bit_0' of component 'Mux_2_Way_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Mux_2_Way_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2_Way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_Way_4_bit' (10#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2_Way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:34' bound to instance 'Reg_bank_0' of component 'Reg_bank' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:43]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (11#1) [E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (12#1) [E:/testingPrograms/Digital-Designs/Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Reg' [E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:74]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:80]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:86]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (14#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd:43]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_bit' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8_Way_4_bit.vhd:34' bound to instance 'Mux_8_Way_4_bit_0' of component 'Mux_8_Way_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8_Way_4_bit.vhd:49]
INFO: [Synth 8-226] default block is never used [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8_Way_4_bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_4_bit' (15#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8_Way_4_bit.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_bit' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8_Way_4_bit.vhd:34' bound to instance 'Mux_8_Way_4_bit_1' of component 'Mux_8_Way_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:189]
INFO: [Synth 8-3491] module 'Add_Sub_4_bit' declared at 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:33' bound to instance 'Add_Sub_4_bit_0' of component 'Add_Sub_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4_bit' (16#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MicroProcessor' (17#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd:42]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Jmp_flag
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Ad_Jmp[2]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Ad_Jmp[1]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Ad_Jmp[0]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Reg_jmp[3]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Reg_jmp[2]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Reg_jmp[1]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Reg_jmp[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 437.246 ; gain = 152.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 437.246 ; gain = 152.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 437.246 ; gain = 152.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Im_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_se_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Mode_reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'Load_reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'R_se_1_reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'R_se_2_reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'Im_val_reg' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.246 ; gain = 152.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module Mux_2_Way_3_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Mux_2_Way_4_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Add_Sub_4_bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Program_counter_0/D_FF_0/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Program_counter_0/D_FF_0/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_7/Q_reg[3]' (FDE) to 'Reg_bank_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_6/Q_reg[3]' (FDE) to 'Reg_bank_0/Reg_5/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_5/Q_reg[3]' (FDE) to 'Reg_bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_0/Q_reg[3]' (FDE) to 'Reg_bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_7/Q_reg[2]' (FDE) to 'Reg_bank_0/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_6/Q_reg[2]' (FDE) to 'Reg_bank_0/Reg_5/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_5/Q_reg[2]' (FDE) to 'Reg_bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_4/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_0/Q_reg[2]' (FDE) to 'Reg_bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_7/Q_reg[1]' (FDE) to 'Reg_bank_0/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_6/Q_reg[1]' (FDE) to 'Reg_bank_0/Reg_5/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_5/Q_reg[1]' (FDE) to 'Reg_bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_0/Q_reg[1]' (FDE) to 'Reg_bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_decoder_0/R_se_2_reg[2] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_7/Q_reg[0]' (FDE) to 'Reg_bank_0/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_6/Q_reg[0]' (FDE) to 'Reg_bank_0/Reg_5/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_5/Q_reg[0]' (FDE) to 'Reg_bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_0/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_decoder_0/R_se_1_reg[2] )
INFO: [Synth 8-3886] merging instance 'Instruction_decoder_0/Im_val_reg[2]' (LD) to 'Instruction_decoder_0/Im_val_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Instruction_decoder_0/Im_val_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_4/Q_reg[3]' (FDE) to 'Reg_bank_0/Reg_3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_3/Q_reg[3]' (FDE) to 'Reg_bank_0/Reg_2/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_2/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_4/Q_reg[2]' (FDE) to 'Reg_bank_0/Reg_3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_3/Q_reg[2]' (FDE) to 'Reg_bank_0/Reg_2/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_2/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_4/Q_reg[1]' (FDE) to 'Reg_bank_0/Reg_3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_3/Q_reg[1]' (FDE) to 'Reg_bank_0/Reg_2/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_2/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Instruction_decoder_0/R_se_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_decoder_0/R_se_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_4/Q_reg[0]' (FDE) to 'Reg_bank_0/Reg_3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_0/Reg_3/Q_reg[0]' (FDE) to 'Reg_bank_0/Reg_2/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_0/Reg_2/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Instruction_decoder_0/R_se_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'Instruction_decoder_0/R_se_1_reg[2]' (LD) to 'Instruction_decoder_0/R_se_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_decoder_0/R_se_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Instruction_decoder_0/Mode_reg )
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/Mode_reg) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/Load_reg) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/R_se_1_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/R_se_1_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/R_se_2_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/R_se_2_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/R_se_2_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/Im_val_reg[3]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/Im_val_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Instruction_decoder_0/Im_val_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[31]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[30]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[29]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[28]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[27]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[26]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[25]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[24]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[23]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[22]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[21]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[20]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[19]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[18]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[17]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[16]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[15]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[14]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[13]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[12]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[11]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[10]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[9]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[8]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[7]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[6]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[5]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[4]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[3]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/count_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/clk_status_reg) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Slow_Clk_0/Clk_out_reg) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Program_counter_0/D_FF_0/Q_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Program_counter_0/D_FF_0/Q_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Program_counter_0/D_FF_0/Q_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_0/Q_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_1/Q_reg[3]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_1/Q_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_1/Q_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_1/Q_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_2/Q_reg[3]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_2/Q_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_2/Q_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg_2/Q_reg[0]) is unused and will be removed from module MicroProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 560.922 ; gain = 276.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 667.242 ; gain = 395.055
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.runs/synth_1/MicroProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroProcessor_utilization_synth.rpt -pb MicroProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 667.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 26 15:28:06 2023...
