###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        80513   # Number of WRITE/WRITEP commands
num_reads_done                 =       370857   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       309899   # Number of read row buffer hits
num_read_cmds                  =       370857   # Number of READ/READP commands
num_writes_done                =        80518   # Number of read requests issued
num_write_row_hits             =        55631   # Number of write row buffer hits
num_act_cmds                   =        86070   # Number of ACT commands
num_pre_cmds                   =        86044   # Number of PRE commands
num_ondemand_pres              =        65875   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9299577   # Cyles of rank active rank.0
rank_active_cycles.1           =      8905221   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       700423   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1094779   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       413528   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2043   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          939   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1747   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1624   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          425   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          232   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          374   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          784   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1368   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28311   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          260   # Write cmd latency (cycles)
write_latency[40-59]           =          448   # Write cmd latency (cycles)
write_latency[60-79]           =         1218   # Write cmd latency (cycles)
write_latency[80-99]           =         2486   # Write cmd latency (cycles)
write_latency[100-119]         =         3475   # Write cmd latency (cycles)
write_latency[120-139]         =         5361   # Write cmd latency (cycles)
write_latency[140-159]         =         5779   # Write cmd latency (cycles)
write_latency[160-179]         =         5889   # Write cmd latency (cycles)
write_latency[180-199]         =         5388   # Write cmd latency (cycles)
write_latency[200-]            =        50207   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       196177   # Read request latency (cycles)
read_latency[40-59]            =        59856   # Read request latency (cycles)
read_latency[60-79]            =        43710   # Read request latency (cycles)
read_latency[80-99]            =        12708   # Read request latency (cycles)
read_latency[100-119]          =         8859   # Read request latency (cycles)
read_latency[120-139]          =         7060   # Read request latency (cycles)
read_latency[140-159]          =         4467   # Read request latency (cycles)
read_latency[160-179]          =         3552   # Read request latency (cycles)
read_latency[180-199]          =         2993   # Read request latency (cycles)
read_latency[200-]             =        31475   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.01921e+08   # Write energy
read_energy                    =   1.4953e+09   # Read energy
act_energy                     =  2.35488e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.36203e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.25494e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80294e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.55686e+09   # Active standby energy rank.1
average_read_latency           =      81.6693   # Average read request latency (cycles)
average_interarrival           =      22.1541   # Average request interarrival latency (cycles)
total_energy                   =  1.50588e+10   # Total energy (pJ)
average_power                  =      1505.88   # Average power (mW)
average_bandwidth              =      3.85173   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85391   # Number of WRITE/WRITEP commands
num_reads_done                 =       375315   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       315659   # Number of read row buffer hits
num_read_cmds                  =       375314   # Number of READ/READP commands
num_writes_done                =        85393   # Number of read requests issued
num_write_row_hits             =        63044   # Number of write row buffer hits
num_act_cmds                   =        82220   # Number of ACT commands
num_pre_cmds                   =        82195   # Number of PRE commands
num_ondemand_pres              =        61714   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9105259   # Cyles of rank active rank.0
rank_active_cycles.1           =      9056243   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       894741   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       943757   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       422155   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2790   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          932   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1780   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1595   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          357   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          209   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          402   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          730   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1356   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28402   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          380   # Write cmd latency (cycles)
write_latency[40-59]           =          852   # Write cmd latency (cycles)
write_latency[60-79]           =         2044   # Write cmd latency (cycles)
write_latency[80-99]           =         3913   # Write cmd latency (cycles)
write_latency[100-119]         =         5216   # Write cmd latency (cycles)
write_latency[120-139]         =         6523   # Write cmd latency (cycles)
write_latency[140-159]         =         6488   # Write cmd latency (cycles)
write_latency[160-179]         =         6291   # Write cmd latency (cycles)
write_latency[180-199]         =         5436   # Write cmd latency (cycles)
write_latency[200-]            =        48243   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       197283   # Read request latency (cycles)
read_latency[40-59]            =        64186   # Read request latency (cycles)
read_latency[60-79]            =        47092   # Read request latency (cycles)
read_latency[80-99]            =        13576   # Read request latency (cycles)
read_latency[100-119]          =         9774   # Read request latency (cycles)
read_latency[120-139]          =         7670   # Read request latency (cycles)
read_latency[140-159]          =         4173   # Read request latency (cycles)
read_latency[160-179]          =         3236   # Read request latency (cycles)
read_latency[180-199]          =         2707   # Read request latency (cycles)
read_latency[200-]             =        25617   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.26272e+08   # Write energy
read_energy                    =  1.51327e+09   # Read energy
act_energy                     =  2.24954e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.29476e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.53003e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68168e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6511e+09   # Active standby energy rank.1
average_read_latency           =      71.9613   # Average read request latency (cycles)
average_interarrival           =      21.7053   # Average request interarrival latency (cycles)
total_energy                   =  1.50844e+10   # Total energy (pJ)
average_power                  =      1508.44   # Average power (mW)
average_bandwidth              =      3.93137   # Average bandwidth
