SpyGlass run started at 02:13:31 PM on Oct 07 2021 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vQ-2020.03-SP2-6
Synopsys TestMAX(TM)
Last compiled on Jun  3 2021

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


 Auto-compiling gates libraries

        "../lib/256x32_wirtemask_on_pico_mem/mem256x32_ss_0p90v_0p90v_m40c.lib"
        "../lib/512x32_code_mem/mem512x32_ss_0p90v_0p90v_m40c.lib"
        "../lib/512x64rf_coeff_mem/mem512x64_ss_0p90v_0p90v_m40c.lib"
        "../lib/spsram16384x16_16_writemask_on_main_mem/mem16384x16_ss_0p90v_0p90v_m40c.lib"
        "../lib/256x32_wirtemask_on_pico_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
        "../lib/512x32_code_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
        "../lib/512x64rf_coeff_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
        "../lib/spsram16384x16_16_writemask_on_main_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
    to
        "./spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib" ...already compiled

 Using this already compiled sglib for the current run ...

Running SpyGlass 64-bit Executable: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vQ-2020.03-SP2-06) from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Version of Policy 'clock-reset': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libclock-reset-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/clock/libclock-reset-Linux4.spyso 
Loading Shared library libPwrRules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/lowpower/libPwrRules-Linux4.spyso 

------------------------------------------------------
      Table of Successfully Overloaded Rules
  RuleName            Language          PolicyName
   FieldName    Original Value/Overloaded Value
------------------------------------------------------
  Clock_info03a       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Clock_info05        Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Clock_info05a       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Clock_info05b       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Ac_resetvalue01     Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Reset_info09a       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Clock_converge01    Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Reset_check03       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Reset_check11       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error

  Reset_check12       Verilog+VHDL      clock-reset
   SEVERITY:    (MsgLabel: CORNER_WARNING) Warning/Info
   SEVERITY:    (MsgLabel: NORMAL_WARNING) Warning/Error

  Clock_info03c       Verilog+VHDL      clock-reset
   SEVERITY:    NULL/Error
------------------------------------------------------

##build_id : Q-2020.03-SP2-6
##system   : Linux RDserver03 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
##cwd      : /home/users/team3_03/Desktop/design2021/spyglass
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -top 'soctop' \
             -lib WORK ./spyglass-1/soctop/WORK \
             -batch \
             -wdir './spyglass-1/soctop/cdc/cdc_setup_check' \
             -dbdir './spyglass-1/soctop/.SG_SaveRestoreDB' \
             -mixed \
             -policy='clock-reset' \
             --goal_info 'cdc/cdc_setup_check@' \
             -rules='Clock_info03a,Clock_info05,Clock_info05b,Ac_resetvalue01,Reset_info09a,Clock_converge01,Ar_converge01,Reset_check03,Reset_check11,Reset_check12,Clock_info03b,Clock_info03c,Setup_port01,Setup_blackbox01,Clock_check10,Clock_info15,Ar_syncrst_setupcheck01,Info_Case_Analysis,Clock_info05c,FalsePathSetup,Setup_library01,Clock_info01,Reset_info01' \
             -gateslib '../lib/256x32_wirtemask_on_pico_mem/mem256x32_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/512x32_code_mem/mem512x32_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/512x64rf_coeff_mem/mem512x64_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/spsram16384x16_16_writemask_on_main_mem/mem16384x16_ss_0p90v_0p90v_m40c.lib' \
             -templatedir '/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             -projectwdir './spyglass-1' \
             -gateslibdb '../lib/256x32_wirtemask_on_pico_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/512x32_code_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/512x64rf_coeff_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/spsram16384x16_16_writemask_on_main_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             --template_info 'cdc/cdc_setup_check' \
             -ignorerules='QualifierSetup' \
             -overloadrules 'Clock_info03a+severity=Error,Clock_info05+severity=Error,Clock_info05a+severity=Error,Clock_info05b+severity=Error,Ac_resetvalue01+severity=Error,Reset_info09a+severity=Error,Clock_converge01+severity=Error,Reset_check03+severity=Error,Reset_check11+severity=Error,Reset_check12+severity=Error+msgLabel=NORMAL_WARNING,Reset_check12+severity=Info+msgLabel=CORNER_WARNING,Clock_info03c+severity=Error' \
             -sdc_generate_cfp 'yes' \
             -enable_save_restore \
             -use_advcdc_features \
             -enable_const_prop_thru_seq \
             -enable_gateslib_autocompile \
             -enable_save_restore_builtin 'true' \
             -cdc_reduce_pessimism='+use_multi_arc' \
             -enable_debug_data=yes \
             -handle_combo_arc=yes \
             -hier_wild_card=no \
             -use_inferred_abstract_port=yes \
             -64bit  \
             ../rtl/compute.v \
             ../rtl/memory.v \
             ../rtl/picorv32.v \
             ../rtl/picosoc.v \
             ../rtl/sequencer.v \
             ../rtl/simpleuart.v \
             ../rtl/soctop.v \
             ../rtl/spimemio.v \
             ../rtl/top.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal cdc/cdc_setup_check -64bit
##spyglass_run.csh begins :
;	cd /home/users/team3_03/Desktop/design2021/spyglass
;	setenv ATRENTA_LICENSE_FILE 27000@RDserver03
;	setenv SPYGLASS_LD_PRELOAD /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/dw_support
;	/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal cdc/cdc_setup_check -64bit
##spyglass_run.csh ends
##files    : ../rtl/compute.v \
             ../rtl/memory.v \
             ../rtl/picorv32.v \
             ../rtl/picosoc.v \
             ../rtl/sequencer.v \
             ../rtl/simpleuart.v \
             ../rtl/soctop.v \
             ../rtl/spimemio.v \
             ../rtl/top.v


WARNING [333]    Unable to open file /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/policy_data/spyglass/sglib_version_summaryV2.txt in mode : 'r' (Reason: No such file or directory)
Reading specified sglib files(s) ....
   Processing library: 'USERLIB_ss_0p90v_0p90v_m40c' .... done
Checking Rule AutoGenerateSglib (Rule 1 of total 477) .... done (Time = 0.00s, Memory = 0.0K)

INFO [76]    Using './spyglass-1/soctop/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule Param_clockreset07 (Rule 2 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_setup01 (Rule 3 of total 477) .... done (Time = 0.00s, Memory = 128.0K)
Checking Rule Param_clockreset06 (Rule 4 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset08 (Rule 5 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_meta_monitor_attributes01 (Rule 6 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_CHECK (Rule 7 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_READ (Rule 8 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ar_auxi01 (Rule 9 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 10 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 11 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 12 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 13 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ElabSummary (Rule 14 of total 477) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule ReportSglibVersionSummary (Rule 15 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 16 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 17 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 18 of total 477) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 19 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 20 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 21 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_require_path03 (Rule 22 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_require_value03 (Rule 23 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 24 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 25 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain07 (Rule 26 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 27 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 28 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive01 (Rule 29 of total 477) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive02 (Rule 30 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 31 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 32 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive05 (Rule 33 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive06 (Rule 34 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 35 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 36 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 37 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 38 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 39 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 40 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 41 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 42 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 43 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 44 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 45 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 46 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 47 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 48 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 49 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 50 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 51 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_libgroup04 (Rule 52 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 53 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 54 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 55 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 56 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 57 of total 477) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_abstract_port18 (Rule 58 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 59 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 60 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 61 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_generated_clock03 (Rule 62 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_generated_clock04 (Rule 63 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_generated_clock05 (Rule 64 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_style02 (Rule 65 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_syncresetstyle01 (Rule 66 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_network_allowed_cells01 (Rule 67 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops01 (Rule 68 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops07 (Rule 69 of total 477) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_numflops08 (Rule 70 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops09 (Rule 71 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clocksense04 (Rule 72 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_sense04 (Rule 73 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_prop01 (Rule 74 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup04 (Rule 75 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation05a (Rule 76 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation05b (Rule 77 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_sync_cell08a (Rule 78 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sync_cell09a (Rule 79 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_glitch_free_mux_cell01 (Rule 80 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier06 (Rule 81 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_cdc_waive03 (Rule 82 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier15 (Rule 83 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier29 (Rule 84 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_allow_combo_logic01 (Rule 85 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_filter_path01 (Rule 86 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_glitchfree_cell01 (Rule 87 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_cdc_false_path05 (Rule 88 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset05 (Rule 89 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity01 (Rule 90 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity06 (Rule 91 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_license01 (Rule 92 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer07 (Rule 93 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module02 (Rule 94 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
 Reading waiver file "./spyglass-1/soctop/cdc/cdc_setup_check/spyglass_spysch/waiver/pragma2Waiver.swl" ...
Checking Rule ReportStopSummary (Rule 95 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 96 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM started: 3 sec, 2.84 sec, 3276580 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM started: 3 sec, 2.84 sec, 3276580 KB, 6061508 KB

INFO [235]    Restoring design database from directory './spyglass-1/soctop/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM completed: 3 sec, 2.91 sec, 3314156 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM completed: 0 sec, 0.07 sec, 37576 KB, 0 KB
     (Memory Used = 37576.0K(incr), 3314156.0K(tot), Cpu Time = 0.11s(incr))
Checking Rule InferBlackBox (Rule 97 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 17
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 25550
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 31242
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 111460
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 9780, 1502
 WRN_69              -            -            Warning                       
 SYNTH_5143          -            -            SynthesisWarning              Checking Rule checkCMD_mthresh (Rule 98 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data started: 3 sec, 2.94 sec, 3315372 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data started: 0 sec, 0.03 sec, 1216 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data completed: 3 sec, 2.94 sec, 3315436 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data completed: 0 sec, 0.00 sec, 64 KB, 0 KB
     (Memory Used = 64.0K(incr), 3315436.0K(tot), Cpu Time = 0.01s(incr))
Checking Rule SGDC_waive37 (Rule 99 of total 477) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule ReportSglibSummary (Rule 100 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DetectTopDesignUnits (Rule 101 of total 477) Detected 1 top level design units: 
     soctop
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 102 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module memory_spram (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module memory (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module Mul8X8 (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module Compute (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module compute (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module Sequencer (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module sequencer (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module top (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module CHENBO_MEM (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module simpleuart (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module spimemio_xfer (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module spimemio (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module picorv32_pcpi_div (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module picorv32_pcpi_mul (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module picorv32 (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module picosoc (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module soctop (Rule 103 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 48.0K)
Checking Rule SGDC_testmode03 (Rule 104 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupb (Rule 105 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _vhMeta01 (Rule 106 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _meta_delay01 (Rule 107 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 108 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 109 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 110 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 111 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 112 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset02 (Rule 113 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 114 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 115 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 116 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 117 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 118 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 119 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 120 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 121 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 122 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 123 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 124 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 125 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 126 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 127 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port11 (Rule 128 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 129 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 130 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _cdc_save_license01 (Rule 131 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_classify_param01 (Rule 132 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncResetStyleRTL (Rule 133 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelay (Rule 134 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelay (Rule 135 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelayNom (Rule 136 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_multitop01 (Rule 137 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AcOvlRtl (Rule 138 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AcOvlRtl (Rule 139 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_svasetup01 (Rule 140 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 141 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_allow_combo_logic02 (Rule 142 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _portRetenClocknReset (Rule 143 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _portReten (Rule 144 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_meta_design_hier01 (Rule 145 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_INFO (Rule 146 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 147 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_input03 (Rule 148 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_output04 (Rule 149 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03a (Rule 150 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03b (Rule 151 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops12 (Rule 152 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sync_cell02b (Rule 153 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sync_cell11 (Rule 154 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_qualifier_depth (Rule 155 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LPwrRulesSetup (Rule 156 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 3 sec, 2.98 sec, 3315452 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.04 sec, 16 KB, 0 KB
Checking Rule SGDC_assume_path05 (Rule 157 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 2.99 sec, 3316892 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0.01 sec, 1440 KB, 0 KB
 Flattening soctop (.lib instances separately flattened) ....
     (Memory Used = 9584.0K(incr), 3326476.0K(tot), Cpu Time = 0.19s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 26656
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 29838
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 110838
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 35
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 18
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 7
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 1
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 3.16 sec, 3326476 KB, 6061508 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 0.17 sec, 9584 KB, 0 KB
Checking Rule SGDC_clock_ref_clock01 (Rule 158 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_style01 (Rule 159 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckBackToBackSyncCellSetup (Rule 160 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SignalTypeSetup (Rule 161 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier34 (Rule 162 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _allowInst (Rule 163 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _ipblock (Rule 164 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _rstSyncCellInst (Rule 165 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncCellDelayedQualifier (Rule 166 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _repeaterCellInst (Rule 167 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstract_port (Rule 168 of total 477) .... done (Time = 0.00s, Memory = 120.0K)
Checking Rule Clock_setup02 (Rule 169 of total 477) .... done (Time = 0.04s, Memory = 408.0K)
Checking Rule _propagate_cdcAttrib (Rule 170 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_prop (Rule 171 of total 477) .... done (Time = 0.01s, Memory = 128.0K)
Checking Rule Reset_prop (Rule 172 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_generated_clock06 (Rule 173 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_sanity01 (Rule 174 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_sanity (Rule 175 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule _syncreset_prop (Rule 176 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule Propagate_Clocks (Rule 177 of total 477) .... done (Time = 0.01s, Memory = 216.0K)
Checking Rule _syncc (Rule 178 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncb (Rule 179 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _resetPathCross (Rule 180 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule FalsePathSetup (Rule 181 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule FalsePathSetupFieldIgnored (Rule 182 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _fifo01 (Rule 183 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncfifo (Rule 184 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncUDfifo (Rule 185 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncdw (Rule 186 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncd (Rule 187 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncg (Rule 188 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_clock (Rule 189 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_gp (Rule 190 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_and (Rule 191 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _synci (Rule 192 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_qualifier (Rule 193 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo11 (Rule 194 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo12 (Rule 195 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo13 (Rule 196 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo14 (Rule 197 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _debugData (Rule 198 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _auto_dom_abstraction (Rule 199 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_Sync_Init (Rule 200 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clockmatrix01_Init (Rule 201 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _resetDeassertStable (Rule 202 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ar_Cross_Init (Rule 203 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clockreset03 (Rule 204 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_define_transition01 (Rule 205 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_glitch_end_point (Rule 206 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CdcAttributeSetup (Rule 207 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_multiple_virtual_clock01 (Rule 208 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_SCAValidation (Rule 209 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_filter_path_validation_Init (Rule 210 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_lowpower08PR (Rule 211 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_lowpower08 (Rule 212 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_check01 (Rule 213 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_check02 (Rule 214 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_Case_Analysis (Rule 215 of total 477) .... done (Time = 0.02s, Memory = 960.0K)
Checking Rule SGDC_set_case_analysis_LC (Rule 216 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_input02 (Rule 217 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_output02 (Rule 218 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation01 (Rule 219 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static02 (Rule 220 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static04 (Rule 221 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_signal_in_domain02 (Rule 222 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_signal_in_domain04 (Rule 223 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03c (Rule 224 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops04 (Rule 225 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops05 (Rule 226 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops06 (Rule 227 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops11 (Rule 228 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_numflops13 (Rule 229 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops14 (Rule 230 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops15 (Rule 231 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops16 (Rule 232 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clocksense02 (Rule 233 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clocksense03 (Rule 234 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup01 (Rule 235 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup02 (Rule 236 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup03 (Rule 237 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_clock_relation01a (Rule 238 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation01b (Rule 239 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation01c (Rule 240 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation02a (Rule 241 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation02b (Rule 242 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation02c (Rule 243 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation03b (Rule 244 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation04b (Rule 245 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation06b (Rule 246 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock_relation06c (Rule 247 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckClockRelationSetup (Rule 248 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_gray_signals01 (Rule 249 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_gray_signals02 (Rule 250 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_gray_signals03 (Rule 251 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier02a (Rule 252 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier02c (Rule 253 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier03a (Rule 254 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier03c (Rule 255 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier04 (Rule 256 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier05 (Rule 257 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier07 (Rule 258 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier08 (Rule 259 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier32a (Rule 260 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier32c (Rule 261 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier32d (Rule 262 of total 477) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule SGDC_qualifier33a (Rule 263 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier33c (Rule 264 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier33d (Rule 265 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier35 (Rule 266 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_same_domain_signals01 (Rule 267 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ResetSynchronizerSetup (Rule 268 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_cdc_waive04 (Rule 269 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_waive05 (Rule 270 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_waive06 (Rule 271 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_waive07 (Rule 272 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_validation_filter_path03 (Rule 273 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier09 (Rule 274 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier10 (Rule 275 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier11 (Rule 276 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier12 (Rule 277 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier13 (Rule 278 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier14 (Rule 279 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier16 (Rule 280 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier18 (Rule 281 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier19a (Rule 282 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier19b (Rule 283 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier19c (Rule 284 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier20b (Rule 285 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier21 (Rule 286 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier22 (Rule 287 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier23 (Rule 288 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier24 (Rule 289 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier25 (Rule 290 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier26 (Rule 291 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier27 (Rule 292 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier28 (Rule 293 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier30 (Rule 294 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier31 (Rule 295 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_virtualclock01 (Rule 296 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_virtualclock02 (Rule 297 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_virtualreset01 (Rule 298 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port19 (Rule 299 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port20 (Rule 300 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port25 (Rule 301 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port23 (Rule 302 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port24 (Rule 303 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port25a (Rule 304 of total 477) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port25b (Rule 305 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port28 (Rule 306 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RFPSetup (Rule 307 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc01a (Rule 308 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc01b (Rule 309 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc01c (Rule 310 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule QuasiStaticRdcSetup (Rule 311 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc02 (Rule 312 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc03 (Rule 313 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc04 (Rule 314 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_rdc05 (Rule 315 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path02a (Rule 316 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path02b (Rule 317 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path02c (Rule 318 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path03a (Rule 319 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path03b (Rule 320 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path03c (Rule 321 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path04b (Rule 322 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path05a (Rule 323 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path06a (Rule 324 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path07a (Rule 325 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path07b (Rule 326 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path07c (Rule 327 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path08a (Rule 328 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path08b (Rule 329 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path09a (Rule 330 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_define_reset_order03 (Rule 331 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_define_reset_order04 (Rule 332 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_define_reset_order05 (Rule 333 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_define_reset_order06 (Rule 334 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_info01 (Rule 335 of total 477) .... done (Time = 0.05s, Memory = -232.0K)
Checking Rule SGDC_virtualclock03 (Rule 336 of total 477) .... done (Time = 0.00s, Memory = 2048.0K)
Checking Rule SGDC_cdc_false_path06 (Rule 337 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path07 (Rule 338 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path08 (Rule 339 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path09 (Rule 340 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path10 (Rule 341 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path11 (Rule 342 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CDCSet_License01 (Rule 343 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_info03a (Rule 344 of total 477) .... done (Time = 0.10s, Memory = -8.0K)
Checking Rule Clock_info03b (Rule 345 of total 477) .... done (Time = 0.04s, Memory = 8.0K)
Checking Rule Clock_info03c (Rule 346 of total 477) .... done (Time = 0.04s, Memory = 0.0K)
Checking Rule Reset_info01 (Rule 347 of total 477) .... done (Time = 0.05s, Memory = 0.0K)
Checking Rule Propagate_Resets (Rule 348 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _reset_sync (Rule 349 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_port01 (Rule 350 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_blackbox01 (Rule 351 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_library01 (Rule 352 of total 477) .... done (Time = 0.01s, Memory = 8.0K)
Checking Rule Reset_check11 (Rule 353 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Reset_info09a (Rule 354 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Reset_check12 (Rule 355 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_info05c (Rule 356 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_glitch_init (Rule 357 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule FilterClockOverlapSetup (Rule 358 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Reset_check03 (Rule 359 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _clkWrapModules (Rule 360 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _clock_hier_rules (Rule 361 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ar_sync_init (Rule 362 of total 477) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule _constrCoverage (Rule 363 of total 477) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule Clock_info15 (Rule 364 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clockreset02 (Rule 365 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset02 (Rule 366 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset04 (Rule 367 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_clockreset01 (Rule 368 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_check07 (Rule 369 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_check10 (Rule 370 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Reset_check08 (Rule 371 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_converge01 (Rule 372 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ar_converge01 (Rule 373 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_noclockcell_start01 (Rule 374 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_initseq01 (Rule 375 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_init01 (Rule 376 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _ac_Auxi01 (Rule 377 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity02 (Rule 378 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _glitch_init (Rule 379 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_initstate01 (Rule 380 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_conv02setup01 (Rule 381 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_conv01a (Rule 382 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_conv02a (Rule 383 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_conv03a (Rule 384 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_abs01 (Rule 385 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AllowComboLogicSetup (Rule 386 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_resetvalue01 (Rule 387 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_upfsetup02 (Rule 388 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_upfsetup01 (Rule 389 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_psync_init (Rule 390 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_psetup01 (Rule 391 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_glitch05_init (Rule 392 of total 477) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_reset_synchronizer02 (Rule 393 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer04 (Rule 394 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer06 (Rule 395 of total 477) .... done (Time = 0.00s, Memory = -40.0K)
Checking Rule SGDC_reset_synchronizer08 (Rule 396 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer10 (Rule 397 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module01 (Rule 398 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module04 (Rule 399 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module05 (Rule 400 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module06 (Rule 401 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_module07 (Rule 402 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Propagate_DataAsReset (Rule 403 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DataAsReset_setup01 (Rule 404 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DataAsReset_setup02 (Rule 405 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DataAsReset_setup03 (Rule 406 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DataAsReset_setup04 (Rule 407 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_report01 (Rule 408 of total 477) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule Clock_exit01 (Rule 409 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AnalyzeBBox (Rule 410 of total 477) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 411 of total 477) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.00s)

Generating data for Console...
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 6061508 KB for entire run at 'Restoring NOM started' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 6185236 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 3440636 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 4 sec, 3.78 sec, 3327860 KB, 6061500 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 1 sec, 0.62 sec, 1384 KB, -8 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-Reset_info09a_filter_on_constant_clock            no                   no
	-all_converging_clocks                             no                   no
	-allow_abstracted_clock_as_derived                 no                   no
	-allow_any_async_pin                               yes                  yes
	-allow_cascaded_cgc                                no                   no
	-allow_clock_on_output_port                        no                   no
	-allow_combo_logic                                 no                   no
	-allow_enabled_multiflop                           no                   no
	-allow_recirculation_mux_enabled_multiflop         no                   no
	-always_prop_reset_thru_reset_synchronizer         yes                  yes
	-assign_same_dom_on_abstract_clock_output          no                   no
	-auto_model_seq_lib_pin_type                       all                  all
	-auto_model_seq_lib_pins                           no                   no
	-backward_compat                                   no                   no
	-cdc_attribute_hier_flow                           no                   no
	-cdc_attribute_ignore_buf_inv                      no                   no
	-cdc_disable_sva                                   none                 none
	-cdc_dump_assertions                               none                 none
	-cdc_express                                       no                   no
	-cdc_reduce_pessimism                              +use_multi_arc       mbit_macro,no_convergence_at_syncreset,no_convergence_at_enable
	-cdc_report_port_as_partial                        all                  all
	-check_clock_group_violations                      no                   no
	-check_clock_relationship_hier_flow                no                   no
	-check_combo_no_on_vclk_ports                      no                   no
	-check_effective_direction_of_inout_ports          no                   no
	-check_port_setup                                  input                input
	-check_reset_for_constclock                        no                   no
	-clock_group_show_domain                           no                   no
	-clock_info01_stop_domain_computation              no                   no
	-clock_reduce_pessimism                            latch_en,mux_sel_derived,check_enable_for_glitch latch_en,mux_sel_derived,check_enable_for_glitch
	-clock_usage                                       data,control,reset,bbox,others data,control,reset,bbox,others
	-clocks_pair                                       UNDEFINED            UNDEFINED
	-constant_only_blocking_for_known_complex_seq      no                   no
	-debug_proc                                        no                   no
	-define_full_constraints                           none                 none
	-disable_cdc_analysis                              no                   no
	-disable_seq_clock_prop                            no                   no
	-dump_all_mem_port_constraint                      no                   no
	-dump_detailed_info                                none                 none
	-dump_detailed_quasi_static_sva_info               no                   no
	-dump_sync_info                                    no                   no
	-enable_conv_check_at_soc                          no                   no
	-enable_debug_data                                 yes                  no
	-enable_debug_data_type                            clock,reset,domain,quasi clock,reset,domain,quasi
	-enable_derived_reset                              yes                  yes
	-enable_glitchfreecell_detection                   no                   no
	-enable_multiflop_sync                             all                  all
	-enable_virtual_diff_in_auto                       no                   no
	-expand_wildcard_names_in_reports                  yes                  yes
	-fa_enable_quasi_static_margin                     no                   no
	-fa_enable_quasi_static_setup                      no                   no
	-fa_enable_quasi_static_sync                       yes                  yes
	-fa_hybrid_report_hier                             no                   no
	-filter_clock_converge_on_cdc                      no                   no
	-filter_named_clocks                               rst,reset,scan,set   rst,reset,scan,set
	-filter_named_resets                               clk,clock,scan       clk,clock,scan
	-filter_reset_info09a_on_quasi_static              no                   no
	-force_genclk_for_txv                              no                   no
	-formal_setup_rules_check                          no                   no
	-format_report                                     no                   no
	-gen_sync_reset_style_info                         no                   no
	-generate_at_output                                no                   no
	-handle_combo_arc                                  yes                  no
	-hide_debug_data                                   no                   no
	-hier_wild_card                                    no                   no
	-ignore_bus_clocks                                 1024                 1024
	-ignore_bus_resets                                 yes                  yes
	-ignore_genclk_src_depth                           no                   no
	-ignore_latches                                    yes                  yes
	-ignore_num_rtl_buf_invs                           many                 many
	-ignore_qualifier_mismatch_rdc                     no                   no
	-infer_abstract_port_ignore_for_constrained_ports  none                 none
	-infer_clock_gate                                  yes                  yes
	-infer_constraint_from_abstract_blocks             none                 none
	-infer_same_domain_on_bus                          no                   no
	-info03a_fflatch_cells                             UNDEFINED            UNDEFINED
	-latch_as_seq                                      no                   no
	-library_gen_clock_naming                          yes                  yes
	-master_clock_limit                                1000                 1000
	-msg_inst_mod_report                               auto                 auto
	-netlist_clock_polarity                            yes                  yes
	-num_flops                                         2                    2
	-num_quasi_seq_elem                                0                    0
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-preserve_path                                     no                   no
	-prop_clock_thru_quasi_static                      no                   no
	-pt                                                yes                  yes
	-qual_prop_beyond_quasi_dest                       no                   no
	-qualifier34_report_type                           src_qual             src_qual
	-redundant_logic_depth                             no                   no
	-ref_clock_hier_flow                               no                   no
	-report_abstract_module_coverage                   no                   no
	-report_all_flops                                  no                   no
	-report_bbox_per_master                            no                   no
	-report_clock_merge_name                           no                   no
	-report_clock_names_sgdc_qualifier10               yes                  yes
	-report_clock_tag_names                            no                   no
	-report_common_clock                               no                   no
	-report_common_reset                               no                   no
	-report_const_clock_as_constrained                 no                   no
	-report_detail                                     all                  all
	-report_indirect_port_clock                        no                   no
	-report_inst_for_netlist                           no                   no
	-report_instance_pin                               no                   no
	-report_lib_cell_pins                              no                   no
	-report_propagated_coverage                        yes                  yes
	-report_quasi_static_on_clock                      Clock_info03a        Clock_info03a
	-report_reset_coverage_info                        no                   no
	-report_resolved_converging_mux                    no                   no
	-report_uniform_name                               no                   no
	-report_unused_converging_clocks                   no                   no
	-reset_deassert_value_as_sca                       no                   no
	-reset_info01_synchronized_derived_reset           no                   no
	-reset_reduce_pessimism                            filter_unused_synchronizer,same_data_reset_flop filter_unused_synchronizer,same_data_reset_flop
	-rfp_reduced_sanity_violation                      no                   no
	-run_cells_in_cktree_rules                         no                   no
	-same_domain_at_gate                               no                   no
	-same_sync_reset                                   no                   no
	-setup_port_reduce_pessimism                       none                 none
	-show_all_sdc_violations                           no                   no
	-show_clock_tag_debug_data                         no                   no
	-show_constant_source                              no                   no
	-show_parent_module_in_spreadsheet                 no                   no
	-show_quasi_static_sources_debug_data              no                   no
	-show_sdc_progress                                 no                   no
	-side_logic_as_pass_through                        no                   no
	-sort_clock_names                                  no                   no
	-sta_based_clock_relationship                      no                   no
	-strict_sync_check                                 no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-sva_reset_deassert_cycles                         2                    2
	-sva_reset_deassert_signal_stable                  no                   no
	-sync_reset                                        no                   no
	-synchronize_cells                                 UNDEFINED            UNDEFINED
	-synchronize_data_cells                            UNDEFINED            UNDEFINED
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_disable_ignored_command_dump                   yes                  yes
	-tc_enable_sdc_393                                 no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  yes                  yes
	-truncate_through                                  yes                  yes
	-unknown_lib_with_atleast_one_arc_defined_as_seq   no                   no
	-use_inferred_abstract_port                        yes                  no
	-use_inferred_clocks                               no                   no
	-use_inferred_resets                               no                   no
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 Ac_clock_relation01  (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_CGC                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Gen_clock01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_req01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_resetcross_matrix01         clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_resetcross01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_rdc01                    clock-reset     No             - SETUP          -               
 Ar_glitch02          (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_pa_glitch05              clock-reset     No             - SETUP          -               
 Clock_glitch05                 clock-reset     No             - SETUP          -               
 Ac_punsync01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_psync01                     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 checkUPF_existence             clock-reset     No             - VSTOPDU        -               
 UPF_lowpower14                 clock-reset     No             - FLATDU2_PRD_WL   -               
 UPF_lowpower14PR               clock-reset     No             - FLATDU2_PRD_WL   -               
 UPF_lowpower10                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower06                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower05                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower05PR               clock-reset     No             - VSTOPDU        -               
 UPF_lowpower04                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower03                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower02                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower01                 clock-reset     No             - VSTOPDU        -               
 Ac_blksgdc01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_clock_relation_validation02 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_clock_relation_validation01 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_quasi_static_validation03 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_quasi_static_validation02 clock-reset     No             - SETUP          -               
 SGDC_quasi_static_validation01 clock-reset     No             - SETUP          -               
 SGDC_define_reset_order_validation02 clock-reset     No             - SETUP          -               
 SGDC_define_reset_order_validation01 clock-reset     No             - SETUP          -               
 SGDC_reset_filter_path_validation02 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_reset_filter_path_validation01 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_cdc_false_path_validation01 clock-reset     No             - SETUP          -               
 SGDC_qualifier_validation02    clock-reset     No             - SETUP          -               
 SGDC_qualifier_validation01    clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation04 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation03 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation02 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation01 clock-reset     No             - SETUP          -               
 SGDC_output_validation02       clock-reset     No             - SETUP          -               
 SGDC_output_validation01       clock-reset     No             - SETUP          -               
 SGDC_num_flops_validation02    clock-reset     No             - SETUP          -               
 SGDC_num_flops_validation01    clock-reset     No             - SETUP          -               
 SGDC_input_validation02        clock-reset     No             - SETUP          -               
 SGDC_input_validation01        clock-reset     No             - SETUP          -               
 SGDC_reset_validation04        clock-reset     No             - SETUP          -               
 SGDC_reset_validation03        clock-reset     No             - SETUP          -               
 SGDC_reset_validation02        clock-reset     No             - SETUP          -               
 SGDC_reset_validation01        clock-reset     No             - SETUP          -               
 SGDC_set_case_analysis_validation03 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_set_case_analysis_validation02 clock-reset     No             - SETUP          -               
 SGDC_set_case_analysis_validation01 clock-reset     No             - SETUP          -               
 SGDC_clock_domain_tag          clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_clock_domain_validation02 clock-reset     No             - SETUP          -               
 SGDC_clock_domain_validation01 clock-reset     No             - SETUP          -               
 SGDC_clock_validation02        clock-reset     No             - SETUP          -               
 SGDC_clock_validation01        clock-reset     No             - SETUP          -               
 SGDC_abstract_mapping01        clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_conn08_top                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract_validation02       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_port_combo_validation01     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_port_data_validation01      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_port_clock_validation01     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract_validation01       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 top_vs_block_val_prereq        clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_xclock01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch02                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod03               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod02               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod01               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_dynamic_conv01    (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_meta01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_datahold01a                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_fifo01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_handshake02                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_handshake01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc08                       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01d                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01c                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01b                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01a                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv05                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv04a                     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv04                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv03                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv02                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync03b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync03a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sanity04                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sanity03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 PortTimeDelay        (VHDL   ) clock-reset     No             - RTLDULIST      -               
 NoClockCell                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_converge01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay04                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay03                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_delay02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_delay01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_repeater01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06c                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06b                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06a                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_overlap01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync03                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrstrtl01                clock-reset     No             - SETUP          -               
 Ar_syncrstpragma01             clock-reset     No             - SETUP          -               
 Ar_syncrstactive01             clock-reset     No             - SETUP          -               
 Ar_syncrstcombo01              clock-reset     No             - SETUP          -               
 Ar_syncrstload02               clock-reset     No             - SETUP          -               
 Ar_syncrstload01               clock-reset     No             - SETUP          -               
 Reset_check04                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check07                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check10                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync_cell01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncdeassert01              clock-reset     No             - SETUP          -               
 Ar_asyncdeassert01             clock-reset     No             - SETUP          -               
 Ar_sync01_nonconst             clock-reset     No             - SETUP          -               
 Ar_sync01                      clock-reset     No             - SETUP          -               
 Ar_unsync01                    clock-reset     No             - SETUP          -               
 Reset_sync04                   clock-reset     No             - SETUP          -               
 Ar_glitch01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check06                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check05                  clock-reset     No             - VSDU           -               
 Clock_check02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_hier03                   clock-reset     No             - SETUP          -               
 Clock_hier02                   clock-reset     No             - SETUP          -               
 Clock_hier01                   clock-reset     No             - SETUP          -               
 Clock_check04                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check03            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check02            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check01        (Verilog) clock-reset     No             - VSDU           -               
 Clock_Reset_info01             clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check05                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch06                 clock-reset     No             - SETUP          -               
 Clock_glitch04                 clock-reset     No             - SETUP          -               
 Clock_glitch03                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch02                 clock-reset     No             - SETUP          -               
 Clock_glitch01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info17                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info07                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info06                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05d                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info16                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info05                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrstTree                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync09                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync08a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync08                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync06a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync05a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync06                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync05                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info14                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_glitch03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_abstract02               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_abstract01               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09d                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check09                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_library02                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_routingpath01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info18                   clock-reset     No             - SETUP          -               
 Ar_converge02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09e                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_crossing01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_cross_analysis01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_domain_override01           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_report_multi_flop           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync02                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cross_analysis              clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch04                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_unsync02                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_unsync01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_coherencybus01              clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_coherency06a                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_coherency06                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Gen_diff01                     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_cdc01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync02p                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_cdc_false_path04          clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Derived_resets_info            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Derived_clocks_info            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clockmatrix01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrst_assertion01         clock-reset     No             - SETUP          -               
 Reset_info09c                  clock-reset     No             - SETUP          -               
 Setup_clock03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_clock02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_clock01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_topology01                  clock-reset     No             - VSTOPDU        -               
 SGDC_abstract_port_ignore01    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_abstract_port27           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 QualifierSetup                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_qualifier03b              clock-reset     No             - RTLDULIST      -               
 SGDC_qualifier02b              clock-reset     No             - RTLDULIST      -               
 Setup_quasi_static01           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_inputoutput01             clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_exit01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_report01                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 DataAsReset_setup04            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 DataAsReset_setup03            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 DataAsReset_setup02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 DataAsReset_setup01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Propagate_DataAsReset          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_setOvlDataInSynthesis       clock-reset     Yes            0 ELABDU         -               
 Ac_svasetup01                  clock-reset     Yes            0 VSDULIST       -               
 SGDC_abstract_module07         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module06         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module05         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module04         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_module02         clock-reset     Yes            0 SETUP          -               
 SGDC_abstract_module01         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer10      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer08      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer07      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer06      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer05      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer04      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer03      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer02      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer01      clock-reset     Yes            0 SETUP          -               
 Setup_check02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_check01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_license01                   clock-reset     Yes            0 SETUP          -               
 Ar_auxi01                      clock-reset     Yes            0 SETUP          -               
 Clock_glitch05_init            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_psetup01                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_psync_init                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_upfsetup01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_upfsetup02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 LPwrRulesSetup                 clock-reset     Yes            0 VSTOPDU        -               
 UPF_lowpower08                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 UPF_lowpower08PR               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 LP_POWERDATA_INFO              clock-reset     Yes            0 VSTOPDU        -               
 LP_POWERDATA_READ              clock-reset     Yes            0 SETUP          -               
 LP_POWERDATA_CHECK             clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path_validation_Init clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_SCAValidation            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_multiple_virtual_clock01  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_resetvalue01                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 AllowComboLogicSetup           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_abs01                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 AcOvlRtl             (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 AcOvlRtl             (Verilog) clock-reset     Yes            0 VSDULIST       -               
 _meta_delay01                  clock-reset     Yes            0 VSDULIST       -               
 _vhMeta01            (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 SGDC_meta_monitor_attributes01 clock-reset     Yes            0 SETUP          -               
 SGDC_meta_design_hier01        clock-reset     Yes            0 VSTOPDU        -               
 Ac_conv03a                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv02a                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv01a                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv02setup01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 CdcAttributeSetup              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_initstate01                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _glitch_init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_glitch_end_point      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_define_transition01   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_sanity07                    clock-reset     Yes            0 SETUP          -               
 Ac_sanity06                    clock-reset     Yes            0 SETUP          -               
 Ac_sanity05          (VHDL   ) clock-reset     Yes            0 RTLDU          -               
 Ac_sanity05          (Verilog) clock-reset     Yes            0 RTLDU          -               
 Ac_sanity02                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_sanity01                    clock-reset     Yes            0 SETUP          -               
 _ac_Auxi01                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_init01                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_multitop01                  clock-reset     Yes            0 VSDULIST       -               
 Ac_initseq01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_noclockcell_start01       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ar_converge01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_converge01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _deltaDelayNom                 clock-reset     Yes            0 VSDULIST       -               
 _deltaDelay          (Verilog) clock-reset     Yes            0 VSDULIST       -               
 _deltaDelay          (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 Reset_check08                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_repeater01                clock-reset     Yes            0 SETUP          -               
 Clock_check10                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_check07                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_clockreset01             clock-reset     Yes            1 FLATDU2_PRD_WL   -               
 Param_clockreset08             clock-reset     Yes            0 SETUP          -               
 Param_clockreset06             clock-reset     Yes            0 SETUP          -               
 Param_clockreset05             clock-reset     Yes            0 SETUP          -               
 Param_clockreset04             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_clockreset02             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clockreset02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clockreset03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncResetStyleRTL             clock-reset     Yes            0 VSDULIST       -               
 Clock_info15                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _constrCoverage                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ar_sync_init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _clock_hier_rules              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_path_wrapper_module01 clock-reset     Yes            0 SETUP          -               
 _clkWrapModules                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Reset_check03                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_filter_clock_overlap02    clock-reset     Yes            0 SETUP          -               
 SGDC_filter_clock_overlap01    clock-reset     Yes            0 SETUP          -               
 FilterClockOverlapSetup        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_glitch_init              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_info05c                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_info05b                  clock-reset     Yes            0 SETUP          -               
 Clock_info05                   clock-reset     Yes            0 SETUP          -               
 Ac_classify_param01  (Verilog) clock-reset     Yes            0 VSDULIST       -               
 Reset_check12                  clock-reset     Yes            1 FLATDU2_PRD_WL   -               
 Reset_info09a                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Reset_check11                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_library01                clock-reset     Yes            1 FLATDU2_PRD_WL   -               
 Setup_blackbox01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_port01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _reset_sync                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Propagate_Resets               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Reset_info01                   clock-reset     Yes            5 FLATDU2_PRD_WL   -               
 Ar_Cross_Init                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _resetDeassertStable           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clockmatrix01_Init             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_Sync_Init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _auto_dom_abstraction          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _debugData                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_info03c                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_info03b                  clock-reset     Yes           52 FLATDU2_PRD_WL   -               
 Clock_info03a                  clock-reset     Yes           18 FLATDU2_PRD_WL   -               
 CDCSet_License01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo14                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo13                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo12                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo11                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_qualifier                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _synci                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_and                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_gp                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_clock                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncg                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncd                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncdw                        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncUDfifo                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncfifo                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _fifo01                        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 FalsePathSetupFieldIgnored     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 FalsePathSetup                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _resetPathCross                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncb                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncc                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path11          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path10          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path09          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path08          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path07          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path06          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path05          clock-reset     Yes            0 SETUP          -               
 SGDC_virtualclock03            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock_validation01 clock-reset     Yes            0 SETUP          -               
 Propagate_Clocks               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncreset_prop                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_sanity                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_sanity01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_generated_clock06         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Reset_prop                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_prop                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ar_syncrst_setupcheck01        clock-reset     Yes            0 SETUP          -               
 Clock_info01                   clock-reset     Yes            2 FLATDU2_PRD_WL   -               
 Pragma_setupb                  clock-reset     Yes            0 VSDULIST       -               
 Pragma_setupa                  clock-reset     Yes            0 VSDU           -               
 _propagate_cdcAttrib           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_setup02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _abstract_port                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_setup01                  clock-reset     Yes            0 SETUP          -               
 Param_clockreset07             clock-reset     Yes            0 SETUP          -               
 SGDC_glitchfree_cell01         clock-reset     Yes            0 SETUP          -               
 SGDC_define_reset_order06      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order05      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order04      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order03      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order02      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path09a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path08b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path08a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path06a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path05a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path04b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path04a      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path03c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path03b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path03a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path01       clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_rdc05        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc04        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc03        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc02        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 QuasiStaticRdcSetup            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc01c       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc01b       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static_rdc01a       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 RFPSetup                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _repeaterCellInst              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncCellDelayedQualifier      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _rstSyncCellInst               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _ipblock                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _allowInst                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _portReten                     clock-reset     Yes            0 VSTOPDU        -               
 _portRetenClocknReset          clock-reset     Yes            0 VSTOPDU        -               
 Ac_qualifier_depth             clock-reset     Yes            0 VSTOPDU        -               
 SGDC_abstract_port28           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port25b          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port25a          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port24           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port23           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port25           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port20           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port19           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualreset01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_allow_combo_logic02       clock-reset     Yes            0 VSTOPDU        -               
 SGDC_allow_combo_logic01       clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier31               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier30               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier29               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier28               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier27               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier26               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier25               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier24               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier34               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier23               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier22               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier21               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier20b              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier20a              clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier19c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier19b              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier19a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier18               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier17               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier16               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier15               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier14               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier13               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier12               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier11               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier10               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier09               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_validation_filter_path03  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_validation_filter_path02  clock-reset     Yes            0 SETUP          -               
 SGDC_validation_filter_path01  clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive07               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive06               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive05               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive04               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_waive03               clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive02               clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive01               clock-reset     Yes            0 SETUP          -               
 SignalTypeSetup                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 ResetSynchronizerSetup         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_same_domain_signals01     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier35               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier33d              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier33c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier33a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier32d              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier32c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier32a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier08               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier07               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier06               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier05               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier04               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier03d              clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier03c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier03a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier02c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier02a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier01               clock-reset     Yes            0 SETUP          -               
 SGDC_glitch_free_mux_cell01    clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell12               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell11               clock-reset     Yes            0 VSTOPDU        -               
 SyncCellSetup                  clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell11a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell10               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell09b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell09a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell08b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell08a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell07               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell06               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell05               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell04               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell03b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell03a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02d              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02c              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02b              clock-reset     Yes            0 VSTOPDU        -               
 SGDC_sync_cell02a              clock-reset     Yes            0 SETUP          -               
 SGDC_gray_signals03            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_gray_signals02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_gray_signals01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 CheckClockRelationSetup        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation06c         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation06b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation06a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation05b         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation05a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation04b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation04a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation03b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation03a         clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation02c         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation02b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation02a         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation01c         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation01b         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_relation01a         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup04              clock-reset     Yes            0 SETUP          -               
 SGDC_sgclkgroup03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup01              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_prop01              clock-reset     Yes            0 SETUP          -               
 SGDC_reset_sense04             clock-reset     Yes            0 SETUP          -               
 SGDC_reset_sense01             clock-reset     Yes            0 SETUP          -               
 SGDC_clocksense04              clock-reset     Yes            0 SETUP          -               
 SGDC_clocksense03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense01              clock-reset     Yes            0 SETUP          -               
 SGDC_numflops16                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops15                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops14                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops13                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops12                clock-reset     Yes            0 VSTOPDU        -               
 SGDC_numflops11                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops10                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops09                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops08                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops07                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops06                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops05                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops04                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops03d               clock-reset     Yes            0 SETUP          -               
 SGDC_numflops03c               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops03b               clock-reset     Yes            0 VSTOPDU        -               
 SGDC_numflops03a               clock-reset     Yes            0 VSTOPDU        -               
 SGDC_numflops01                clock-reset     Yes            0 SETUP          -               
 SGDC_porttimedelay01           clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_ignore_instance01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_ignore_module01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_instance01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_module01  clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_signal01  clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_start02        clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_start01        clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell04             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell03             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell02             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell01             clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path03          clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path02          clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path01          clock-reset     Yes            0 SETUP          -               
 CheckBackToBackSyncCellSetup   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_back_to_back_sync_cell01 clock-reset     Yes            0 SETUP          -               
 SGDC_output_not_used01         clock-reset     Yes            0 SETUP          -               
 SGDC_network_allowed_cells02   clock-reset     Yes            0 SETUP          -               
 SGDC_network_allowed_cells01   clock-reset     Yes            0 SETUP          -               
 SGDC_syncresetstyle01          clock-reset     Yes            0 SETUP          -               
 SGDC_signal_in_domain04        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_signal_in_domain03        clock-reset     Yes            0 SETUP          -               
 SGDC_signal_in_domain02        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_signal_in_domain01        clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_style02      clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_style01      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static04            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static03            clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static01            clock-reset     Yes            0 SETUP          -               
 SGDC_clock_relation01          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_ref_clock01         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_generated_clock05         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock04         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock03         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock02         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock01         clock-reset     Yes            0 SETUP          -               
 SGDC_output03                  clock-reset     Yes            0 SETUP          -               
 SGDC_output04                  clock-reset     Yes            0 VSTOPDU        -               
 SGDC_output02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_output01                  clock-reset     Yes            0 SETUP          -               
 SGDC_input04                   clock-reset     Yes            0 SETUP          -               
 SGDC_input03                   clock-reset     Yes            0 VSTOPDU        -               
 SGDC_input02                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_input01                   clock-reset     Yes            0 SETUP          -               
 _cdc_save_license01            clock-reset     Yes            0 VSDULIST       -               
 WRN_1464             (Verilog) SpyGlass        Yes            1 SETUP          -               
 WRN_1024             (Verilog) SpyGlass        Yes            7 SETUP          -               
 SYNTH_5143           (Verilog) SpyGlass        Yes            1 SETUP          -               
 WRN_69               (Verilog) SpyGlass        Yes            1 SETUP          -               
 Info_Case_Analysis             SpyGlass        Yes            1 FLATDU2_PRD_WL   -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 ErrorAnalyzeBBox               SpyGlass        Yes            3 SETUP          -               
 WarnAnalyzeBBox                SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 SETUP          -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      cdc/cdc_setup_check
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,     10 warnings,     3 information messages
      Found 1 top module:
         soctop   (file: ../rtl/soctop.v)

** Blackbox Resolution:      3 errors,     1 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy clock-reset :     18 errors,     1 warning,     61 information messages
   -------------------------------------------------------------------------------------
   Total              :     21 errors,    12 warnings,    64 information messages

  Total Number of Generated Messages     :        97 (21 errors, 12 warnings, 64 Infos)
  Number of Reported Messages            :        97 (21 errors, 12 warnings, 64 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/soctop/cdc/cdc_setup_check/spyglass.vdb' to './spyglass-1/soctop/cdc/cdc_setup_check/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/soctop/cdc/cdc_setup_check/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/soctop/cdc/cdc_setup_check/spyglass.vdb' to './spyglass-1/soctop/cdc/cdc_setup_check/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating CDC-report report from './spyglass-1/soctop/cdc/cdc_setup_check/spyglass.vdb' to './spyglass-1/soctop/cdc/cdc_setup_check/spyglass_reports/CDC-report.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/soctop/cdc/cdc_setup_check/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/soctop_cdc_cdc_setup_check/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      cdc/cdc_setup_check
   Top Module         :      soctop
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/users/team3_03/Desktop/design2021/spyglass/spyglass-1/consolidated_reports/soctop_cdc_cdc_setup_check/ 

   SpyGlass LogFile: 
    /home/users/team3_03/Desktop/design2021/spyglass/spyglass-1/soctop/cdc/cdc_setup_check/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/users/team3_03/Desktop/design2021/spyglass/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:    CDC( Advance CDC  Setup Check )
     CDC-report.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,   21 Errors,     12 Warnings,     64 Infos
---------------------------------------------------------------------------------------------------
   
   Technology Summary: CDC( Advance CDC  Setup Check )   
       Unclocked Registers= 18
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed with errors)
SpyGlass total run-time is 03:00:45 (10845 secs)
SpyGlass total goal run-time is 00:00:04 (4 secs)
SpyGlass total cpu-time is 4 secs
SpyGlass run completed at 05:14:16 PM on Oct 07 2021
