# Apio sim

---

## apio sim

The `apio sim` command runs a simulation for the default or specified
testbench and displays the results in a GTKWave window. Testbench files
should end with `_tb`, such as `main_tb.v` or `main_tb.sv`. You can set
the default testbench using the `default-testbench` option in `apio.ini`.
If this option is not set and there's only one testbench in the project,
that file will be used.

The `apio sim` command defines the macro `APIO_SIM=1`, which allows failed
assertions to skip the `$fatal` call. This lets the simulation continue and
display faulty signals in the GTKWave viewer.

```
# Instead of this
$fatal;

# Use this
if (!`APIO_SIM) $fatal;
```

<h3>Examples</h3>

```
apio sim                   # Simulate the default testbench
apio sim my_module_tb.v    # Simulate the specified testbench
apio sim my_module_tb.sv   # Simulate the specified testbench
```

<h3>Options</h3>

```
-f, --force             Force simulation
-e, --env name          Use a named environment from apio.ini
-n, --no-gtkwave        Skip GTKWave
-p, --project-dir path  Specify the project root directory
-h, --help              Show help message and exit
```

<h3>Notes</h3>

- Avoid using the Verilog `$dumpfile()` function, as it can override the default name and location Apio assigns for the `.vcd` file.

- Testbench paths must always be relative to the project directory, even when using `--project-dir`.

- For a sample testbench that utilizes this macro, see the apio example `alhambra-ii/getting-started`.

- When configuring signals in GTKWave, save your setup so you donâ€™t have to repeat it each time.

<h3>Example simulation results</h3>

![](assets/sim-gtkwave.png)
