D:\GIT\Pracs_Microprocesadores\VHDL\Practica3\Display7Seg.ngc 1560412933
OK
