
module part2_rt(finput p1, p2, p3, p4, foutput out);

    flow left1;
    flow left2;
    flow leftside;
    flow right1;
    flow right2;
    flow rightside;
    flow final;

    assign left1 = p1;
    assign left2 = p2;
    assign leftside = left1 + left2;

    assign right1 = p3;
    assign right2 = p4;
    assign rightside = right1 + right2;

    final = leftside + rightside;

    assign out = final;

endmodule