/*******************************************************************************
 * Copyright (C) 2021 Amlogic, Inc. All rights reserved.
 ******************************************************************************/

/*****************************************************************************/
/**
 *
 * @file adlak_device.h
 * @brief
 *
 * <pre>
 * MODIFICATION HISTORY:
 *
 * Ver   	Who				Date				Changes
 * ----------------------------------------------------------------------------
 * 1.00a shiwei.sun@amlogic.com	2021/06/05	Initial release
 * </pre>
 *
 ******************************************************************************/

#ifndef __ADLAK_DEVICE_H__
#define __ADLAK_DEVICE_H__

/***************************** Include Files *********************************/
#include "adlak_common.h"
#include "adlak_hw.h"
#include "adlak_platform_device.h"
#include "adlak_queue.h"

#ifdef CONFIG_ADLAK_DEBUG_INNNER
#include "adlak_dbg.h"
#endif
#ifdef __cplusplus
extern "C" {
#endif
struct adlak_hardware_res {
    void *adlak_reg_va; /*mapped cpu virtual address for AHB register memory base address*/
    resource_size_t adlak_reg_pa;    /*the AHB register physical base address*/
    uint64_t        adlak_reg_size;  /*the size of AHB register memory*/
    resource_size_t adlak_sram_pa;   /*the AHB AXI SRAM physical base address*/
    uint64_t        adlak_sram_size; /*the size of AXI SRAM memory*/
    int32_t         sram_wrap;
    resource_size_t adlak_resmem_pa;   /*the reserved memory physical base address*/
    uint64_t        adlak_resmem_size; /*the size of reserved memory*/

    struct io_region *preg;
    uint32_t          irqline;
};

struct adlak_device_caps {
    void * data;
    size_t size;
};

struct adlak_proc_info {
    uint32_t irq_status;
};

struct adlak_parser_storage {
    uint32_t base_addr;
    uint32_t size;
    uint32_t rpt;
    uint32_t wpt;
    uint32_t ppt;
    uint32_t finish_id;
    uint32_t timestamp;
    uint32_t dbg_sw_id;
    uint32_t is_save_from_hw;
};

struct adlak_simple_bitmap {
    void *   bitmap_pool;
    uint32_t size;
    uint32_t rpt;
};

typedef struct {
    uint32_t *data;
    uint32_t  size;
    uint32_t  head;
    uint32_t  tail;
} adlak_circular_buffer;

struct adlak_cmq_buffer {
    uint32_t                    size;
    uint32_t                    cmq_wr_offset;
    uint32_t                    cmq_rd_offset;
    struct adlak_mem_handle *   cmq_mm_info;
    struct adlak_parser_storage parser_storage_info;
};
struct adlak_device {
#ifndef CONFIG_ADLA_FREERTOS
    struct class *class;
    struct platform_device *pdev;
    struct device *         dev;
    struct cdev             cdev;
    struct miscdevice *     misc;
    dev_t                   devt;
    struct file_operations  fops;
    int                     major;
    struct clk *            clk_axi;
    struct clk *            clk_core;
    struct clk *            clk;
    struct clk *            clk_parent0;
    struct clk *            clk_parent1;
    struct dentry *         debugfs_parent;
#endif
    struct adlak_simple_bitmap net_id_bitmap;

    adlak_os_mutex_t          dev_mutex;
    adlak_os_spinlock_t       spinlock;
    struct adlak_hardware_res hw_res;
    struct adlak_device_caps  dev_caps;
    struct adlak_workqueue    queue;
    struct adlak_proc_info    proc;
    struct list_head          context_list;
    void *                    hw_info;
    uint32_t                  hw_timeout_ms;  // unit is system tick
    int                       dependency_mode;
    int                       all_task_num;
    int                       all_task_num_max;
    bool                      is_clk_axi_enabled;
    bool                      is_clk_core_enabled;
    int                       clk_axi_freq_real;
    int                       clk_core_freq_real;
    int                       clk_axi_freq_set;
    int                       clk_core_freq_set;

    int is_suspend;
    int is_reset;
    /*Variables related to pm control*/
    int             pm_suspend;
    adlak_os_sema_t sem_pm_wakeup;

    struct adlak_cmq_buffer cmq_buffer_public;

    bool smmu_en;

    int          dpm_en;
    int          dpm_period_set;
    void *       pdpm;          // dynamic power management
    bool         share_swap_en; /*Share swap memory between diffrent models*/
    unsigned int share_buf_size;
    unsigned int iova_max_size_GB;  // unit is Gbyte
    uint32_t     save_time_en;
    uint32_t     dev_hw_version; //Gops, base on
};

/**
 * @brief init adlak device
 *
 * @param padlak
 * @return int
 */
int adlak_device_init(struct adlak_device *padlak);
int adlak_device_deinit(struct adlak_device *padlak);

/**
 * @brief called in top-half IRQ handler
 *
 * @param padlak
 * @return int
 */
int adlak_irq_proc(struct adlak_device *const padlak);

#ifdef __cplusplus
}
#endif

#endif /* __ADLAK_DEVICE_H__ end define*/
