## CPU-24bit

This project models a 24 bit single-cycle CPU using Verilog.

##  Authors

- [Rinesa Zuzaku](https://github.com/RinesaZuzaku)
- [Tringa Baftiu](https://github.com/Triinga)
- [Suhejla Hoxha](https://github.com/SuhejlaHoxha)
- [Ylljete Kicaj](https://github.com/ylljetakicaj)
