<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › mm › slb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>slb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PowerPC64 SLB support.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 David Gibson &lt;dwg@au.ibm.com&gt;, IBM</span>
<span class="cm"> * Based on earlier code written by:</span>
<span class="cm"> * Dave Engebretsen and Mike Corrigan {engebret|mikejc}@us.ibm.com</span>
<span class="cm"> *    Copyright (c) 2001 Dave Engebretsen</span>
<span class="cm"> * Copyright (C) 2002 Anton Blanchard &lt;anton@au.ibm.com&gt;, IBM</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *      This program is free software; you can redistribute it and/or</span>
<span class="cm"> *      modify it under the terms of the GNU General Public License</span>
<span class="cm"> *      as published by the Free Software Foundation; either version</span>
<span class="cm"> *      2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/mmu.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/paca.h&gt;</span>
<span class="cp">#include &lt;asm/cputable.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;asm/udbg.h&gt;</span>
<span class="cp">#include &lt;asm/code-patching.h&gt;</span>


<span class="k">extern</span> <span class="kt">void</span> <span class="n">slb_allocate_realmode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">slb_allocate_user</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">slb_allocate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Currently, we do real mode for all SLBs including user, but</span>
<span class="cm">	 * that will change if we bring back dynamic VSIDs</span>
<span class="cm">	 */</span>
	<span class="n">slb_allocate_realmode</span><span class="p">(</span><span class="n">ea</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define slb_esid_mask(ssize)	\</span>
<span class="cp">	(((ssize) == MMU_SEGSIZE_256M)? ESID_MASK: ESID_MASK_1T)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">mk_esid_data</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ea</span> <span class="o">&amp;</span> <span class="n">slb_esid_mask</span><span class="p">(</span><span class="n">ssize</span><span class="p">))</span> <span class="o">|</span> <span class="n">SLB_ESID_V</span> <span class="o">|</span> <span class="n">slot</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define slb_vsid_shift(ssize)	\</span>
<span class="cp">	((ssize) == MMU_SEGSIZE_256M? SLB_VSID_SHIFT: SLB_VSID_SHIFT_1T)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">mk_vsid_data</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">get_kernel_vsid</span><span class="p">(</span><span class="n">ea</span><span class="p">,</span> <span class="n">ssize</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">slb_vsid_shift</span><span class="p">(</span><span class="n">ssize</span><span class="p">))</span> <span class="o">|</span> <span class="n">flags</span> <span class="o">|</span>
		<span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">ssize</span> <span class="o">&lt;&lt;</span> <span class="n">SLB_VSID_SSIZE_SHIFT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">slb_shadow_update</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Clear the ESID first so the entry is not valid while we are</span>
<span class="cm">	 * updating it.  No write barriers are needed here, provided</span>
<span class="cm">	 * we only update the current CPU&#39;s SLB shadow buffer.</span>
<span class="cm">	 */</span>
	<span class="n">get_slb_shadow</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">save_area</span><span class="p">[</span><span class="n">entry</span><span class="p">].</span><span class="n">esid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">get_slb_shadow</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">save_area</span><span class="p">[</span><span class="n">entry</span><span class="p">].</span><span class="n">vsid</span> <span class="o">=</span> <span class="n">mk_vsid_data</span><span class="p">(</span><span class="n">ea</span><span class="p">,</span> <span class="n">ssize</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">get_slb_shadow</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">save_area</span><span class="p">[</span><span class="n">entry</span><span class="p">].</span><span class="n">esid</span> <span class="o">=</span> <span class="n">mk_esid_data</span><span class="p">(</span><span class="n">ea</span><span class="p">,</span> <span class="n">ssize</span><span class="p">,</span> <span class="n">entry</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">slb_shadow_clear</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">get_slb_shadow</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">save_area</span><span class="p">[</span><span class="n">entry</span><span class="p">].</span><span class="n">esid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">create_shadowed_slbe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Updating the shadow buffer before writing the SLB ensures</span>
<span class="cm">	 * we don&#39;t get a stale entry here if we get preempted by PHYP</span>
<span class="cm">	 * between these two statements.</span>
<span class="cm">	 */</span>
	<span class="n">slb_shadow_update</span><span class="p">(</span><span class="n">ea</span><span class="p">,</span> <span class="n">ssize</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="n">entry</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;slbmte  %0,%1&quot;</span> <span class="o">:</span>
		     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">mk_vsid_data</span><span class="p">(</span><span class="n">ea</span><span class="p">,</span> <span class="n">ssize</span><span class="p">,</span> <span class="n">flags</span><span class="p">)),</span>
		       <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">mk_esid_data</span><span class="p">(</span><span class="n">ea</span><span class="p">,</span> <span class="n">ssize</span><span class="p">,</span> <span class="n">entry</span><span class="p">))</span>
		     <span class="o">:</span> <span class="s">&quot;memory&quot;</span> <span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__slb_flush_and_rebolt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* If you change this make sure you change SLB_NUM_BOLTED</span>
<span class="cm">	 * appropriately too. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">linear_llp</span><span class="p">,</span> <span class="n">vmalloc_llp</span><span class="p">,</span> <span class="n">lflags</span><span class="p">,</span> <span class="n">vflags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ksp_esid_data</span><span class="p">,</span> <span class="n">ksp_vsid_data</span><span class="p">;</span>

	<span class="n">linear_llp</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_linear_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
	<span class="n">vmalloc_llp</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_vmalloc_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
	<span class="n">lflags</span> <span class="o">=</span> <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">linear_llp</span><span class="p">;</span>
	<span class="n">vflags</span> <span class="o">=</span> <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">vmalloc_llp</span><span class="p">;</span>

	<span class="n">ksp_esid_data</span> <span class="o">=</span> <span class="n">mk_esid_data</span><span class="p">(</span><span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">kstack</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ksp_esid_data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xfffffffUL</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">PAGE_OFFSET</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ksp_esid_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SLB_ESID_V</span><span class="p">;</span>
		<span class="n">ksp_vsid_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">slb_shadow_clear</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Update stack entry; others don&#39;t change */</span>
		<span class="n">slb_shadow_update</span><span class="p">(</span><span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">kstack</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="n">lflags</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">ksp_vsid_data</span> <span class="o">=</span> <span class="n">get_slb_shadow</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">save_area</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">vsid</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We need to do this all in asm, so we&#39;re sure we don&#39;t touch</span>
<span class="cm">	 * the stack between the slbia and rebolting it. */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;isync</span><span class="se">\n</span><span class="s">&quot;</span>
		     <span class="s">&quot;slbia</span><span class="se">\n</span><span class="s">&quot;</span>
		     <span class="cm">/* Slot 1 - first VMALLOC segment */</span>
		     <span class="s">&quot;slbmte	%0,%1</span><span class="se">\n</span><span class="s">&quot;</span>
		     <span class="cm">/* Slot 2 - kernel stack */</span>
		     <span class="s">&quot;slbmte	%2,%3</span><span class="se">\n</span><span class="s">&quot;</span>
		     <span class="s">&quot;isync&quot;</span>
		     <span class="o">::</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">mk_vsid_data</span><span class="p">(</span><span class="n">VMALLOC_START</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="n">vflags</span><span class="p">)),</span>
		        <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">mk_esid_data</span><span class="p">(</span><span class="n">VMALLOC_START</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="mi">1</span><span class="p">)),</span>
		        <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">ksp_vsid_data</span><span class="p">),</span>
		        <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">ksp_esid_data</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">slb_flush_and_rebolt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">irqs_disabled</span><span class="p">());</span>

	<span class="cm">/*</span>
<span class="cm">	 * We can&#39;t take a PMU exception in the following code, so hard</span>
<span class="cm">	 * disable interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">hard_irq_disable</span><span class="p">();</span>

	<span class="n">__slb_flush_and_rebolt</span><span class="p">();</span>
	<span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">slb_cache_ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">slb_vmalloc_update</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vflags</span><span class="p">;</span>

	<span class="n">vflags</span> <span class="o">=</span> <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_vmalloc_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
	<span class="n">slb_shadow_update</span><span class="p">(</span><span class="n">VMALLOC_START</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="n">vflags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">slb_flush_and_rebolt</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Helper function to compare esids.  There are four cases to handle.</span>
<span class="cm"> * 1. The system is not 1T segment size capable.  Use the GET_ESID compare.</span>
<span class="cm"> * 2. The system is 1T capable, both addresses are &lt; 1T, use the GET_ESID compare.</span>
<span class="cm"> * 3. The system is 1T capable, only one of the two addresses is &gt; 1T.  This is not a match.</span>
<span class="cm"> * 4. The system is 1T capable, both addresses are &gt; 1T, use the GET_ESID_1T macro to compare.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">esids_match</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">esid_1t_count</span><span class="p">;</span>

	<span class="cm">/* System is not 1T segment size capable. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_1T_SEGMENT</span><span class="p">))</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">GET_ESID</span><span class="p">(</span><span class="n">addr1</span><span class="p">)</span> <span class="o">==</span> <span class="n">GET_ESID</span><span class="p">(</span><span class="n">addr2</span><span class="p">));</span>

	<span class="n">esid_1t_count</span> <span class="o">=</span> <span class="p">(((</span><span class="n">addr1</span> <span class="o">&gt;&gt;</span> <span class="n">SID_SHIFT_1T</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span>
				<span class="p">((</span><span class="n">addr2</span> <span class="o">&gt;&gt;</span> <span class="n">SID_SHIFT_1T</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* both addresses are &lt; 1T */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">esid_1t_count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">GET_ESID</span><span class="p">(</span><span class="n">addr1</span><span class="p">)</span> <span class="o">==</span> <span class="n">GET_ESID</span><span class="p">(</span><span class="n">addr2</span><span class="p">));</span>

	<span class="cm">/* One address &lt; 1T, the other &gt; 1T.  Not a match */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">esid_1t_count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Both addresses are &gt; 1T. */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">GET_ESID_1T</span><span class="p">(</span><span class="n">addr1</span><span class="p">)</span> <span class="o">==</span> <span class="n">GET_ESID_1T</span><span class="p">(</span><span class="n">addr2</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* Flush all user entries from the segment table of the current processor. */</span>
<span class="kt">void</span> <span class="nf">switch_slb</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">slbie_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span> <span class="o">=</span> <span class="n">KSTK_EIP</span><span class="p">(</span><span class="n">tsk</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">stack</span> <span class="o">=</span> <span class="n">KSTK_ESP</span><span class="p">(</span><span class="n">tsk</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">exec_base</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We need interrupts hard-disabled here, not just soft-disabled,</span>
<span class="cm">	 * so that a PMU interrupt can&#39;t occur, which might try to access</span>
<span class="cm">	 * user memory (to get a stack trace) and possible cause an SLB miss</span>
<span class="cm">	 * which would update the slb_cache/slb_cache_ptr fields in the PACA.</span>
<span class="cm">	 */</span>
	<span class="n">hard_irq_disable</span><span class="p">();</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">slb_cache_ptr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmu_has_feature</span><span class="p">(</span><span class="n">MMU_FTR_NO_SLBIE_B</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">offset</span> <span class="o">&lt;=</span> <span class="n">SLB_CACHE_ENTRIES</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;isync&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">offset</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">slbie_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">slb_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>
				<span class="o">&lt;&lt;</span> <span class="n">SID_SHIFT</span><span class="p">;</span> <span class="cm">/* EA */</span>
			<span class="n">slbie_data</span> <span class="o">|=</span> <span class="n">user_segment_size</span><span class="p">(</span><span class="n">slbie_data</span><span class="p">)</span>
				<span class="o">&lt;&lt;</span> <span class="n">SLBIE_SSIZE_SHIFT</span><span class="p">;</span>
			<span class="n">slbie_data</span> <span class="o">|=</span> <span class="n">SLBIE_C</span><span class="p">;</span> <span class="cm">/* C set for user addresses */</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;slbie %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">slbie_data</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;isync&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__slb_flush_and_rebolt</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="cm">/* Workaround POWER5 &lt; DD2.1 issue */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">offset</span> <span class="o">&gt;</span> <span class="n">SLB_CACHE_ENTRIES</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;slbie %0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">slbie_data</span><span class="p">));</span>

	<span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">slb_cache_ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">context</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * preload some userspace segments into the SLB.</span>
<span class="cm">	 * Almost all 32 and 64bit PowerPC executables are linked at</span>
<span class="cm">	 * 0x10000000 so it makes sense to preload this segment.</span>
<span class="cm">	 */</span>
	<span class="n">exec_base</span> <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_kernel_addr</span><span class="p">(</span><span class="n">pc</span><span class="p">)</span> <span class="o">||</span> <span class="n">is_kernel_addr</span><span class="p">(</span><span class="n">stack</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">is_kernel_addr</span><span class="p">(</span><span class="n">exec_base</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">slb_allocate</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">esids_match</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">stack</span><span class="p">))</span>
		<span class="n">slb_allocate</span><span class="p">(</span><span class="n">stack</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">esids_match</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">exec_base</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">esids_match</span><span class="p">(</span><span class="n">stack</span><span class="p">,</span> <span class="n">exec_base</span><span class="p">))</span>
		<span class="n">slb_allocate</span><span class="p">(</span><span class="n">exec_base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">patch_slb_encoding</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">insn_addr</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">immed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">insn</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">insn_addr</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">|</span> <span class="n">immed</span><span class="p">;</span>
	<span class="n">patch_instruction</span><span class="p">(</span><span class="n">insn_addr</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">slb_set_size</span><span class="p">(</span><span class="n">u16</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slb_compare_rr_to_size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mmu_slb_size</span> <span class="o">==</span> <span class="n">size</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mmu_slb_size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">patch_slb_encoding</span><span class="p">(</span><span class="n">slb_compare_rr_to_size</span><span class="p">,</span> <span class="n">mmu_slb_size</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">slb_initialize</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">linear_llp</span><span class="p">,</span> <span class="n">vmalloc_llp</span><span class="p">,</span> <span class="n">io_llp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lflags</span><span class="p">,</span> <span class="n">vflags</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">slb_encoding_inited</span><span class="p">;</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slb_miss_kernel_load_linear</span><span class="p">;</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slb_miss_kernel_load_io</span><span class="p">;</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slb_compare_rr_to_size</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_SPARSEMEM_VMEMMAP</span>
	<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slb_miss_kernel_load_vmemmap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vmemmap_llp</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* Prepare our SLB miss handler based on our page size */</span>
	<span class="n">linear_llp</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_linear_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
	<span class="n">io_llp</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_io_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
	<span class="n">vmalloc_llp</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_vmalloc_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
	<span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">vmalloc_sllp</span> <span class="o">=</span> <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">vmalloc_llp</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_SPARSEMEM_VMEMMAP</span>
	<span class="n">vmemmap_llp</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">mmu_vmemmap_psize</span><span class="p">].</span><span class="n">sllp</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">slb_encoding_inited</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slb_encoding_inited</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">patch_slb_encoding</span><span class="p">(</span><span class="n">slb_miss_kernel_load_linear</span><span class="p">,</span>
				   <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">linear_llp</span><span class="p">);</span>
		<span class="n">patch_slb_encoding</span><span class="p">(</span><span class="n">slb_miss_kernel_load_io</span><span class="p">,</span>
				   <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">io_llp</span><span class="p">);</span>
		<span class="n">patch_slb_encoding</span><span class="p">(</span><span class="n">slb_compare_rr_to_size</span><span class="p">,</span>
				   <span class="n">mmu_slb_size</span><span class="p">);</span>

		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;SLB: linear  LLP = %04lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">linear_llp</span><span class="p">);</span>
		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;SLB: io      LLP = %04lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">io_llp</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SPARSEMEM_VMEMMAP</span>
		<span class="n">patch_slb_encoding</span><span class="p">(</span><span class="n">slb_miss_kernel_load_vmemmap</span><span class="p">,</span>
				   <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">vmemmap_llp</span><span class="p">);</span>
		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;SLB: vmemmap LLP = %04lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vmemmap_llp</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">stab_rr</span> <span class="o">=</span> <span class="n">SLB_NUM_BOLTED</span><span class="p">;</span>

	<span class="n">lflags</span> <span class="o">=</span> <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">linear_llp</span><span class="p">;</span>
	<span class="n">vflags</span> <span class="o">=</span> <span class="n">SLB_VSID_KERNEL</span> <span class="o">|</span> <span class="n">vmalloc_llp</span><span class="p">;</span>

	<span class="cm">/* Invalidate the entire SLB (even slot 0) &amp; all the ERATS */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;isync&quot;</span><span class="o">:::</span><span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;slbmte  %0,%0&quot;</span><span class="o">::</span><span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;isync; slbia; isync&quot;</span><span class="o">:::</span><span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">create_shadowed_slbe</span><span class="p">(</span><span class="n">PAGE_OFFSET</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="n">lflags</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">create_shadowed_slbe</span><span class="p">(</span><span class="n">VMALLOC_START</span><span class="p">,</span> <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="n">vflags</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* For the boot cpu, we&#39;re running on the stack in init_thread_union,</span>
<span class="cm">	 * which is in the first segment of the linear mapping, and also</span>
<span class="cm">	 * get_paca()-&gt;kstack hasn&#39;t been initialized yet.</span>
<span class="cm">	 * For secondary cpus, we need to bolt the kernel stack entry now.</span>
<span class="cm">	 */</span>
	<span class="n">slb_shadow_clear</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">raw_smp_processor_id</span><span class="p">()</span> <span class="o">!=</span> <span class="n">boot_cpuid</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">kstack</span> <span class="o">&amp;</span> <span class="n">slb_esid_mask</span><span class="p">(</span><span class="n">mmu_kernel_ssize</span><span class="p">))</span> <span class="o">&gt;</span> <span class="n">PAGE_OFFSET</span><span class="p">)</span>
		<span class="n">create_shadowed_slbe</span><span class="p">(</span><span class="n">get_paca</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">kstack</span><span class="p">,</span>
				     <span class="n">mmu_kernel_ssize</span><span class="p">,</span> <span class="n">lflags</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;isync&quot;</span><span class="o">:::</span><span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
