--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 346 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.648ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_3 (SLICE_X49Y88.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.361ns (Levels of Logic = 2)
  Clock Path Skew:      -2.252ns (1.576 - 3.828)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X45Y92.C6      net (fanout=3)        2.183   Inst_SysCon/DcmProgDone
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (2.349ns logic, 5.012ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      10.245ns (Levels of Logic = 2)
  Clock Path Skew:      1.692ns (1.798 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.DMUX    Tshcko                0.461   lut4720_12
                                                       Inst_SysCon/prevRes_2
    SLICE_X45Y92.C4      net (fanout=3)        6.106   Inst_SysCon/prevRes<2>
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                     10.245ns (1.310ns logic, 8.935ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.417ns (0.273 - 0.690)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.DQ      Tcko                  0.391   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X45Y92.C3      net (fanout=2)        3.707   Inst_SysCon/prevRes<0>
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (1.240ns logic, 6.536ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.507 - 0.538)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X45Y92.C5      net (fanout=2)        3.701   Inst_SysCon/state_FSM_FFd7
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (1.296ns logic, 6.530ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.273 - 0.294)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.CQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X37Y81.C1      net (fanout=10)       2.305   Inst_SysCon/bitCount<2>
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (0.981ns logic, 3.621ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y88.AMUX    Tshcko                0.461   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    SLICE_X37Y81.D1      net (fanout=5)        1.623   Inst_SysCon/bitCount<3>
    SLICE_X37Y81.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9096_4355
    SLICE_X37Y81.C4      net (fanout=5)        0.308   lut9096_4355
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (1.364ns logic, 3.247ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.273 - 0.294)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.BMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X37Y81.C3      net (fanout=11)       2.177   Inst_SysCon/bitCount<1>
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.051ns logic, 3.493ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.507 - 0.538)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X37Y81.D4      net (fanout=4)        1.461   Inst_SysCon/state_FSM_FFd3
    SLICE_X37Y81.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9096_4355
    SLICE_X37Y81.C4      net (fanout=5)        0.308   lut9096_4355
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.294ns logic, 3.085ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.273 - 0.294)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.BQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X37Y81.C6      net (fanout=11)       1.961   Inst_SysCon/bitCount<0>
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X49Y88.SR      net (fanout=2)        1.316   ][58052_4357
    SLICE_X49Y88.CLK     Tsrck                 0.331   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (0.981ns logic, 3.277ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X49Y73.D5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.636ns (Levels of Logic = 2)
  Clock Path Skew:      -3.963ns (0.100 - 4.063)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X49Y92.A5      net (fanout=3)        2.134   Inst_SysCon/DcmProgDone
    SLICE_X49Y92.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       lut9232_4418
    SLICE_X49Y73.D5      net (fanout=2)        1.462   lut9232_4418
    SLICE_X49Y73.CLK     Tas                   0.227   lut4720_12
                                                       lut10767_5005
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (2.040ns logic, 3.596ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd1 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.840ns (Levels of Logic = 2)
  Clock Path Skew:      -1.801ns (0.100 - 1.901)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd1 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.AQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    SLICE_X49Y92.A4      net (fanout=2)        0.447   Inst_SysCon/state_FSM_FFd1
    SLICE_X49Y92.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       lut9232_4418
    SLICE_X49Y73.D5      net (fanout=2)        1.462   lut9232_4418
    SLICE_X49Y73.CLK     Tas                   0.227   lut4720_12
                                                       lut10767_5005
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.931ns logic, 1.909ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_2 (SLICE_X47Y88.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.243ns (Levels of Logic = 2)
  Clock Path Skew:      -2.247ns (1.581 - 3.828)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X45Y92.C6      net (fanout=3)        2.183   Inst_SysCon/DcmProgDone
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (2.440ns logic, 4.803ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      10.127ns (Levels of Logic = 2)
  Clock Path Skew:      1.697ns (1.803 - 0.106)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.DMUX    Tshcko                0.461   lut4720_12
                                                       Inst_SysCon/prevRes_2
    SLICE_X45Y92.C4      net (fanout=3)        6.106   Inst_SysCon/prevRes<2>
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                     10.127ns (1.401ns logic, 8.726ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (0.278 - 0.690)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.DQ      Tcko                  0.391   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X45Y92.C3      net (fanout=2)        3.707   Inst_SysCon/prevRes<0>
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (1.331ns logic, 6.327ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.708ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.512 - 0.538)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X45Y92.C5      net (fanout=2)        3.701   Inst_SysCon/state_FSM_FFd7
    SLICE_X45Y92.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9081_4345
    SLICE_X37Y81.C5      net (fanout=8)        1.513   lut9081_4345
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.387ns logic, 6.321ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.278 - 0.290)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y88.AMUX    Tshcko                0.461   ][58040_4343
                                                       Inst_SysCon/bitCount_3
    SLICE_X37Y81.D1      net (fanout=5)        1.623   Inst_SysCon/bitCount<3>
    SLICE_X37Y81.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9096_4355
    SLICE_X37Y81.C4      net (fanout=5)        0.308   lut9096_4355
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.455ns logic, 3.038ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.CQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X37Y81.C1      net (fanout=10)       2.305   Inst_SysCon/bitCount<2>
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.072ns logic, 3.412ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.BMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X37Y81.C3      net (fanout=11)       2.177   Inst_SysCon/bitCount<1>
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.142ns logic, 3.284ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.261ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.512 - 0.538)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X37Y81.D4      net (fanout=4)        1.461   Inst_SysCon/state_FSM_FFd3
    SLICE_X37Y81.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9096_4355
    SLICE_X37Y81.C4      net (fanout=5)        0.308   lut9096_4355
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.385ns logic, 2.876ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.BQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X37Y81.C6      net (fanout=11)       1.961   Inst_SysCon/bitCount<0>
    SLICE_X37Y81.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9097_4356
    SLICE_X47Y88.SR      net (fanout=2)        1.107   ][58052_4357
    SLICE_X47Y88.CLK     Tsrck                 0.422   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.072ns logic, 3.068ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X41Y89.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.402ns (Levels of Logic = 1)
  Clock Path Skew:      1.141ns (2.102 - 0.961)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.BMUX    Tshcko                0.244   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X41Y89.A2      net (fanout=11)       0.943   Inst_SysCon/bitCount<1>
    SLICE_X41Y89.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<0>
                                                       lut9213_4408
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.459ns logic, 0.943ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd1 (SLICE_X49Y92.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Skew:      1.780ns (2.164 - 0.384)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X49Y73.C5      net (fanout=2)        0.752   Inst_SysCon/RstQ<98>
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.259ns logic, 1.797ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Skew:      1.780ns (2.164 - 0.384)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X49Y73.C4      net (fanout=2)        0.827   Inst_SysCon/RstQ<96>
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.259ns logic, 1.872ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.375ns (Levels of Logic = 1)
  Clock Path Skew:      1.780ns (2.164 - 0.384)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X49Y73.C1      net (fanout=2)        1.071   Inst_SysCon/RstQ<97>
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.259ns logic, 2.116ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/Start_Up_Rst (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Clock Path Skew:      1.340ns (1.467 - 0.127)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/Start_Up_Rst to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.BQ      Tcko                  0.234   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/Start_Up_Rst
    SLICE_X49Y73.C2      net (fanout=1)        0.636   Inst_SysCon/Start_Up_Rst
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.259ns logic, 1.681ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd2 (SLICE_X49Y92.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Clock Path Skew:      1.780ns (2.164 - 0.384)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X49Y73.C5      net (fanout=2)        0.752   Inst_SysCon/RstQ<98>
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.128   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.262ns logic, 1.797ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Clock Path Skew:      1.780ns (2.164 - 0.384)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X49Y73.C4      net (fanout=2)        0.827   Inst_SysCon/RstQ<96>
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.128   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.262ns logic, 1.872ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 1)
  Clock Path Skew:      1.780ns (2.164 - 0.384)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X49Y73.C1      net (fanout=2)        1.071   Inst_SysCon/RstQ<97>
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.128   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.262ns logic, 2.116ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/Start_Up_Rst (FF)
  Destination:          Inst_SysCon/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      1.340ns (1.467 - 0.127)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/Start_Up_Rst to Inst_SysCon/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.BQ      Tcko                  0.234   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/Start_Up_Rst
    SLICE_X49Y73.C2      net (fanout=1)        0.636   Inst_SysCon/Start_Up_Rst
    SLICE_X49Y73.C       Tilo                  0.156   lut4720_12
                                                       lut4647_4
    SLICE_X49Y92.SR      net (fanout=8)        1.045   ][71226_5
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.128   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.262ns logic, 1.681ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X52Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X52Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X52Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X52Y74.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X40Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X40Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X50Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_1/CLK
  Logical resource: Inst_SysCon/RstDbncQ_1/CK
  Location pin: SLICE_X54Y30.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X54Y40.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X54Y40.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X54Y40.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X54Y40.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X48Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X48Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X52Y74.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/ASYNC_RST/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X29Y53.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ][IN_virtPIBox_5932_11412
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_1/SR
  Location pin: SLICE_X47Y88.SR
  Clock network: ][58052_4357
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: ][58040_4343/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X49Y88.SR
  Clock network: ][58052_4357
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/ASYNC_RST/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X29Y53.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X41Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X41Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X41Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X41Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X41Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X41Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X41Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X43Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X45Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X45Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X45Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X47Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X47Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X47Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: lut4720_12/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X49Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: ][58040_4343/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X49Y88.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<0>/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X49Y91.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X49Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X49Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X49Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X49Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X53Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X53Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X53Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X53Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X53Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.749ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.705ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.AMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_4
    SLICE_X1Y69.A2       net (fanout=5)        7.908   Inst_camctlA/D_O<4>
    SLICE_X1Y69.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4906_109
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        1.566   lut4906_109
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.705ns (1.231ns logic, 9.474ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.955ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.504 - 0.516)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y0.AMUX     Tshcko                0.461   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_0
    SLICE_X1Y68.A4       net (fanout=4)        7.086   Inst_camctlA/D_O<0>
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_3
                                                       lut4914_116
    MCB_X0Y1.P1WRDATA16  net (fanout=1)        1.638   ][71399_117
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.955ns (1.231ns logic, 8.724ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.842ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.504 - 0.516)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y0.CQ       Tcko                  0.391   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_10
    SLICE_X1Y72.C4       net (fanout=4)        7.018   Inst_camctlA/D_O<10>
    SLICE_X1Y72.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut4894_103
    MCB_X0Y1.P1WRDATA26  net (fanout=1)        1.663   lut4894_103
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (1.161ns logic, 8.681ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_data_sel (SLICE_X11Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Destination:          Inst_FBCtl/pa_wr_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_4 to Inst_FBCtl/pa_wr_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y56.DQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    SLICE_X11Y56.SR      net (fanout=3)        0.310   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    SLICE_X11Y56.CLK     Tcksr       (-Th)     0.127   Inst_FBCtl/pa_wr_data_sel
                                                       Inst_FBCtl/pa_wr_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.071ns logic, 0.310ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X15Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y56.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X15Y56.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X15Y56.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/D_O (SLICE_X38Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_InputSync_FVA/sreg_1 (FF)
  Destination:          Inst_InputSync_FVA/D_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_InputSync_FVA/sreg_1 to Inst_InputSync_FVA/D_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.CQ       Tcko                  0.234   Inst_InputSync_FVA/D_O
                                                       Inst_InputSync_FVA/sreg_1
    SLICE_X38Y2.DX       net (fanout=1)        0.158   Inst_InputSync_FVA/sreg<1>
    SLICE_X38Y2.CLK      Tckdi       (-Th)    -0.041   Inst_InputSync_FVA/D_O
                                                       Inst_InputSync_FVA/D_O
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_12/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_13/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_14/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_15/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: lut4790_62/SR
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/SR
  Location pin: SLICE_X6Y56.SR
  Clock network: ][60700_6053
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/SR
  Location pin: SLICE_X14Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Location pin: SLICE_X14Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/SR
  Location pin: SLICE_X14Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.094ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Location pin: SLICE_X14Y65.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X2Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X6Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X6Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X6Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X6Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X6Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X6Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X6Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X6Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X6Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X6Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X6Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X6Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X6Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X6Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X6Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X6Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X6Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X6Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X6Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X6Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X6Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X6Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X6Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X6Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X6Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X6Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X6Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X6Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X6Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X6Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X6Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X6Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X6Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X6Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X6Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: lut4790_62/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd2/CK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/CK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/CK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CK
  Location pin: SLICE_X14Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_InputSync_FVA/D_O/CLK
  Logical resource: Inst_InputSync_FVA/sreg_0/CK
  Location pin: SLICE_X38Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_InputSync_FVA/D_O/CLK
  Logical resource: Inst_InputSync_FVA/sreg_1/CK
  Location pin: SLICE_X38Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_InputSync_FVA/D_O/CLK
  Logical resource: Inst_InputSync_FVA/D_O/CK
  Location pin: SLICE_X38Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_3/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_4/CK
  Location pin: SLICE_X1Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_5/CK
  Location pin: SLICE_X1Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_6/CK
  Location pin: SLICE_X1Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_7/CK
  Location pin: SLICE_X1Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_8/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24935161 paths analyzed, 11248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.205ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA26), 349 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.144ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.CMUX    Topcc                 0.392   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.144ns (2.071ns logic, 10.073ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.127ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.D6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.127ns (2.290ns logic, 9.837ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.112ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X18Y30.A4      net (fanout=27)       2.711   hijacker1/SaData_0<0>
    SLICE_X18Y30.AMUX    Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X12Y37.D5      net (fanout=1)        1.143   lut5220_202
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.112ns (2.001ns logic, 10.111ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.044ns (2.212ns logic, 9.832ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X17Y30.A3      net (fanout=27)       2.192   hijacker1/SaData_0<0>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.CMUX    Topcc                 0.392   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.004ns (2.071ns logic, 9.933ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.C6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.975ns (2.271ns logic, 9.704ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.955ns (2.346ns logic, 9.609ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.904ns (2.193ns logic, 9.711ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.892ns (2.176ns logic, 9.716ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.D1      net (fanout=26)       1.979   hijacker1/SaData_0<1>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (2.193ns logic, 9.686ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.795ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.795ns (2.108ns logic, 9.687ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.786ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.D5      net (fanout=27)       1.886   hijacker1/SaData_0<0>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.786ns (2.193ns logic, 9.593ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.746ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.746ns (2.326ns logic, 9.420ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.D4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.745ns (2.290ns logic, 9.455ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.CMUX    Taxc                  0.317   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.734ns (1.996ns logic, 9.738ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.B1      net (fanout=26)       1.977   hijacker1/SaData_0<1>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.727ns (2.212ns logic, 9.515ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.708ns (2.212ns logic, 9.496ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.740ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X14Y30.C1      net (fanout=1)        1.689   hijacker1/RoW/in_reg<33>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.740ns (2.327ns logic, 9.413ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.728ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X14Y30.D1      net (fanout=2)        1.525   hijacker1/RoW/in_reg<24>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.728ns (2.346ns logic, 9.382ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.680ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Taxc                  0.344   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.680ns (2.023ns logic, 9.657ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.A3      net (fanout=27)       1.968   hijacker1/SaData_0<0>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.668ns (2.211ns logic, 9.457ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.641ns (2.346ns logic, 9.295ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.621ns (2.246ns logic, 9.375ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.593ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.C4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.593ns (2.271ns logic, 9.322ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.578ns (2.176ns logic, 9.402ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.568ns (2.193ns logic, 9.375ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.567ns (2.036ns logic, 9.531ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.548ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.548ns (2.246ns logic, 9.302ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.565ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (2.164ns logic, 9.401ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.538ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.B6      net (fanout=27)       1.788   hijacker1/SaData_0<0>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.538ns (2.212ns logic, 9.326ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.531ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.D6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.531ns (2.236ns logic, 9.295ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.529ns (2.058ns logic, 9.471ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.C3      net (fanout=27)       2.230   hijacker1/SaData_0<0>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.518ns (1.999ns logic, 9.519ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.C3      net (fanout=26)       1.847   hijacker1/SaData_0<1>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.493ns (2.246ns logic, 9.247ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.516ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.516ns (2.382ns logic, 9.134ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.515ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_6
    SLICE_X15Y32.B2      net (fanout=1)        1.634   hijacker1/RoW/in_reg<6>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.CMUX    Topcc                 0.392   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.515ns (2.168ns logic, 9.347ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.480ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.480ns (2.157ns logic, 9.323ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.465ns (2.175ns logic, 9.290ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.462ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.462ns (2.157ns logic, 9.305ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.456ns (2.058ns logic, 9.398ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.447ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X17Y30.A6      net (fanout=26)       1.635   hijacker1/SaData_0<1>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.CMUX    Topcc                 0.392   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.447ns (2.071ns logic, 9.376ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.441ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.C6      net (fanout=27)       1.795   hijacker1/SaData_0<0>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.441ns (2.246ns logic, 9.195ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.441ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.441ns (1.884ns logic, 9.557ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.B6      net (fanout=26)       1.653   hijacker1/SaData_0<1>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.CMUX    Topcc                 0.392   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.437ns (2.071ns logic, 9.366ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X17Y30.A3      net (fanout=27)       2.192   hijacker1/SaData_0<0>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.427ns (2.036ns logic, 9.391ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.442ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.442ns (2.402ns logic, 9.040ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.406ns (1.994ns logic, 9.412ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.398ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.CMUX    Taxc                  0.317   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.398ns (1.996ns logic, 9.402ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.388ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.388ns (1.994ns logic, 9.394ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.C6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (2.217ns logic, 9.162ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.375ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.A6      net (fanout=26)       1.675   hijacker1/SaData_0<1>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.375ns (2.211ns logic, 9.164ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.359ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.359ns (2.292ns logic, 9.067ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.382ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X15Y33.A4      net (fanout=2)        1.501   hijacker1/RoW/in_reg<28>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.382ns (2.268ns logic, 9.114ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.379ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (2.232ns logic, 9.147ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Taxc                  0.344   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.344ns (2.023ns logic, 9.321ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.369ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X12Y32.D1      net (fanout=1)        1.810   hijacker1/RoW/in_reg<3>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.369ns (2.254ns logic, 9.115ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_38 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.366ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_38 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_38
    SLICE_X17Y30.A1      net (fanout=1)        1.457   hijacker1/RoW/in_reg<38>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.CMUX    Topcc                 0.392   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.366ns (2.168ns logic, 9.198ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.331ns (2.162ns logic, 9.169ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.329ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.329ns (2.108ns logic, 9.221ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.D1      net (fanout=26)       1.979   hijacker1/SaData_0<1>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.306ns (2.162ns logic, 9.144ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_36 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.335ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_36 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_36
    SLICE_X13Y30.B5      net (fanout=1)        1.488   hijacker1/RoW/in_reg<36>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.335ns (2.309ns logic, 9.026ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.296ns (2.122ns logic, 9.174ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.307ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X14Y30.C2      net (fanout=2)        1.256   hijacker1/RoW/in_reg<25>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.307ns (2.327ns logic, 8.980ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.280ns (2.326ns logic, 8.954ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_37 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.311ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_37 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_37
    SLICE_X13Y30.D4      net (fanout=1)        1.355   hijacker1/RoW/in_reg<37>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.311ns (2.249ns logic, 9.062ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.295ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X12Y32.D1      net (fanout=1)        1.810   hijacker1/RoW/in_reg<3>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.295ns (2.091ns logic, 9.204ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.250ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.C2      net (fanout=26)       1.962   hijacker1/SaData_0<1>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.250ns (1.999ns logic, 9.251ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.277ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_1
    SLICE_X13Y29.B5      net (fanout=1)        1.350   hijacker1/RoW/in_reg<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.277ns (2.164ns logic, 9.113ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.257ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_8
    SLICE_X14Y30.D2      net (fanout=2)        1.054   hijacker1/RoW/in_reg<8>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.257ns (2.346ns logic, 8.911ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.249ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_4
    SLICE_X15Y33.A2      net (fanout=1)        1.368   hijacker1/RoW/in_reg<4>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.249ns (2.268ns logic, 8.981ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.213ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.D5      net (fanout=27)       1.886   hijacker1/SaData_0<0>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.213ns (2.162ns logic, 9.051ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.234ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X13Y30.B4      net (fanout=2)        1.428   hijacker1/RoW/in_reg<28>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.234ns (2.268ns logic, 8.966ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_29 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.227ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_29 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_29
    SLICE_X13Y30.D2      net (fanout=2)        1.230   hijacker1/RoW/in_reg<29>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.227ns (2.290ns logic, 8.937ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.199ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.199ns (2.054ns logic, 9.145ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_32 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_32 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_32
    SLICE_X14Y30.D3      net (fanout=1)        1.029   hijacker1/RoW/in_reg<32>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.232ns (2.346ns logic, 8.886ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.228ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_1
    SLICE_X13Y29.B5      net (fanout=1)        1.350   hijacker1/RoW/in_reg<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.228ns (2.382ns logic, 8.846ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_35 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.214ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_35 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_35
    SLICE_X13Y30.A2      net (fanout=1)        1.417   hijacker1/RoW/in_reg<35>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.214ns (2.308ns logic, 8.906ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.201ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_5
    SLICE_X15Y32.A3      net (fanout=1)        1.258   hijacker1/RoW/in_reg<5>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.CMUX    Topbc                 0.514   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (2.290ns logic, 8.911ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.150ns (2.272ns logic, 8.878ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.D4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (2.236ns logic, 8.913ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.B1      net (fanout=26)       1.977   hijacker1/SaData_0<1>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.148ns (2.175ns logic, 8.973ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.131ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.131ns (1.935ns logic, 9.196ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.129ns (2.175ns logic, 8.954ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.139ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X13Y32.A4      net (fanout=2)        1.301   hijacker1/RoW/in_reg<24>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.139ns (2.402ns logic, 8.737ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.144ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X14Y30.C1      net (fanout=1)        1.689   hijacker1/RoW/in_reg<33>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.144ns (2.273ns logic, 8.871ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.109ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.109ns (1.994ns logic, 9.115ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.143ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_12
    SLICE_X13Y30.B2      net (fanout=2)        1.296   hijacker1/RoW/in_reg<12>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.CMUX    Topac                 0.533   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.143ns (2.309ns logic, 8.834ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.132ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X14Y30.D1      net (fanout=2)        1.525   hijacker1/RoW/in_reg<24>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.132ns (2.292ns logic, 8.840ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.072ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.A3      net (fanout=27)       1.968   hijacker1/SaData_0<0>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.072ns (2.157ns logic, 8.915ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.076ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X13Y32.A4      net (fanout=2)        1.301   hijacker1/RoW/in_reg<24>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.076ns (2.232ns logic, 8.844ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.045ns (2.292ns logic, 8.753ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.025ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.025ns (2.192ns logic, 8.833ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.050ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_2
    SLICE_X11Y32.A4      net (fanout=1)        1.414   hijacker1/RoW/in_reg<2>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.050ns (2.302ns logic, 8.748ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_27 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.035ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_27 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_27
    SLICE_X13Y30.A5      net (fanout=2)        1.238   hijacker1/RoW/in_reg<27>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (2.308ns logic, 8.727ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.997ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.C4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.997ns (2.217ns logic, 8.780ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.031ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_5
    SLICE_X15Y32.A3      net (fanout=1)        1.258   hijacker1/RoW/in_reg<5>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.CMUX    Taxc                  0.317   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.031ns (2.093ns logic, 8.938ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.995ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.995ns (2.162ns logic, 8.833ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.018ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X15Y33.A4      net (fanout=2)        1.501   hijacker1/RoW/in_reg<28>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.CMUX    Taxc                  0.344   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.018ns (2.079ns logic, 8.939ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.026ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_9
    SLICE_X13Y29.B3      net (fanout=2)        1.099   hijacker1/RoW/in_reg<9>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CMUX    Tcinc                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.D1       net (fanout=1)        2.144   hijacker1/Mmux__n04263_split<3>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5235_135
    SLICE_X1Y76.D3       net (fanout=3)        2.429   lut5235_135
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.026ns (2.164ns logic, 8.862ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.982ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.D4       net (fanout=8)        2.418   lut5227_130
    SLICE_X1Y76.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5259_150
    MCB_X0Y1.P2WRDATA26  net (fanout=1)        2.226   ][71466_151
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.982ns (2.122ns logic, 8.860ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA25), 331 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.965ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X18Y30.A4      net (fanout=27)       2.711   hijacker1/SaData_0<0>
    SLICE_X18Y30.AMUX    Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X12Y37.D5      net (fanout=1)        1.143   lut5220_202
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.965ns (2.001ns logic, 9.964ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.420ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.420ns (2.036ns logic, 9.384ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.384ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.D6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.384ns (2.236ns logic, 9.148ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.C3      net (fanout=27)       2.230   hijacker1/SaData_0<0>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.371ns (1.999ns logic, 9.372ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.341ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.D6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.341ns (2.278ns logic, 9.063ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.318ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.318ns (2.175ns logic, 9.143ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.294ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.294ns (1.884ns logic, 9.410ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X17Y30.A3      net (fanout=27)       2.192   hijacker1/SaData_0<0>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.280ns (2.036ns logic, 9.244ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.232ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.C6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.232ns (2.217ns logic, 9.015ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.212ns (2.292ns logic, 8.920ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.189ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.C6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.189ns (2.259ns logic, 8.930ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.184ns (2.162ns logic, 9.022ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.BMUX    Topab                 0.432   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.169ns (2.111ns logic, 9.058ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.169ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.169ns (2.334ns logic, 8.835ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.159ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.D1      net (fanout=26)       1.979   hijacker1/SaData_0<1>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.159ns (2.162ns logic, 8.997ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (2.122ns logic, 9.027ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.106ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (2.164ns logic, 8.942ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.C2      net (fanout=26)       1.962   hijacker1/SaData_0<1>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.103ns (1.999ns logic, 9.104ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.066ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.D5      net (fanout=27)       1.886   hijacker1/SaData_0<0>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (2.162ns logic, 8.904ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.052ns (2.054ns logic, 8.998ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.009ns (2.096ns logic, 8.913ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.003ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.003ns (2.272ns logic, 8.731ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.002ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.D4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.002ns (2.236ns logic, 8.766ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.B1      net (fanout=26)       1.977   hijacker1/SaData_0<1>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.001ns (2.175ns logic, 8.826ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.BMUX    Topbb                 0.368   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.984ns (2.047ns logic, 8.937ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.984ns (1.935ns logic, 9.049ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.982ns (2.175ns logic, 8.807ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.997ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X14Y30.C1      net (fanout=1)        1.689   hijacker1/RoW/in_reg<33>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.997ns (2.273ns logic, 8.724ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.962ns (1.994ns logic, 8.968ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.960ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.960ns (2.314ns logic, 8.646ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.959ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.D4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (2.278ns logic, 8.681ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.985ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X14Y30.D1      net (fanout=2)        1.525   hijacker1/RoW/in_reg<24>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.985ns (2.292ns logic, 8.693ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.959ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.D1      net (fanout=26)       1.979   hijacker1/SaData_0<1>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.BMUX    Topbb                 0.368   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (2.047ns logic, 8.912ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.A3      net (fanout=27)       1.968   hijacker1/SaData_0<0>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.925ns (2.157ns logic, 8.768ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.954ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X14Y30.C1      net (fanout=1)        1.689   hijacker1/RoW/in_reg<33>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.954ns (2.315ns logic, 8.639ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.942ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X14Y30.D1      net (fanout=2)        1.525   hijacker1/RoW/in_reg<24>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.942ns (2.334ns logic, 8.608ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.898ns (2.292ns logic, 8.606ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.A3      net (fanout=27)       1.968   hijacker1/SaData_0<0>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.882ns (2.199ns logic, 8.683ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.878ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.878ns (2.192ns logic, 8.686ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.D5      net (fanout=27)       1.886   hijacker1/SaData_0<0>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.BMUX    Topbb                 0.368   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.866ns (2.047ns logic, 8.819ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.855ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (2.334ns logic, 8.521ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.852ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.B1      net (fanout=26)       1.977   hijacker1/SaData_0<1>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.BMUX    Topab                 0.432   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.852ns (2.111ns logic, 8.741ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.850ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.C4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.850ns (2.217ns logic, 8.633ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.848ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.848ns (2.162ns logic, 8.686ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.835ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.835ns (2.122ns logic, 8.713ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.835ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.835ns (2.234ns logic, 8.601ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.BMUX    Topab                 0.432   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.833ns (2.111ns logic, 8.722ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.853ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_7
    SLICE_X15Y32.C1      net (fanout=1)        1.615   hijacker1/RoW/in_reg<7>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.853ns (2.096ns logic, 8.757ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.B6      net (fanout=27)       1.788   hijacker1/SaData_0<0>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.812ns (2.175ns logic, 8.637ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.BMUX    Taxb                  0.250   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.812ns (1.929ns logic, 8.883ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.807ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.C4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.807ns (2.259ns logic, 8.548ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.805ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.805ns (2.192ns logic, 8.613ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.822ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.822ns (2.110ns logic, 8.712ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.792ns (2.164ns logic, 8.628ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.786ns (2.004ns logic, 8.782ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y45.A3      net (fanout=27)       3.268   hijacker1/SaData_0<0>
    SLICE_X11Y45.A       Tilo                  0.259   lut5225_128
                                                       lut5226_129
    SLICE_X0Y48.B4       net (fanout=1)        1.375   lut5226_129
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (1.625ns logic, 9.140ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.762ns (2.234ns logic, 8.528ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.791ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_6
    SLICE_X15Y32.B2      net (fanout=1)        1.634   hijacker1/RoW/in_reg<6>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.791ns (2.133ns logic, 8.658ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.779ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.779ns (2.152ns logic, 8.627ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.C3      net (fanout=26)       1.847   hijacker1/SaData_0<1>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.750ns (2.192ns logic, 8.558ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.773ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.773ns (2.328ns logic, 8.445ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.743ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.743ns (2.046ns logic, 8.697ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.737ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.737ns (2.103ns logic, 8.634ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X17Y30.A6      net (fanout=26)       1.635   hijacker1/SaData_0<1>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.723ns (2.036ns logic, 8.687ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.719ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.719ns (2.103ns logic, 8.616ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.713ns (2.004ns logic, 8.709ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.B6      net (fanout=26)       1.653   hijacker1/SaData_0<1>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.713ns (2.036ns logic, 8.677ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.C3      net (fanout=26)       1.847   hijacker1/SaData_0<1>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (2.234ns logic, 8.473ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.730ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.730ns (2.370ns logic, 8.360ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.C6      net (fanout=27)       1.795   hijacker1/SaData_0<0>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (2.192ns logic, 8.506ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (2.145ns logic, 8.549ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.676ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.676ns (2.145ns logic, 8.531ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.670ns (2.046ns logic, 8.624ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.699ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.699ns (2.348ns logic, 8.351ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.663ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.B6      net (fanout=27)       1.788   hijacker1/SaData_0<0>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.BMUX    Topab                 0.432   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.663ns (2.111ns logic, 8.552ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.663ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.663ns (1.940ns logic, 8.723ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.C6      net (fanout=27)       1.795   hijacker1/SaData_0<0>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.655ns (2.234ns logic, 8.421ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.BMUX    Topbb                 0.368   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.648ns (2.047ns logic, 8.601ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.648ns (1.935ns logic, 8.713ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (1.940ns logic, 8.705ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.632ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.A6      net (fanout=26)       1.675   hijacker1/SaData_0<1>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.632ns (2.157ns logic, 8.475ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.665ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_6
    SLICE_X15Y32.B2      net (fanout=1)        1.634   hijacker1/RoW/in_reg<6>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.665ns (1.981ns logic, 8.684ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.656ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X15Y33.A4      net (fanout=2)        1.501   hijacker1/RoW/in_reg<28>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.656ns (2.231ns logic, 8.425ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.626ns (1.994ns logic, 8.632ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.656ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.656ns (2.390ns logic, 8.266ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.620ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.620ns (1.982ns logic, 8.638ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_38 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.642ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_38 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_38
    SLICE_X17Y30.A1      net (fanout=1)        1.457   hijacker1/RoW/in_reg<38>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.642ns (2.133ns logic, 8.509ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.602ns (1.982ns logic, 8.620ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.636ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.636ns (2.178ns logic, 8.458ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.626ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X12Y32.D1      net (fanout=1)        1.810   hijacker1/RoW/in_reg<3>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.626ns (2.200ns logic, 8.426ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.A6      net (fanout=26)       1.675   hijacker1/SaData_0<1>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.589ns (2.199ns logic, 8.390ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.587ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.B6      net (fanout=26)       1.653   hijacker1/SaData_0<1>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.587ns (1.884ns logic, 8.703ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.586ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.586ns (2.054ns logic, 8.532ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_36 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.609ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_36 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_36
    SLICE_X13Y30.B5      net (fanout=1)        1.488   hijacker1/RoW/in_reg<36>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.609ns (2.272ns logic, 8.337ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.593ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.593ns (2.220ns logic, 8.373ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_37 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.591ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_37 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_37
    SLICE_X13Y30.D4      net (fanout=1)        1.355   hijacker1/RoW/in_reg<37>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.591ns (2.218ns logic, 8.373ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.583ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X12Y32.D1      net (fanout=1)        1.810   hijacker1/RoW/in_reg<3>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (2.242ns logic, 8.341ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.543ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.BMUX    Tcinb                 0.260   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X1Y48.B3       net (fanout=1)        1.724   hijacker1/Mmux__n04263_split<4>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_14
                                                       lut5242_139
    SLICE_X1Y76.C4       net (fanout=3)        2.272   lut5242_139
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.543ns (2.096ns logic, 8.447ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.564ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X14Y30.C2      net (fanout=2)        1.256   hijacker1/RoW/in_reg<25>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.564ns (2.273ns logic, 8.291ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.537ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.C6       net (fanout=8)        2.468   lut5227_130
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5261_152
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        2.029   ][71467_153
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.537ns (2.272ns logic, 8.265ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA23), 295 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X18Y30.A4      net (fanout=27)       2.711   hijacker1/SaData_0<0>
    SLICE_X18Y30.AMUX    Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/ATFP/Sum_<8>
                                                       lut5220_202
    SLICE_X12Y37.D5      net (fanout=1)        1.143   lut5220_202
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.962ns (2.001ns logic, 9.961ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.D6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.726ns (2.227ns logic, 9.499ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.C6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.581ns (2.215ns logic, 9.366ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.554ns (2.283ns logic, 9.271ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.480ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.480ns (2.102ns logic, 9.378ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.417ns (2.036ns logic, 9.381ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.392ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.392ns (2.043ns logic, 9.349ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.D6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.381ns (2.236ns logic, 9.145ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.368ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.C3      net (fanout=27)       2.230   hijacker1/SaData_0<0>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.368ns (1.999ns logic, 9.369ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.352ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.352ns (2.270ns logic, 9.082ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.D4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.344ns (2.227ns logic, 9.117ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.315ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.315ns (2.175ns logic, 9.140ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.346ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X14Y30.C1      net (fanout=1)        1.689   hijacker1/RoW/in_reg<33>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (2.271ns logic, 9.075ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.327ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X14Y30.D1      net (fanout=2)        1.525   hijacker1/RoW/in_reg<24>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.327ns (2.283ns logic, 9.044ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.291ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.B1      net (fanout=27)       2.360   hijacker1/SaData_0<0>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.291ns (1.884ns logic, 9.407ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X17Y30.A3      net (fanout=27)       2.192   hijacker1/SaData_0<0>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.277ns (2.036ns logic, 9.241ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.240ns (2.283ns logic, 8.957ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X14Y30.C6      net (fanout=27)       1.980   hijacker1/SaData_0<0>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.229ns (2.217ns logic, 9.012ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.A3      net (fanout=27)       1.968   hijacker1/SaData_0<0>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.226ns (2.107ns logic, 9.119ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.209ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.209ns (2.292ns logic, 8.917ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.199ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.C4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.199ns (2.215ns logic, 8.984ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (2.144ns logic, 9.037ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (2.162ns logic, 9.019ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.166ns (2.102ns logic, 9.064ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.156ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.D1      net (fanout=26)       1.979   hijacker1/SaData_0<1>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.156ns (2.162ns logic, 8.994ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y32.A3      net (fanout=27)       2.173   hijacker1/SaData_0<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.146ns (2.122ns logic, 9.024ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.162ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.162ns (2.099ns logic, 9.063ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.125ns (1.992ns logic, 9.133ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.108ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (2.144ns logic, 8.964ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.C2      net (fanout=26)       1.962   hijacker1/SaData_0<1>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.100ns (1.999ns logic, 9.101ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.122ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.122ns (2.326ns logic, 8.796ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.D5      net (fanout=27)       1.886   hijacker1/SaData_0<0>
    SLICE_X13Y30.D       Tilo                  0.259   lut5197_198
                                                       lut5197_198
    SLICE_X12Y37.B3      net (fanout=1)        0.908   lut5197_198
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.063ns (2.162ns logic, 8.901ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.C3      net (fanout=26)       1.847   hijacker1/SaData_0<1>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.053ns (2.144ns logic, 8.909ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.052ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.052ns (1.992ns logic, 9.060ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (2.054ns logic, 8.995ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.038ns (2.053ns logic, 8.985ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.020ns (2.053ns logic, 8.967ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.041ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.041ns (2.339ns logic, 8.702ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.C6      net (fanout=27)       1.795   hijacker1/SaData_0<0>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.001ns (2.144ns logic, 8.857ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y29.B1      net (fanout=27)       1.924   hijacker1/SaData_0<0>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.000ns (2.272ns logic, 8.728ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.999ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.D4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.999ns (2.236ns logic, 8.763ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.B1      net (fanout=26)       1.977   hijacker1/SaData_0<1>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.998ns (2.175ns logic, 8.823ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y32.A6      net (fanout=27)       2.058   hijacker1/SaData_0<0>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.981ns (1.935ns logic, 9.046ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.979ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.979ns (2.175ns logic, 8.804ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_33 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.994ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_33 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_33
    SLICE_X14Y30.C1      net (fanout=1)        1.689   hijacker1/RoW/in_reg<33>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.994ns (2.273ns logic, 8.721ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.959ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X15Y33.A6      net (fanout=27)       2.219   hijacker1/SaData_0<0>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (1.994ns logic, 8.965ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.982ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X14Y30.D1      net (fanout=2)        1.525   hijacker1/RoW/in_reg<24>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.982ns (2.292ns logic, 8.690ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.933ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.A6      net (fanout=26)       1.675   hijacker1/SaData_0<1>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.933ns (2.107ns logic, 8.826ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.967ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.967ns (2.158ns logic, 8.809ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.926ns (2.043ns logic, 8.883ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.922ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.A3      net (fanout=27)       1.968   hijacker1/SaData_0<0>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.922ns (2.157ns logic, 8.765ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X9Y45.A6       net (fanout=27)       3.137   hijacker1/SaData_0<0>
    SLICE_X9Y45.A        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D4       net (fanout=1)        1.458   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.915ns (1.733ns logic, 9.182ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.895ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.895ns (2.292ns logic, 8.603ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.927ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X12Y32.D1      net (fanout=1)        1.810   hijacker1/RoW/in_reg<3>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.927ns (2.150ns logic, 8.777ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.913ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X14Y30.C2      net (fanout=2)        1.256   hijacker1/RoW/in_reg<25>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.913ns (2.271ns logic, 8.642ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.886ns (2.270ns logic, 8.616ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.875ns (2.192ns logic, 8.683ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X9Y45.A5       net (fanout=26)       3.077   hijacker1/SaData_0<1>
    SLICE_X9Y45.A        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D4       net (fanout=1)        1.458   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (1.733ns logic, 9.122ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X14Y30.C4      net (fanout=26)       1.598   hijacker1/SaData_0<1>
    SLICE_X14Y30.C       Tilo                  0.204   lut5122_188
                                                       lut5137_190
    SLICE_X12Y36.B3      net (fanout=1)        0.922   lut5137_190
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.847ns (2.217ns logic, 8.630ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.B5      net (fanout=2)        0.854   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<5>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.845ns (2.162ns logic, 8.683ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.874ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_1
    SLICE_X13Y29.B5      net (fanout=1)        1.350   hijacker1/RoW/in_reg<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.874ns (2.099ns logic, 8.775ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y32.A6      net (fanout=26)       1.859   hijacker1/SaData_0<1>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.832ns (2.122ns logic, 8.710ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.856ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_8
    SLICE_X14Y30.D2      net (fanout=2)        1.054   hijacker1/RoW/in_reg<8>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.856ns (2.283ns logic, 8.573ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.850ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_7
    SLICE_X15Y32.C1      net (fanout=1)        1.615   hijacker1/RoW/in_reg<7>
    SLICE_X15Y32.C       Tilo                  0.259   lut5221_203
                                                       lut5221_203
    SLICE_X12Y37.D1      net (fanout=1)        1.032   lut5221_203
    SLICE_X12Y37.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_split<2>
                                                       lut5222_204
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.850ns (2.096ns logic, 8.754ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.809ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.B6      net (fanout=27)       1.788   hijacker1/SaData_0<0>
    SLICE_X13Y30.B       Tilo                  0.259   lut5197_198
                                                       lut5182_196
    SLICE_X12Y37.A5      net (fanout=1)        0.739   lut5182_196
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.809ns (2.175ns logic, 8.634ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.802ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.802ns (2.192ns logic, 8.610ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.834ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_1
    SLICE_X13Y29.B5      net (fanout=1)        1.350   hijacker1/RoW/in_reg<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Topbd                 0.537   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.834ns (2.326ns logic, 8.508ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_32 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.831ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_32 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_32
    SLICE_X14Y30.D3      net (fanout=1)        1.029   hijacker1/RoW/in_reg<32>
    SLICE_X14Y30.D       Tilo                  0.203   lut5122_188
                                                       lut5122_188
    SLICE_X12Y36.A1      net (fanout=1)        1.055   lut5122_188
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.831ns (2.283ns logic, 8.548ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.819ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.819ns (2.110ns logic, 8.709ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.783ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y32.A6      net (fanout=27)       2.041   hijacker1/SaData_0<0>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.783ns (2.004ns logic, 8.779ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X11Y45.A3      net (fanout=27)       3.268   hijacker1/SaData_0<0>
    SLICE_X11Y45.A       Tilo                  0.259   lut5225_128
                                                       lut5226_129
    SLICE_X0Y48.B4       net (fanout=1)        1.375   lut5226_129
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.762ns (1.625ns logic, 9.137ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.788ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_6
    SLICE_X15Y32.B2      net (fanout=1)        1.634   hijacker1/RoW/in_reg<6>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.788ns (2.133ns logic, 8.655ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.C3      net (fanout=26)       1.847   hijacker1/SaData_0<1>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.747ns (2.192ns logic, 8.555ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_25 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.770ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_25 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_25
    SLICE_X13Y29.B2      net (fanout=2)        1.638   hijacker1/RoW/in_reg<25>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.B6      net (fanout=2)        0.694   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Topcyb                0.375   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<1>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.770ns (2.328ns logic, 8.442ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_35 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.772ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_35 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_35
    SLICE_X13Y30.A2      net (fanout=1)        1.417   hijacker1/RoW/in_reg<35>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.DMUX    Topdd                 0.374   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.772ns (2.204ns logic, 8.568ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.734ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.734ns (2.103ns logic, 8.631ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X17Y30.A6      net (fanout=26)       1.635   hijacker1/SaData_0<1>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.720ns (2.036ns logic, 8.684ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.716ns (2.103ns logic, 8.613ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.738ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X13Y32.A4      net (fanout=2)        1.301   hijacker1/RoW/in_reg<24>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (2.339ns logic, 8.399ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X11Y32.A5      net (fanout=26)       1.968   hijacker1/SaData_0<1>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.CX      net (fanout=2)        0.628   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.COUT    Tcxcy                 0.107   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.710ns (2.004ns logic, 8.706ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.B6      net (fanout=26)       1.653   hijacker1/SaData_0<1>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.C5      net (fanout=2)        0.914   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.710ns (2.036ns logic, 8.674ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.695ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X13Y30.C6      net (fanout=27)       1.795   hijacker1/SaData_0<0>
    SLICE_X13Y30.C       Tilo                  0.259   lut5197_198
                                                       lut5152_192
    SLICE_X12Y36.C5      net (fanout=1)        0.598   lut5152_192
    SLICE_X12Y36.COUT    Topcyc                0.295   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.695ns (2.192ns logic, 8.503ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.696ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.A6      net (fanout=2)        0.634   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Topcya                0.395   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<0>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.696ns (2.348ns logic, 8.348ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X12Y32.D3      net (fanout=26)       2.018   hijacker1/SaData_0<1>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.660ns (1.940ns logic, 8.720ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.A5      net (fanout=26)       1.722   hijacker1/SaData_0<1>
    SLICE_X15Y32.A       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A41
    SLICE_X12Y37.BX      net (fanout=2)        0.881   hijacker1/Mmux__n04263_rs_A<4>
    SLICE_X12Y37.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (1.935ns logic, 8.710ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_0
    SLICE_X12Y32.D6      net (fanout=27)       2.000   hijacker1/SaData_0<0>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.DX      net (fanout=2)        0.592   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Tdxcy                 0.097   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.642ns (1.940ns logic, 8.702ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_24 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.664ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_24 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_24
    SLICE_X13Y32.A4      net (fanout=2)        1.301   hijacker1/RoW/in_reg<24>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.664ns (2.158ns logic, 8.506ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.629ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y30.A6      net (fanout=26)       1.675   hijacker1/SaData_0<1>
    SLICE_X13Y30.A       Tilo                  0.259   lut5197_198
                                                       lut5167_194
    SLICE_X12Y36.D3      net (fanout=1)        0.687   lut5167_194
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.629ns (2.157ns logic, 8.472ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.662ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_6
    SLICE_X15Y32.B2      net (fanout=1)        1.634   hijacker1/RoW/in_reg<6>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.662ns (1.981ns logic, 8.681ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_28 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.653ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_28 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<26>
                                                       hijacker1/RoW/in_reg_28
    SLICE_X15Y33.A4      net (fanout=2)        1.501   hijacker1/RoW/in_reg<28>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.A2      net (fanout=2)        0.814   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Topad                 0.550   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<4>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.653ns (2.231ns logic, 8.422ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.636ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.CQ      Tcko                  0.408   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X8Y46.B2       net (fanout=3)        1.050   hijacker1/pixY<2>
    SLICE_X8Y46.DMUX     Topbd                 0.534   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lut<1>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X11Y45.B3      net (fanout=1)        0.513   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X11Y45.B       Tilo                  0.259   lut5225_128
                                                       lut5225_128
    SLICE_X9Y45.A4       net (fanout=8)        0.485   lut5225_128
    SLICE_X9Y45.A        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D4       net (fanout=1)        1.458   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.636ns (2.543ns logic, 8.093ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y33.A5      net (fanout=26)       1.883   hijacker1/SaData_0<1>
    SLICE_X15Y33.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<5>
                                                       hijacker1/Mmux__n04263_A51
    SLICE_X12Y37.AX      net (fanout=2)        0.639   hijacker1/Mmux__n04263_rs_A<5>
    SLICE_X12Y37.DMUX    Taxd                  0.369   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (1.994ns logic, 8.629ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_38 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.639ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.507 - 0.500)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_38 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.CMUX    Tshcko                0.488   hijacker1/RoW/in_reg<37>
                                                       hijacker1/RoW/in_reg_38
    SLICE_X17Y30.A1      net (fanout=1)        1.457   hijacker1/RoW/in_reg<38>
    SLICE_X17Y30.A       Tilo                  0.259   lut5212_200
                                                       lut5212_200
    SLICE_X12Y37.C3      net (fanout=1)        0.942   lut5212_200
    SLICE_X12Y37.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_lut<6>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.639ns (2.133ns logic, 8.506ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.633ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_0
    SLICE_X13Y32.A2      net (fanout=1)        1.604   hijacker1/RoW/in_reg<0>
    SLICE_X13Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<9>
                                                       hijacker1/Mmux__n04263_A91
    SLICE_X12Y36.AX      net (fanout=2)        0.741   hijacker1/Mmux__n04263_rs_A<9>
    SLICE_X12Y36.COUT    Taxcy                 0.225   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.633ns (2.178ns logic, 8.455ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Pc1/Y_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Pc1/Y_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.CQ      Tcko                  0.408   hijacker1/pixY<3>
                                                       hijacker1/Pc1/Y_2
    SLICE_X8Y46.B2       net (fanout=3)        1.050   hijacker1/pixY<2>
    SLICE_X8Y46.DMUX     Topbd                 0.500   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_lutdi1
                                                       hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X11Y45.B3      net (fanout=1)        0.513   hijacker1/Mcompar_pixY[10]_pixX[10]_LessThan_58_o_cy<3>
    SLICE_X11Y45.B       Tilo                  0.259   lut5225_128
                                                       lut5225_128
    SLICE_X9Y45.A4       net (fanout=8)        0.485   lut5225_128
    SLICE_X9Y45.A        Tilo                  0.259   lut5255_146
                                                       lut5255_146
    SLICE_X1Y48.D4       net (fanout=1)        1.458   lut5255_146
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.602ns (2.509ns logic, 8.093ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.623ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AMUX    Tshcko                0.488   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_3
    SLICE_X12Y32.D1      net (fanout=1)        1.810   hijacker1/RoW/in_reg<3>
    SLICE_X12Y32.D       Tilo                  0.205   hijacker1/Mmux__n04263_rs_A<6>
                                                       hijacker1/Mmux__n04263_A61
    SLICE_X12Y36.D6      net (fanout=2)        0.503   hijacker1/Mmux__n04263_rs_A<6>
    SLICE_X12Y36.COUT    Topcyd                0.260   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (2.200ns logic, 8.423ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.623ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.507 - 0.497)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.CQ      Tcko                  0.447   hijacker1/RoW/in_reg<13>
                                                       hijacker1/RoW/in_reg_9
    SLICE_X13Y29.B3      net (fanout=2)        1.099   hijacker1/RoW/in_reg<9>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.DMUX    Tbxd                  0.310   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (2.099ns logic, 8.524ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X15Y32.B6      net (fanout=26)       1.653   hijacker1/SaData_0<1>
    SLICE_X15Y32.B       Tilo                  0.259   lut5221_203
                                                       hijacker1/Mmux__n04263_A31
    SLICE_X12Y37.CX      net (fanout=2)        0.940   hijacker1/Mmux__n04263_rs_A<3>
    SLICE_X12Y37.DMUX    Tcxd                  0.259   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.584ns (1.884ns logic, 8.700ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.583ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.507 - 0.533)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.BQ      Tcko                  0.391   hijacker1/SaData_0<3>
                                                       hijacker1/SaData_0_1
    SLICE_X13Y29.B6      net (fanout=26)       1.458   hijacker1/SaData_0<1>
    SLICE_X13Y29.B       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<8>
                                                       hijacker1/Mmux__n04263_A81
    SLICE_X12Y36.BX      net (fanout=2)        0.961   hijacker1/Mmux__n04263_rs_A<8>
    SLICE_X12Y36.COUT    Tbxcy                 0.157   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X12Y37.DMUX    Tcind                 0.272   hijacker1/Mmux__n04263_split<2>
                                                       hijacker1/Mmux__n04263_rs_xor<7>
    SLICE_X0Y48.B5       net (fanout=1)        1.613   hijacker1/Mmux__n04263_split<2>
    SLICE_X0Y48.B        Tilo                  0.205   Inst_FBCtl/p2_wr_data_6
                                                       lut5227_130
    SLICE_X1Y76.A5       net (fanout=8)        2.370   lut5227_130
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (2.054ns logic, 8.529ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.610ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.507 - 0.499)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DQ      Tcko                  0.447   hijacker1/RoW/in_reg<2>
                                                       hijacker1/RoW/in_reg_2
    SLICE_X11Y32.A4      net (fanout=1)        1.414   hijacker1/RoW/in_reg<2>
    SLICE_X11Y32.A       Tilo                  0.259   hijacker1/Mmux__n04263_rs_A<7>
                                                       hijacker1/Mmux__n04263_A71
    SLICE_X12Y36.C6      net (fanout=2)        0.532   hijacker1/Mmux__n04263_rs_A<7>
    SLICE_X12Y36.DMUX    Topcd                 0.411   hijacker1/Mmux__n04263_rs_cy<3>
                                                       hijacker1/Mmux__n04263_rs_lut<2>
                                                       hijacker1/Mmux__n04263_rs_cy<3>
    SLICE_X1Y48.D2       net (fanout=1)        1.877   hijacker1/Mmux__n04263_split<6>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_14
                                                       lut5256_147
    SLICE_X1Y76.A3       net (fanout=3)        2.463   lut5256_147
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_10
                                                       lut5265_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        2.124   ][71469_157
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.610ns (2.200ns logic, 8.410ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X2Y38.DIADI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_336 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_336 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.198   hijacker1/OM1/win1/Window<338>
                                                       hijacker1/OM1/win1/Window_336
    RAMB8_X2Y38.DIADI15  net (fanout=2)        0.131   hijacker1/OM1/win1/Window<336>
    RAMB8_X2Y38.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_55 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.076 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_55 to hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.198   hijacker1/OM1/win1/Window<58>
                                                       hijacker1/OM1/win1/Window_55
    RAMB8_X0Y22.DIADI5   net (fanout=2)        0.156   hijacker1/OM1/win1/Window<55>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_56 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.076 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_56 to hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.BQ       Tcko                  0.198   hijacker1/OM1/win1/Window<58>
                                                       hijacker1/OM1/win1/Window_56
    RAMB8_X0Y22.DIADI6   net (fanout=2)        0.156   hijacker1/OM1/win1/Window<56>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y19.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y24.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y28.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y33.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y37.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y40.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y41.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y34.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y31.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y27.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y22.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y36.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y42.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_36/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_37/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_35/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_39/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_33/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_38/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_32/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_34/CLK
  Location pin: SLICE_X10Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_22/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_16/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_20/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_19/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_21/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_17/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_23/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<18>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_18/CLK
  Location pin: SLICE_X14Y31.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_11/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_10/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_12/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_8/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_14/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_9/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_15/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/RoW/in_reg<13>/CLK
  Logical resource: hijacker1/RoW/Mshreg_in_reg_13/CLK
  Location pin: SLICE_X14Y37.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12135 paths analyzed, 1273 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.029ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (SLICE_X6Y114.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.940ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X12Y100.C1     net (fanout=45)       1.883   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.940ns (1.555ns logic, 6.385ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X12Y100.C4     net (fanout=48)       1.836   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (1.555ns logic, 6.338ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X12Y100.C2     net (fanout=52)       1.798   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (1.555ns logic, 6.300ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X12Y100.C6     net (fanout=47)       1.569   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (1.555ns logic, 6.071ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X12Y100.C3     net (fanout=48)       1.549   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.550ns (1.499ns logic, 6.051ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y112.B3     net (fanout=48)       1.416   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (1.499ns logic, 6.001ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.483ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y112.B1     net (fanout=45)       1.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.483ns (1.555ns logic, 5.928ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.462ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y112.B5     net (fanout=47)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.462ns (1.499ns logic, 5.963ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y112.B2     net (fanout=48)       1.285   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (1.555ns logic, 5.870ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.412ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X12Y100.C5     net (fanout=47)       1.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (1.499ns logic, 5.913ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y112.B4     net (fanout=52)       0.997   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (1.555ns logic, 5.582ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.C4      net (fanout=45)       1.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.609ns logic, 4.588ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.127ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.B2      net (fanout=45)       1.007   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (1.609ns logic, 4.518ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.B3      net (fanout=52)       0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (1.609ns logic, 4.395ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.903ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.C5      net (fanout=52)       0.737   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.903ns (1.609ns logic, 4.294ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.861ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y103.B3     net (fanout=48)       2.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.350ns logic, 4.511ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X13Y103.D2     net (fanout=3)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X13Y103.D      Tilo                  0.259   lut11610_5252
                                                       lut11610_5252
    SLICE_X8Y108.A5      net (fanout=1)        0.818   lut11610_5252
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (1.812ns logic, 3.970ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y102.B1     net (fanout=52)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (1.350ns logic, 4.443ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.768ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X13Y103.D4     net (fanout=8)        1.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X13Y103.D      Tilo                  0.259   lut11610_5252
                                                       lut11610_5252
    SLICE_X8Y108.A5      net (fanout=1)        0.818   lut11610_5252
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (1.868ns logic, 3.900ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.762ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.C2      net (fanout=48)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (1.553ns logic, 4.209ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.768ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.B5      net (fanout=48)       0.648   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (1.609ns logic, 4.159ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.738ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.C6      net (fanout=48)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (1.609ns logic, 4.129ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y102.B2     net (fanout=45)       0.749   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (1.350ns logic, 4.384ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.723ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y102.B4     net (fanout=47)       0.738   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.723ns (1.350ns logic, 4.373ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.B1      net (fanout=47)       0.624   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (1.553ns logic, 4.135ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y102.B3     net (fanout=47)       0.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (1.294ns logic, 4.386ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y102.B6     net (fanout=48)       0.710   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (1.294ns logic, 4.345ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.C3      net (fanout=47)       0.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.553ns logic, 4.051ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y103.B2     net (fanout=45)       1.873   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.350ns logic, 4.191ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.504ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X8Y108.B4      net (fanout=5)        0.916   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (1.814ns logic, 3.690ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y99.B4      net (fanout=47)       0.382   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (1.609ns logic, 3.893ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y103.B4     net (fanout=47)       1.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (1.350ns logic, 4.121ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y103.B1     net (fanout=52)       1.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (1.350ns logic, 4.121ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y102.B5     net (fanout=48)       0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.424ns (1.350ns logic, 4.074ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.B6      net (fanout=48)       0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (1.553ns logic, 3.854ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X8Y108.B2      net (fanout=3)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (1.758ns logic, 3.560ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y103.B6     net (fanout=47)       1.701   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.294ns logic, 4.019ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X8Y108.B5      net (fanout=8)        0.671   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.814ns logic, 3.445ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y103.B5     net (fanout=48)       1.624   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.294ns logic, 3.942ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y108.B3      net (fanout=2)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.758ns logic, 3.465ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.494 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y113.C3      net (fanout=9)        3.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (1.144ns logic, 3.898ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X8Y108.B4      net (fanout=5)        0.916   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X8Y108.BMUX    Tilo                  0.251   lut11607_5249
                                                       lut11609_5251
    SLICE_X8Y108.A3      net (fanout=1)        0.326   lut11609_5251
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (1.860ns logic, 3.131ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X8Y110.A3      net (fanout=2)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.828ns logic, 3.058ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X8Y110.A1      net (fanout=2)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.758ns logic, 3.042ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X8Y110.A4      net (fanout=5)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.814ns logic, 2.915ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y108.B3      net (fanout=2)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y108.BMUX    Tilo                  0.251   lut11607_5249
                                                       lut11609_5251
    SLICE_X8Y108.A3      net (fanout=1)        0.326   lut11609_5251
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (1.804ns logic, 2.906ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X8Y110.A5      net (fanout=5)        0.433   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.814ns logic, 2.852ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X8Y110.A2      net (fanout=2)        0.407   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.828ns logic, 2.826ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X8Y110.A6      net (fanout=5)        0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (1.814ns logic, 2.794ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X8Y108.A1      net (fanout=5)        1.062   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (1.609ns logic, 2.951ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X8Y108.A6      net (fanout=2)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.623ns logic, 2.340ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X7Y113.D3      net (fanout=8)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.404ns logic, 1.708ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X7Y113.D4      net (fanout=4)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.348ns logic, 1.748ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X6Y115.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X12Y100.C1     net (fanout=45)       1.883   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.933ns (1.555ns logic, 6.378ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.492 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X12Y100.C4     net (fanout=48)       1.836   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (1.555ns logic, 6.331ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X12Y100.C2     net (fanout=52)       1.798   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (1.555ns logic, 6.293ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.492 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X12Y100.C6     net (fanout=47)       1.569   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (1.555ns logic, 6.064ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X12Y100.C3     net (fanout=48)       1.549   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (1.499ns logic, 6.044ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y112.B3     net (fanout=48)       1.416   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (1.499ns logic, 5.994ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y112.B1     net (fanout=45)       1.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (1.555ns logic, 5.921ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.455ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y112.B5     net (fanout=47)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.455ns (1.499ns logic, 5.956ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.492 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y112.B2     net (fanout=48)       1.285   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (1.555ns logic, 5.863ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X12Y100.C5     net (fanout=47)       1.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (1.499ns logic, 5.906ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y112.B4     net (fanout=52)       0.997   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (1.555ns logic, 5.575ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.C4      net (fanout=45)       1.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (1.609ns logic, 4.581ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.B2      net (fanout=45)       1.007   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.609ns logic, 4.511ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.B3      net (fanout=52)       0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.609ns logic, 4.388ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.C5      net (fanout=52)       0.737   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (1.609ns logic, 4.287ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.492 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y103.B3     net (fanout=48)       2.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.350ns logic, 4.504ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X13Y103.D2     net (fanout=3)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X13Y103.D      Tilo                  0.259   lut11610_5252
                                                       lut11610_5252
    SLICE_X8Y108.A5      net (fanout=1)        0.818   lut11610_5252
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (1.812ns logic, 3.963ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.786ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y102.B1     net (fanout=52)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (1.350ns logic, 4.436ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X13Y103.D4     net (fanout=8)        1.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X13Y103.D      Tilo                  0.259   lut11610_5252
                                                       lut11610_5252
    SLICE_X8Y108.A5      net (fanout=1)        0.818   lut11610_5252
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.868ns logic, 3.893ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.C2      net (fanout=48)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (1.553ns logic, 4.202ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.492 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.B5      net (fanout=48)       0.648   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.609ns logic, 4.152ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.492 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.C6      net (fanout=48)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.731ns (1.609ns logic, 4.122ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y102.B2     net (fanout=45)       0.749   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (1.350ns logic, 4.377ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.492 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y102.B4     net (fanout=47)       0.738   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (1.350ns logic, 4.366ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.B1      net (fanout=47)       0.624   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.553ns logic, 4.128ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y102.B3     net (fanout=47)       0.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.294ns logic, 4.379ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y102.B6     net (fanout=48)       0.710   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.294ns logic, 4.338ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.C3      net (fanout=47)       0.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.553ns logic, 4.044ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y103.B2     net (fanout=45)       1.873   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (1.350ns logic, 4.184ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X8Y108.B4      net (fanout=5)        0.916   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.814ns logic, 3.683ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.495ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.492 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y99.B4      net (fanout=47)       0.382   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (1.609ns logic, 3.886ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.492 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y103.B4     net (fanout=47)       1.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.350ns logic, 4.114ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.492 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y103.B1     net (fanout=52)       1.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.350ns logic, 4.114ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.492 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y102.B5     net (fanout=48)       0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.350ns logic, 4.067ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.B6      net (fanout=48)       0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (1.553ns logic, 3.847ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.311ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X8Y108.B2      net (fanout=3)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.311ns (1.758ns logic, 3.553ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y103.B6     net (fanout=47)       1.701   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (1.294ns logic, 4.012ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.252ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X8Y108.B5      net (fanout=8)        0.671   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (1.814ns logic, 3.438ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.492 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y103.B5     net (fanout=48)       1.624   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.294ns logic, 3.935ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.216ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y108.B3      net (fanout=2)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (1.758ns logic, 3.458ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.492 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y113.C3      net (fanout=9)        3.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.144ns logic, 3.891ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X8Y108.B4      net (fanout=5)        0.916   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X8Y108.BMUX    Tilo                  0.251   lut11607_5249
                                                       lut11609_5251
    SLICE_X8Y108.A3      net (fanout=1)        0.326   lut11609_5251
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (1.860ns logic, 3.124ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X8Y110.A3      net (fanout=2)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.828ns logic, 3.051ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X8Y110.A1      net (fanout=2)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.758ns logic, 3.035ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X8Y110.A4      net (fanout=5)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.814ns logic, 2.908ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y108.B3      net (fanout=2)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y108.BMUX    Tilo                  0.251   lut11607_5249
                                                       lut11609_5251
    SLICE_X8Y108.A3      net (fanout=1)        0.326   lut11609_5251
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.804ns logic, 2.899ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X8Y110.A5      net (fanout=5)        0.433   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (1.814ns logic, 2.845ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X8Y110.A2      net (fanout=2)        0.407   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.828ns logic, 2.819ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X8Y110.A6      net (fanout=5)        0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.814ns logic, 2.787ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X8Y108.A1      net (fanout=5)        1.062   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.609ns logic, 2.944ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X8Y108.A6      net (fanout=2)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.623ns logic, 2.333ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X7Y113.D3      net (fanout=8)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (1.404ns logic, 1.701ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X7Y113.D4      net (fanout=4)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y115.CE      net (fanout=2)        0.446   lut11613_5255
    SLICE_X6Y115.CLK     Tceck                 0.331   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.348ns logic, 1.741ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (SLICE_X6Y114.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X12Y100.C1     net (fanout=45)       1.883   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (1.519ns logic, 6.385ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X12Y100.C4     net (fanout=48)       1.836   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (1.519ns logic, 6.338ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X12Y100.C2     net (fanout=52)       1.798   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (1.519ns logic, 6.300ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X12Y100.C6     net (fanout=47)       1.569   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (1.519ns logic, 6.071ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.514ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X12Y100.C3     net (fanout=48)       1.549   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (1.463ns logic, 6.051ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.464ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y112.B3     net (fanout=48)       1.416   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (1.463ns logic, 6.001ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.447ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y112.B1     net (fanout=45)       1.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (1.519ns logic, 5.928ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y112.B5     net (fanout=47)       1.378   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (1.463ns logic, 5.963ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y112.B2     net (fanout=48)       1.285   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (1.519ns logic, 5.870ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X12Y100.C5     net (fanout=47)       1.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X12Y100.C      Tilo                  0.205   lut12457_5424
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X23Y99.D4      net (fanout=40)       1.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (1.463ns logic, 5.913ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.101ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y112.B4     net (fanout=52)       0.997   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y112.B      Tilo                  0.205   lut11604_3412
                                                       lut11604_3412
    SLICE_X23Y99.D1      net (fanout=25)       1.531   lut11604_3412
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (1.519ns logic, 5.582ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.161ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.C4      net (fanout=45)       1.031   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (1.573ns logic, 4.588ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.B2      net (fanout=45)       1.007   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.573ns logic, 4.518ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.968ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.B3      net (fanout=52)       0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (1.573ns logic, 4.395ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.C5      net (fanout=52)       0.737   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (1.573ns logic, 4.294ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y103.B3     net (fanout=48)       2.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.314ns logic, 4.511ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X13Y103.D2     net (fanout=3)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X13Y103.D      Tilo                  0.259   lut11610_5252
                                                       lut11610_5252
    SLICE_X8Y108.A5      net (fanout=1)        0.818   lut11610_5252
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.776ns logic, 3.970ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y102.B1     net (fanout=52)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.314ns logic, 4.443ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.732ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X13Y103.D4     net (fanout=8)        1.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X13Y103.D      Tilo                  0.259   lut11610_5252
                                                       lut11610_5252
    SLICE_X8Y108.A5      net (fanout=1)        0.818   lut11610_5252
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (1.832ns logic, 3.900ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.C2      net (fanout=48)       0.652   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (1.517ns logic, 4.209ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.B5      net (fanout=48)       0.648   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (1.573ns logic, 4.159ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.C6      net (fanout=48)       0.572   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (1.573ns logic, 4.129ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.698ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y102.B2     net (fanout=45)       0.749   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (1.314ns logic, 4.384ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y102.B4     net (fanout=47)       0.738   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.314ns logic, 4.373ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.652ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.B1      net (fanout=47)       0.624   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (1.517ns logic, 4.135ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y102.B3     net (fanout=47)       0.751   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (1.258ns logic, 4.386ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y102.B6     net (fanout=48)       0.710   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.258ns logic, 4.345ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.C3      net (fanout=47)       0.494   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X23Y99.C       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X23Y99.D3      net (fanout=36)       0.503   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.517ns logic, 4.051ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y103.B2     net (fanout=45)       1.873   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (1.314ns logic, 4.191ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X8Y108.B4      net (fanout=5)        0.916   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (1.778ns logic, 3.690ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y99.B4      net (fanout=47)       0.382   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (1.573ns logic, 3.893ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.494 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y103.B4     net (fanout=47)       1.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (1.314ns logic, 4.121ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.494 - 0.481)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.CQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y103.B1     net (fanout=52)       1.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (1.314ns logic, 4.121ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.494 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.BQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y102.B5     net (fanout=48)       0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y102.B      Tilo                  0.259   lut11606_3374
                                                       lut11606_3374
    SLICE_X7Y113.C5      net (fanout=27)       3.182   lut11606_3374
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (1.314ns logic, 4.074ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.B6      net (fanout=48)       0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X23Y99.B       Tilo                  0.259   lut11605_5248
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X23Y99.D2      net (fanout=33)       0.457   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X23Y99.D       Tilo                  0.259   lut11605_5248
                                                       lut11605_5248
    SLICE_X7Y113.C4      net (fanout=3)        2.601   lut11605_5248
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.517ns logic, 3.854ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.282ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X8Y108.B2      net (fanout=3)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (1.722ns logic, 3.560ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y103.B6     net (fanout=47)       1.701   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.258ns logic, 4.019ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X8Y108.B5      net (fanout=8)        0.671   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.778ns logic, 3.445ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.494 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y103.B5     net (fanout=48)       1.624   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X13Y103.B      Tilo                  0.259   lut11610_5252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X7Y113.C2      net (fanout=66)       1.865   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.258ns logic, 3.942ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y108.B3      net (fanout=2)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y108.B       Tilo                  0.205   lut11607_5249
                                                       lut11607_5249
    SLICE_X8Y108.A2      net (fanout=2)        0.885   lut11607_5249
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (1.722ns logic, 3.465ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.006ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.494 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y113.C3      net (fanout=9)        3.445   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      5.006ns (1.108ns logic, 3.898ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X8Y108.B4      net (fanout=5)        0.916   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X8Y108.BMUX    Tilo                  0.251   lut11607_5249
                                                       lut11609_5251
    SLICE_X8Y108.A3      net (fanout=1)        0.326   lut11609_5251
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (1.824ns logic, 3.131ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X8Y110.A3      net (fanout=2)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.792ns logic, 3.058ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X8Y110.A1      net (fanout=2)        0.623   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (1.722ns logic, 3.042ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X8Y110.A4      net (fanout=5)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.778ns logic, 2.915ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X8Y108.B3      net (fanout=2)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X8Y108.BMUX    Tilo                  0.251   lut11607_5249
                                                       lut11609_5251
    SLICE_X8Y108.A3      net (fanout=1)        0.326   lut11609_5251
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.768ns logic, 2.906ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X8Y110.A5      net (fanout=5)        0.433   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (1.778ns logic, 2.852ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X8Y110.A2      net (fanout=2)        0.407   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.792ns logic, 2.826ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X8Y110.A6      net (fanout=5)        0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X8Y110.A       Tilo                  0.205   lut11608_5250
                                                       lut11608_5250
    SLICE_X8Y108.A4      net (fanout=1)        0.530   lut11608_5250
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.778ns logic, 2.794ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X8Y108.A1      net (fanout=5)        1.062   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.573ns logic, 2.951ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X8Y108.A6      net (fanout=2)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X8Y108.A       Tilo                  0.205   lut11607_5249
                                                       lut11611_5253
    SLICE_X7Y113.D5      net (fanout=2)        0.832   lut11611_5253
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.587ns logic, 2.340ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y111.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X7Y113.D3      net (fanout=8)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (1.368ns logic, 1.708ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.494 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X7Y113.D4      net (fanout=4)        0.691   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X7Y113.DMUX    Tilo                  0.313   lut11612_5254
                                                       lut11612_5254
    SLICE_X7Y113.C1      net (fanout=3)        0.604   lut11612_5254
    SLICE_X7Y113.CMUX    Tilo                  0.313   lut11612_5254
                                                       lut11613_5255
    SLICE_X6Y114.CE      net (fanout=2)        0.453   lut11613_5255
    SLICE_X6Y114.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (1.312ns logic, 1.748ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (SLICE_X26Y87.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.234   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    SLICE_X26Y87.C5      net (fanout=4)        0.067   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
    SLICE_X26Y87.CLK     Tah         (-Th)    -0.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       lut12869_5540
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.365ns logic, 0.067ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (SLICE_X53Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y103.AQ     Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X53Y103.A6     net (fanout=3)        0.021   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X53Y103.CLK    Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       lut11027_5121
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (SLICE_X11Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y94.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2
    SLICE_X11Y94.B5      net (fanout=4)        0.085   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<2>
    SLICE_X11Y94.CLK     Tah         (-Th)    -0.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>
                                                       lut12261_5353
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.353ns logic, 0.085ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_broadcast/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST/CK
  Location pin: SLICE_X4Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CK
  Location pin: SLICE_X4Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7/CK
  Location pin: SLICE_X8Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CK
  Location pin: SLICE_X12Y65.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CK
  Location pin: SLICE_X12Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC/CK
  Location pin: SLICE_X12Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CK
  Location pin: SLICE_X16Y66.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD/CK
  Location pin: SLICE_X16Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CK
  Location pin: SLICE_X16Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4/CK
  Location pin: SLICE_X16Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CK
  Location pin: SLICE_X24Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CK
  Location pin: SLICE_X24Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CK
  Location pin: SLICE_X24Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/CK
  Location pin: SLICE_X24Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X24Y115.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CK
  Location pin: SLICE_X24Y117.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CK
  Location pin: SLICE_X24Y117.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_add/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0/CK
  Location pin: SLICE_X28Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X32Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4/CK
  Location pin: SLICE_X32Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5/CK
  Location pin: SLICE_X32Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6/CK
  Location pin: SLICE_X32Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7/CK
  Location pin: SLICE_X36Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3/CK
  Location pin: SLICE_X36Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1/CK
  Location pin: SLICE_X36Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_0/CK
  Location pin: SLICE_X36Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4/CK
  Location pin: SLICE_X46Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CK
  Location pin: SLICE_X46Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CK
  Location pin: SLICE_X46Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2/CK
  Location pin: SLICE_X50Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1/CK
  Location pin: SLICE_X50Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0/CK
  Location pin: SLICE_X50Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd7/CK
  Location pin: SLICE_X54Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X26Y89.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X26Y89.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X26Y89.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X26Y89.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X26Y90.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X26Y90.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X26Y90.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X26Y90.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X26Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X26Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X26Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X26Y91.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X26Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X26Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X26Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X26Y92.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/SR
  Location pin: SLICE_X26Y87.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/SR
  Location pin: SLICE_X26Y87.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7/SR
  Location pin: SLICE_X26Y87.SR
  Clock network: ][71279_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: lut10698_4964/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/SR
  Location pin: SLICE_X38Y94.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CK
  Location pin: SLICE_X6Y115.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CK
  Location pin: SLICE_X6Y115.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CK
  Location pin: SLICE_X6Y115.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CK
  Location pin: SLICE_X6Y115.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CK
  Location pin: SLICE_X6Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CK
  Location pin: SLICE_X6Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CK
  Location pin: SLICE_X6Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X26Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X26Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X26Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X26Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X26Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X26Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X26Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X26Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X26Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X6Y117.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X6Y117.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X6Y117.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6243 paths analyzed, 1475 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.068ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/intRst (SLICE_X42Y31.DX), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_15 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.480ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_15 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_15
    SLICE_X38Y94.D2      net (fanout=4)        3.655   Inst_camctlB/rstCnt<15>
    SLICE_X38Y94.D       Tilo                  0.203   lut10698_4964
                                                       lut10698_4964
    SLICE_X53Y53.A6      net (fanout=1)        3.542   lut10698_4964
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                     11.480ns (1.563ns logic, 9.917ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_19 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_19 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_19
    SLICE_X38Y94.D5      net (fanout=4)        3.467   Inst_camctlB/rstCnt<19>
    SLICE_X38Y94.D       Tilo                  0.203   lut10698_4964
                                                       lut10698_4964
    SLICE_X53Y53.A6      net (fanout=1)        3.542   lut10698_4964
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                     11.292ns (1.563ns logic, 9.729ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_0 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_0 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_0
    SLICE_X51Y53.B2      net (fanout=2)        0.957   Inst_camctlB/rstCnt<0>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.712ns (1.878ns logic, 4.834ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_17 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.536ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_17 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_17
    SLICE_X51Y53.B4      net (fanout=3)        0.781   Inst_camctlB/rstCnt<17>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (1.878ns logic, 4.658ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_11 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.472ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.461 - 0.499)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_11 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_11
    SLICE_X51Y53.B3      net (fanout=3)        0.717   Inst_camctlB/rstCnt<11>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.472ns (1.878ns logic, 4.594ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_3 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_3 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_3
    SLICE_X51Y53.B1      net (fanout=3)        0.675   Inst_camctlB/rstCnt<3>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.878ns logic, 4.552ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_16 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_16 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_16
    SLICE_X51Y53.B5      net (fanout=3)        0.641   Inst_camctlB/rstCnt<16>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.878ns logic, 4.518ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_1 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_1 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_1
    SLICE_X51Y53.B6      net (fanout=3)        0.577   Inst_camctlB/rstCnt<1>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (1.878ns logic, 4.454ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/intRst (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/intRst to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y31.DQ      Tcko                  0.408   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    SLICE_X53Y51.C3      net (fanout=15)       3.421   Inst_camctlB/intRst
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (0.803ns logic, 5.496ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_20 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.461 - 0.499)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_20 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.AQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_20
    SLICE_X53Y53.B1      net (fanout=4)        1.056   Inst_camctlB/rstCnt<20>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.619ns logic, 4.216ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_2 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.461 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_2 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_2
    SLICE_X53Y53.B2      net (fanout=4)        0.851   Inst_camctlB/rstCnt<2>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.619ns logic, 4.011ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_8 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.461 - 0.499)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_8 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_8
    SLICE_X53Y53.B5      net (fanout=4)        0.363   Inst_camctlB/rstCnt<8>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (1.619ns logic, 3.523ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_6 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_6 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_6
    SLICE_X53Y53.B4      net (fanout=5)        0.348   Inst_camctlB/rstCnt<6>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (1.619ns logic, 3.508ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X53Y53.B6      net (fanout=4)        0.328   Inst_camctlB/rstCnt<12>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (1.619ns logic, 3.488ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_18 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_18 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_18
    SLICE_X53Y53.A3      net (fanout=4)        0.710   Inst_camctlB/rstCnt<18>
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.360ns logic, 3.430ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_10 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.461 - 0.499)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_10 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_10
    SLICE_X53Y53.A2      net (fanout=6)        0.615   Inst_camctlB/rstCnt<10>
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.360ns logic, 3.335ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_4 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_4 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_4
    SLICE_X53Y53.A1      net (fanout=4)        0.609   Inst_camctlB/rstCnt<4>
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.360ns logic, 3.329ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_21 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.461 - 0.499)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_21 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.BQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_21
    SLICE_X53Y53.A5      net (fanout=4)        0.597   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.B6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (1.360ns logic, 3.317ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_7 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_7 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_7
    SLICE_X53Y51.B1      net (fanout=5)        0.872   Inst_camctlB/rstCnt<7>
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.101ns logic, 3.278ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_13 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_13 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_13
    SLICE_X53Y51.B5      net (fanout=6)        0.864   Inst_camctlB/rstCnt<13>
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (1.101ns logic, 3.270ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_14 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.461 - 0.497)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_14 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_14
    SLICE_X53Y51.B4      net (fanout=5)        0.864   Inst_camctlB/rstCnt<14>
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (1.101ns logic, 3.270ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_9 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.461 - 0.499)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_9 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_9
    SLICE_X53Y51.B2      net (fanout=5)        0.812   Inst_camctlB/rstCnt<9>
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (1.101ns logic, 3.218ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_LocalRst/RstQ_4 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_LocalRst/RstQ_4 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y53.BQ      Tcko                  0.408   Inst_camctlA/Inst_LocalRst/RstQ_3
                                                       Inst_camctlB/Inst_LocalRst/RstQ_4
    SLICE_X53Y51.C4      net (fanout=9)        1.411   Inst_camctlB/Inst_LocalRst/RstQ_4
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (0.803ns logic, 3.486ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_5 (FF)
  Destination:          Inst_camctlB/intRst (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_5 to Inst_camctlB/intRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_5
    SLICE_X53Y51.B3      net (fanout=5)        0.682   Inst_camctlB/rstCnt<5>
    SLICE_X53Y51.B       Tilo                  0.259   ][58763_4968
                                                       lut10700_4966
    SLICE_X53Y51.C5      net (fanout=1)        0.331   lut10700_4966
    SLICE_X53Y51.C       Tilo                  0.259   ][58763_4968
                                                       lut10701_4967
    SLICE_X42Y31.DX      net (fanout=1)        2.075   ][58763_4968
    SLICE_X42Y31.CLK     Tdick                 0.136   Inst_camctlB/intRst
                                                       Inst_camctlB/intRst
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.101ns logic, 3.088ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/VDDEN_O (SLICE_X53Y51.C1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_15 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.857ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_15 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_15
    SLICE_X38Y94.D2      net (fanout=4)        3.655   Inst_camctlB/rstCnt<15>
    SLICE_X38Y94.D       Tilo                  0.203   lut10698_4964
                                                       lut10698_4964
    SLICE_X53Y53.A6      net (fanout=1)        3.542   lut10698_4964
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      9.857ns (1.395ns logic, 8.462ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_19 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_19 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_19
    SLICE_X38Y94.D5      net (fanout=4)        3.467   Inst_camctlB/rstCnt<19>
    SLICE_X38Y94.D       Tilo                  0.203   lut10698_4964
                                                       lut10698_4964
    SLICE_X53Y53.A6      net (fanout=1)        3.542   lut10698_4964
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      9.669ns (1.395ns logic, 8.274ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_0 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.089ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_0 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_0
    SLICE_X51Y53.B2      net (fanout=2)        0.957   Inst_camctlB/rstCnt<0>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.710ns logic, 3.379ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_17 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_17 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_17
    SLICE_X51Y53.B4      net (fanout=3)        0.781   Inst_camctlB/rstCnt<17>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (1.710ns logic, 3.203ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_11 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.849ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_11 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_11
    SLICE_X51Y53.B3      net (fanout=3)        0.717   Inst_camctlB/rstCnt<11>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.710ns logic, 3.139ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_3 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.807ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_3 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_3
    SLICE_X51Y53.B1      net (fanout=3)        0.675   Inst_camctlB/rstCnt<3>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.710ns logic, 3.097ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_16 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_16 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_16
    SLICE_X51Y53.B5      net (fanout=3)        0.641   Inst_camctlB/rstCnt<16>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.710ns logic, 3.063ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_1 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_1 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_1
    SLICE_X51Y53.B6      net (fanout=3)        0.577   Inst_camctlB/rstCnt<1>
    SLICE_X51Y53.B       Tilo                  0.259   lut10696_4962
                                                       lut10696_4962
    SLICE_X53Y53.B3      net (fanout=2)        0.717   lut10696_4962
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (1.710ns logic, 2.999ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_20 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.212ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_20 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.AQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_20
    SLICE_X53Y53.B1      net (fanout=4)        1.056   Inst_camctlB/rstCnt<20>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.451ns logic, 2.761ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_2 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_2 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<3>
                                                       Inst_camctlB/rstCnt_2
    SLICE_X53Y53.B2      net (fanout=4)        0.851   Inst_camctlB/rstCnt<2>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (1.451ns logic, 2.556ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_8 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.519ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_8 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_8
    SLICE_X53Y53.B5      net (fanout=4)        0.363   Inst_camctlB/rstCnt<8>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.451ns logic, 2.068ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_6 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.504ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_6 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_6
    SLICE_X53Y53.B4      net (fanout=5)        0.348   Inst_camctlB/rstCnt<6>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.451ns logic, 2.053ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.484ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X53Y53.B6      net (fanout=4)        0.328   Inst_camctlB/rstCnt<12>
    SLICE_X53Y53.B       Tilo                  0.259   lut10697_4963
                                                       lut10697_4963
    SLICE_X53Y53.A4      net (fanout=1)        0.440   lut10697_4963
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.451ns logic, 2.033ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_18 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_18 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_18
    SLICE_X53Y53.A3      net (fanout=4)        0.710   Inst_camctlB/rstCnt<18>
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.192ns logic, 1.975ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_10 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_10 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_10
    SLICE_X53Y53.A2      net (fanout=6)        0.615   Inst_camctlB/rstCnt<10>
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (1.192ns logic, 1.880ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_4 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.066ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_4 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_4
    SLICE_X53Y53.A1      net (fanout=4)        0.609   Inst_camctlB/rstCnt<4>
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.192ns logic, 1.874ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_21 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_21 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.BQ      Tcko                  0.447   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
                                                       Inst_camctlB/rstCnt_21
    SLICE_X53Y53.A5      net (fanout=4)        0.597   Inst_camctlB/Mcompar_rstCnt[21]_PWR_182_o_LessThan_5_o_cy<4>_rt_1
    SLICE_X53Y53.A       Tilo                  0.259   lut10697_4963
                                                       lut10699_4965
    SLICE_X53Y51.A6      net (fanout=2)        0.314   lut10699_4965
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (1.192ns logic, 1.862ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_13 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_13 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_13
    SLICE_X53Y51.A1      net (fanout=6)        1.108   Inst_camctlB/rstCnt<13>
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.933ns logic, 2.059ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_7 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.773ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_7 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.DQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_7
    SLICE_X53Y51.A2      net (fanout=5)        0.889   Inst_camctlB/rstCnt<7>
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.933ns logic, 1.840ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_14 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.694ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_14 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.CQ      Tcko                  0.447   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_14
    SLICE_X53Y51.A4      net (fanout=5)        0.810   Inst_camctlB/rstCnt<14>
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.933ns logic, 1.761ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_9 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.151 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_9 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<11>
                                                       Inst_camctlB/rstCnt_9
    SLICE_X53Y51.A3      net (fanout=5)        0.665   Inst_camctlB/rstCnt<9>
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (0.933ns logic, 1.616ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_5 (FF)
  Destination:          Inst_camctlB/VDDEN_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_5 to Inst_camctlB/VDDEN_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.BQ      Tcko                  0.447   Inst_camctlB/rstCnt<7>
                                                       Inst_camctlB/rstCnt_5
    SLICE_X53Y51.A5      net (fanout=5)        0.403   Inst_camctlB/rstCnt<5>
    SLICE_X53Y51.A       Tilo                  0.259   ][58763_4968
                                                       lut10716_4977
    SLICE_X53Y51.C1      net (fanout=1)        0.951   lut10716_4977
    SLICE_X53Y51.CLK     Tas                   0.227   ][58763_4968
                                                       lut10717_4978
                                                       Inst_camctlB/VDDEN_O
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.933ns logic, 1.354ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_7 (SLICE_X53Y38.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.CQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    SLICE_X27Y23.A2      net (fanout=31)       4.140   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    SLICE_X27Y23.A       Tilo                  0.259   lut8681_4096
                                                       lut8681_4096
    SLICE_X45Y25.B1      net (fanout=1)        1.673   lut8681_4096
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      8.502ns (1.249ns logic, 7.253ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.AQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X27Y23.A4      net (fanout=33)       3.185   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X27Y23.A       Tilo                  0.259   lut8681_4096
                                                       lut8681_4096
    SLICE_X45Y25.B1      net (fanout=1)        1.673   lut8681_4096
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (1.266ns logic, 6.298ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X27Y23.A5      net (fanout=13)       3.167   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X27Y23.A       Tilo                  0.259   lut8681_4096
                                                       lut8681_4096
    SLICE_X45Y25.B1      net (fanout=1)        1.673   lut8681_4096
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (1.249ns logic, 6.280ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.024ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.CQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X27Y23.A1      net (fanout=33)       2.645   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X27Y23.A       Tilo                  0.259   lut8681_4096
                                                       lut8681_4096
    SLICE_X45Y25.B1      net (fanout=1)        1.673   lut8681_4096
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (1.266ns logic, 5.758ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_1 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AMUX    Tshcko                0.488   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_1
    SLICE_X27Y23.A3      net (fanout=12)       2.434   Inst_camctlA/Inst_TWICtl/subState<1>
    SLICE_X27Y23.A       Tilo                  0.259   lut8681_4096
                                                       lut8681_4096
    SLICE_X45Y25.B1      net (fanout=1)        1.673   lut8681_4096
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (1.346ns logic, 5.547ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_0 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_0
    SLICE_X27Y23.A6      net (fanout=12)       2.171   Inst_camctlA/Inst_TWICtl/subState<0>
    SLICE_X27Y23.A       Tilo                  0.259   lut8681_4096
                                                       lut8681_4096
    SLICE_X45Y25.B1      net (fanout=1)        1.673   lut8681_4096
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.589ns (1.305ns logic, 5.284ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.CQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    SLICE_X45Y25.B4      net (fanout=31)       2.606   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.990ns logic, 4.046ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.AQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X45Y25.B5      net (fanout=33)       2.406   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.007ns logic, 3.846ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.873ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_4 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.CQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_4
    SLICE_X54Y22.C2      net (fanout=3)        0.667   Inst_camctlA/Inst_TWICtl/sclCnt<4>
    SLICE_X54Y22.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut8469_3455
    SLICE_X45Y25.B2      net (fanout=10)       1.571   lut8469_3455
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (1.195ns logic, 3.678ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_3 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y22.DMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_3
    SLICE_X54Y22.C3      net (fanout=2)        0.509   Inst_camctlA/Inst_TWICtl/sclCnt<3>
    SLICE_X54Y22.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut8469_3455
    SLICE_X45Y25.B2      net (fanout=10)       1.571   lut8469_3455
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (1.265ns logic, 3.520ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.CQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X45Y25.B3      net (fanout=33)       2.244   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.007ns logic, 3.684ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.666ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_1 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_1
    SLICE_X54Y22.C1      net (fanout=4)        0.460   Inst_camctlA/Inst_TWICtl/sclCnt<1>
    SLICE_X54Y22.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut8469_3455
    SLICE_X45Y25.B2      net (fanout=10)       1.571   lut8469_3455
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.195ns logic, 3.471ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_2 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.BQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_2
    SLICE_X54Y22.C4      net (fanout=3)        0.358   Inst_camctlA/Inst_TWICtl/sclCnt<2>
    SLICE_X54Y22.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut8469_3455
    SLICE_X45Y25.B2      net (fanout=10)       1.571   lut8469_3455
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.195ns logic, 3.369ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_5 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y22.CQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_5
    SLICE_X54Y22.C6      net (fanout=3)        0.316   Inst_camctlA/Inst_TWICtl/sclCnt<5>
    SLICE_X54Y22.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut8469_3455
    SLICE_X45Y25.B2      net (fanout=10)       1.571   lut8469_3455
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.195ns logic, 3.327ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_0 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.AMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_0
    SLICE_X54Y22.C5      net (fanout=4)        0.214   Inst_camctlA/Inst_TWICtl/sclCnt<0>
    SLICE_X54Y22.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/ERR_O
                                                       lut8469_3455
    SLICE_X45Y25.B2      net (fanout=10)       1.571   lut8469_3455
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (1.265ns logic, 3.225ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/dataByte_7 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_1 to Inst_camctlA/Inst_TWICtl/dataByte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y22.AMUX    Tshcko                0.488   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_1
    SLICE_X45Y25.B6      net (fanout=12)       0.579   Inst_camctlA/Inst_TWICtl/subState<1>
    SLICE_X45Y25.B       Tilo                  0.259   lut8682_4097
                                                       lut8682_4097
    SLICE_X53Y38.CE      net (fanout=4)        1.440   lut8682_4097
    SLICE_X53Y38.CLK     Tceck                 0.340   Inst_camctlA/initFb<7>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_7
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.087ns logic, 2.019ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X38Y27.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.AQ      Tcko                  0.198   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X38Y27.AI      net (fanout=3)        0.031   Inst_camctlB/initFb<3>
    SLICE_X38Y27.CLK     Tdh         (-Th)     0.004   Inst_camctlB/_n0130<7>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.194ns logic, 0.031ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM14 (SLICE_X34Y29.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_5 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.042 - 0.037)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_5 to Inst_camctlB/Mram_CamInitRAM14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.BQ      Tcko                  0.198   Inst_camctlB/initFb<15>
                                                       Inst_camctlB/regData1_5
    SLICE_X34Y29.BI      net (fanout=1)        0.130   Inst_camctlB/initFb<13>
    SLICE_X34Y29.CLK     Tdh         (-Th)     0.000   Inst_camctlB/_n0130<20>
                                                       Inst_camctlB/Mram_CamInitRAM14
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.198ns logic, 0.130ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM6 (SLICE_X38Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_5 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_5 to Inst_camctlB/Mram_CamInitRAM6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AQ      Tcko                  0.198   Inst_camctlB/initFb<6>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_5
    SLICE_X38Y27.DX      net (fanout=3)        0.234   Inst_camctlB/initFb<5>
    SLICE_X38Y27.CLK     Tdh         (-Th)     0.081   Inst_camctlB/_n0130<7>
                                                       Inst_camctlB/Mram_CamInitRAM6
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.117ns logic, 0.234ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<28>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X34Y26.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X34Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X34Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X38Y27.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X52Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X52Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X56Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X56Y41.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_0/CK
  Location pin: SLICE_X40Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_1/CK
  Location pin: SLICE_X40Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_2/CK
  Location pin: SLICE_X40Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_3/CK
  Location pin: SLICE_X40Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_4/CK
  Location pin: SLICE_X40Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_5/CK
  Location pin: SLICE_X40Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_6/CK
  Location pin: SLICE_X40Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_7/CK
  Location pin: SLICE_X40Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_8/CK
  Location pin: SLICE_X40Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_9/CK
  Location pin: SLICE_X40Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_10/CK
  Location pin: SLICE_X40Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_11/CK
  Location pin: SLICE_X40Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<14>/CLK
  Logical resource: Inst_camctlA/waitCnt_12/CK
  Location pin: SLICE_X40Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<14>/CLK
  Logical resource: Inst_camctlA/waitCnt_13/CK
  Location pin: SLICE_X40Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<14>/CLK
  Logical resource: Inst_camctlA/waitCnt_14/CK
  Location pin: SLICE_X40Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/busState<1>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/busState_1/CK
  Location pin: SLICE_X32Y9.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/busState<0>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/busState_0/CK
  Location pin: SLICE_X36Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_2/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_0/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlB/initA<4>/SR
  Logical resource: Inst_camctlB/initA_0/SR
  Location pin: SLICE_X36Y29.SR
  Clock network: ][57232_3608
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_3/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_1/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlB/initA<4>/SR
  Logical resource: Inst_camctlB/initA_1/SR
  Location pin: SLICE_X36Y29.SR
  Clock network: ][57232_3608
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_4/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/ddSda/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/ddSda/CK
  Location pin: SLICE_X40Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/busState<1>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/busState_1/CK
  Location pin: SLICE_X40Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<11>/CLK
  Logical resource: Inst_camctlB/regData1_0/CK
  Location pin: SLICE_X40Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3160 paths analyzed, 713 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.010ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3EN), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VideoTimingCtl/vde (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          9.260ns
  Data Path Delay:      7.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.571 - 0.579)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VideoTimingCtl/vde to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y93.AQ      Tcko                  0.447   Inst_VideoTimingCtl/vde
                                                       Inst_VideoTimingCtl/vde
    SLICE_X7Y71.D3       net (fanout=3)        3.956   Inst_VideoTimingCtl/vde
    SLICE_X7Y71.D        Tilo                  0.259   lut4792_63
                                                       lut4792_63
    MCB_X0Y1.P3EN        net (fanout=1)        2.916   lut4792_63
    MCB_X0Y1.P3CLK       Tmcbdck_EN            0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (1.038ns logic, 6.872ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          9.260ns
  Data Path Delay:      5.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.571 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y71.DQ      Tcko                  0.408   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X7Y71.D2       net (fanout=10)       1.235   Inst_FBCtl/rd_data_sel
    SLICE_X7Y71.D        Tilo                  0.259   lut4792_63
                                                       lut4792_63
    MCB_X0Y1.P3EN        net (fanout=1)        2.916   lut4792_63
    MCB_X0Y1.P3CLK       Tmcbdck_EN            0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (0.999ns logic, 4.151ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X19Y56.B1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.659ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.496 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA19  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X19Y56.C3      net (fanout=1)        2.630   Inst_FBCtl/p3_rd_data<19>
    SLICE_X19Y56.CMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10563_4892
    SLICE_X19Y56.B1      net (fanout=2)        0.694   ][58700_4900
    SLICE_X19Y56.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10564_4893
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.335ns logic, 3.324ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.496 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA3   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X19Y56.C1      net (fanout=1)        2.560   Inst_FBCtl/p3_rd_data<3>
    SLICE_X19Y56.CMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10563_4892
    SLICE_X19Y56.B1      net (fanout=2)        0.694   ][58700_4900
    SLICE_X19Y56.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10564_4893
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.589ns (3.335ns logic, 3.254ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.588 - 0.618)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y71.DQ      Tcko                  0.408   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X19Y56.C4      net (fanout=10)       1.870   Inst_FBCtl/rd_data_sel
    SLICE_X19Y56.CMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10563_4892
    SLICE_X19Y56.B1      net (fanout=2)        0.694   ][58700_4900
    SLICE_X19Y56.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10564_4893
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.043ns logic, 2.564ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (SLICE_X22Y61.A3), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.533ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X20Y62.A3      net (fanout=3)        0.895   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (2.140ns logic, 4.393ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.444ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y62.A5      net (fanout=9)        0.806   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (2.140ns logic, 4.304ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.406ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y62.A6      net (fanout=14)       0.768   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (2.140ns logic, 4.266ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.277ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X20Y62.A3      net (fanout=3)        0.895   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (2.086ns logic, 4.191ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.233ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y62.A1      net (fanout=9)        0.651   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (2.084ns logic, 4.149ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y62.A2      net (fanout=14)       0.620   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (2.084ns logic, 4.118ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y62.A5      net (fanout=9)        0.806   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (2.086ns logic, 4.102ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y62.A6      net (fanout=14)       0.768   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (2.086ns logic, 4.064ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.027ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y62.A4      net (fanout=5)        0.445   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (2.084ns logic, 3.943ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.977ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y62.A1      net (fanout=9)        0.651   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (2.030ns logic, 3.947ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y62.A2      net (fanout=14)       0.620   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.946ns (2.030ns logic, 3.916ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y62.A4      net (fanout=5)        0.445   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y62.A       Tilo                  0.205   lut10387_3530
                                                       lut10387_3530
    SLICE_X25Y59.D1      net (fanout=1)        0.971   lut10387_3530
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (2.030ns logic, 3.741ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X25Y59.D4      net (fanout=6)        0.859   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (1.896ns logic, 3.386ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.250ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X25Y59.D2      net (fanout=8)        0.844   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (1.879ns logic, 3.371ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.208ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X25Y59.D3      net (fanout=3)        0.746   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.208ns (1.935ns logic, 3.273ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.026ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X25Y59.D4      net (fanout=6)        0.859   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.842ns logic, 3.184ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.029ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X25Y59.D5      net (fanout=8)        0.623   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X25Y59.C4      net (fanout=13)       0.321   lut10388_3531
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.879ns logic, 3.150ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X19Y56.A3      net (fanout=14)       1.140   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X19Y56.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X20Y60.B1      net (fanout=1)        0.860   lut10380_3525
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (1.566ns logic, 3.452ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.994ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X25Y59.D2      net (fanout=8)        0.844   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (1.825ns logic, 3.169ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.952ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X25Y59.D3      net (fanout=3)        0.746   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (1.881ns logic, 3.071ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X19Y56.A5      net (fanout=8)        1.048   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X19Y56.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X20Y60.B1      net (fanout=1)        0.860   lut10380_3525
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (1.566ns logic, 3.360ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.887ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X19Y56.A2      net (fanout=14)       0.953   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X19Y56.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X20Y60.B1      net (fanout=1)        0.860   lut10380_3525
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.622ns logic, 3.265ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.812ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X19Y56.A3      net (fanout=14)       1.140   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X19Y56.AMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X20Y60.B5      net (fanout=1)        0.600   lut10382_3526
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (1.620ns logic, 3.192ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X25Y59.D5      net (fanout=8)        0.623   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X25Y59.DMUX    Tilo                  0.313   lut10361_3491
                                                       lut10388_3531
    SLICE_X20Y60.A3      net (fanout=13)       0.755   lut10388_3531
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.825ns logic, 2.948ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X25Y59.C3      net (fanout=14)       0.914   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (1.622ns logic, 3.120ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X19Y56.A5      net (fanout=8)        1.048   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X19Y56.AMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X20Y60.B5      net (fanout=1)        0.600   lut10382_3526
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (1.620ns logic, 3.100ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X25Y59.C1      net (fanout=9)        0.885   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.622ns logic, 3.091ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.681ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X19Y56.A2      net (fanout=14)       0.953   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X19Y56.AMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X20Y60.B5      net (fanout=1)        0.600   lut10382_3526
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.676ns logic, 3.005ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X25Y59.D4      net (fanout=6)        0.859   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.758ns logic, 2.900ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X25Y59.C2      net (fanout=14)       0.888   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.566ns logic, 3.094ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.626ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X25Y59.D2      net (fanout=8)        0.844   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.741ns logic, 2.885ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.584ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X25Y59.D3      net (fanout=3)        0.746   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.797ns logic, 2.787ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.549ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X23Y60.B1      net (fanout=14)       0.836   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X23Y60.B       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X20Y60.B2      net (fanout=2)        0.639   lut10385_3528
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.622ns logic, 2.927ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X23Y60.B4      net (fanout=9)        0.741   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X23Y60.B       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X20Y60.B2      net (fanout=2)        0.639   lut10385_3528
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.622ns logic, 2.832ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X25Y59.C6      net (fanout=9)        0.684   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (1.566ns logic, 2.890ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.445ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X25Y59.D4      net (fanout=6)        0.859   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.445ns (1.763ns logic, 2.682ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.431ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.598 - 0.592)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y88.BMUX    Tshcko                0.455   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8
    SLICE_X20Y61.C3      net (fanout=13)       2.276   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<8>
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.346ns logic, 3.085ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.413ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X25Y59.D2      net (fanout=8)        0.844   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (1.746ns logic, 2.667ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.405ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X25Y59.D5      net (fanout=8)        0.623   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.741ns logic, 2.664ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.371ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    SLICE_X25Y59.D3      net (fanout=3)        0.746   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (1.802ns logic, 2.569ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.350ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X25Y59.C5      net (fanout=8)        0.578   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X25Y59.C       Tilo                  0.259   lut10361_3491
                                                       lut10389_3532
    SLICE_X20Y60.B3      net (fanout=1)        0.754   lut10389_3532
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (1.566ns logic, 2.784ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.331ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    SLICE_X19Y56.A1      net (fanout=15)       0.453   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d<2>
    SLICE_X19Y56.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10380_3525
    SLICE_X20Y60.B1      net (fanout=1)        0.860   lut10380_3525
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.566ns logic, 2.765ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.598 - 0.592)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y88.BMUX    Tshcko                0.455   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8
    SLICE_X20Y61.D4      net (fanout=13)       2.191   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<8>
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.341ns logic, 3.000ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X23Y60.B3      net (fanout=9)        0.657   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X23Y60.B       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X20Y60.B2      net (fanout=2)        0.639   lut10385_3528
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.566ns logic, 2.748ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X23Y60.B2      net (fanout=8)        0.639   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X23Y60.B       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X20Y60.B2      net (fanout=2)        0.639   lut10385_3528
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.566ns logic, 2.730ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.226ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X23Y60.B5      net (fanout=14)       0.569   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X23Y60.B       Tilo                  0.259   lut10385_3528
                                                       lut10385_3528
    SLICE_X20Y60.B2      net (fanout=2)        0.639   lut10385_3528
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.566ns logic, 2.660ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X25Y59.D5      net (fanout=8)        0.623   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X25Y59.D       Tilo                  0.259   lut10361_3491
                                                       lut10361_3491
    SLICE_X20Y61.B3      net (fanout=1)        0.776   lut10361_3491
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (1.746ns logic, 2.446ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.125ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    SLICE_X19Y56.A1      net (fanout=15)       0.453   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d<2>
    SLICE_X19Y56.AMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10382_3526
    SLICE_X20Y60.B5      net (fanout=1)        0.600   lut10382_3526
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.620ns logic, 2.505ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.105ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y61.A1      net (fanout=9)        0.691   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y60.B4      net (fanout=3)        0.450   lut10367_3496
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.512ns logic, 2.593ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.086ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y61.A2      net (fanout=14)       0.672   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y60.B4      net (fanout=3)        0.450   lut10367_3496
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.512ns logic, 2.574ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y61.A3      net (fanout=5)        0.664   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y60.B4      net (fanout=3)        0.450   lut10367_3496
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.512ns logic, 2.566ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.027ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y61.A5      net (fanout=14)       0.557   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y60.B4      net (fanout=3)        0.450   lut10367_3496
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.568ns logic, 2.459ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X21Y61.A2      net (fanout=14)       0.951   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.D2      net (fanout=3)        0.618   lut10365_3494
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.970ns (1.592ns logic, 2.378ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y60.A2      net (fanout=9)        0.775   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.568ns logic, 2.345ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X21Y61.A2      net (fanout=14)       0.951   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.C4      net (fanout=3)        0.519   lut10365_3494
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.597ns logic, 2.279ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y61.B1      net (fanout=9)        1.067   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (1.538ns logic, 2.332ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.821ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y61.A6      net (fanout=9)        0.351   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y60.B4      net (fanout=3)        0.450   lut10367_3496
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.568ns logic, 2.253ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.807ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X21Y61.D1      net (fanout=14)       0.976   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.C2      net (fanout=4)        0.425   lut10369_3497
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.597ns logic, 2.210ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.761ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X20Y60.A1      net (fanout=8)        0.679   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.512ns logic, 2.249ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y61.B2      net (fanout=14)       0.940   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (1.538ns logic, 2.205ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.598 - 0.592)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y88.BMUX    Tshcko                0.455   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8
    SLICE_X21Y61.C4      net (fanout=13)       2.257   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<8>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (1.003ns logic, 2.748ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.717ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y60.A4      net (fanout=9)        0.635   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.512ns logic, 2.205ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X20Y61.A4      net (fanout=6)        0.257   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y60.B4      net (fanout=3)        0.450   lut10367_3496
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.529ns logic, 2.159ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y61.B1      net (fanout=9)        1.067   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (1.543ns logic, 2.114ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.638ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X21Y61.A1      net (fanout=9)        0.675   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.D2      net (fanout=3)        0.618   lut10365_3494
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (1.536ns logic, 2.102ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y60.A6      net (fanout=14)       0.551   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.512ns logic, 2.121ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X21Y61.A1      net (fanout=9)        0.675   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.C4      net (fanout=3)        0.519   lut10365_3494
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.541ns logic, 2.003ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.530ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y61.B2      net (fanout=14)       0.940   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.543ns logic, 1.987ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y60.A5      net (fanout=14)       0.380   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y60.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       lut10391_3533
    SLICE_X20Y60.B6      net (fanout=1)        0.118   lut10391_3533
    SLICE_X20Y60.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CX      net (fanout=1)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>1
    SLICE_X20Y61.CMUX    Tcxc                  0.163   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.568ns logic, 1.950ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X21Y61.D1      net (fanout=14)       0.976   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.D6      net (fanout=4)        0.135   lut10369_3497
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (1.592ns logic, 1.920ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.490ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X21Y61.D2      net (fanout=9)        0.659   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.C2      net (fanout=4)        0.425   lut10369_3497
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.597ns logic, 1.893ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X21Y61.A3      net (fanout=8)        0.505   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.D2      net (fanout=3)        0.618   lut10365_3494
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.536ns logic, 1.932ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X21Y61.A5      net (fanout=9)        0.420   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.D2      net (fanout=3)        0.618   lut10365_3494
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.592ns logic, 1.847ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.442ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X21Y61.A4      net (fanout=8)        0.479   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.D2      net (fanout=3)        0.618   lut10365_3494
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.536ns logic, 1.906ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y61.A1      net (fanout=9)        0.691   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.C1      net (fanout=3)        0.452   lut10367_3496
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.487ns logic, 1.952ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.420ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y61.A2      net (fanout=14)       0.672   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.C1      net (fanout=3)        0.452   lut10367_3496
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.487ns logic, 1.933ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.412ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y61.A3      net (fanout=5)        0.664   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.C1      net (fanout=3)        0.452   lut10367_3496
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.487ns logic, 1.925ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.374ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1
    SLICE_X21Y61.A3      net (fanout=8)        0.505   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.C4      net (fanout=3)        0.519   lut10365_3494
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.541ns logic, 1.833ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.361ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y61.A5      net (fanout=14)       0.557   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.C1      net (fanout=3)        0.452   lut10367_3496
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.543ns logic, 1.818ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X21Y61.D3      net (fanout=14)       0.588   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.C2      net (fanout=4)        0.425   lut10369_3497
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.541ns logic, 1.822ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X21Y61.A6      net (fanout=14)       0.390   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.D2      net (fanout=3)        0.618   lut10365_3494
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.536ns logic, 1.817ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X21Y61.A5      net (fanout=9)        0.420   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.C4      net (fanout=3)        0.519   lut10365_3494
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.597ns logic, 1.748ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2
    SLICE_X21Y61.A4      net (fanout=8)        0.479   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.C4      net (fanout=3)        0.519   lut10365_3494
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.541ns logic, 1.807ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.270ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y61.A1      net (fanout=9)        0.691   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.D3      net (fanout=3)        0.288   lut10367_3496
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.482ns logic, 1.788ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X21Y61.A6      net (fanout=14)       0.390   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X20Y61.C4      net (fanout=3)        0.519   lut10365_3494
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (1.541ns logic, 1.718ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y61.B4      net (fanout=5)        0.506   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.482ns logic, 1.771ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y61.A2      net (fanout=14)       0.672   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.D3      net (fanout=3)        0.288   lut10367_3496
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.482ns logic, 1.769ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.250ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X21Y61.D4      net (fanout=9)        0.475   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.C2      net (fanout=4)        0.425   lut10369_3497
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.541ns logic, 1.709ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.243ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y61.A3      net (fanout=5)        0.664   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.D3      net (fanout=3)        0.288   lut10367_3496
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.482ns logic, 1.761ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.212ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X21Y61.D5      net (fanout=5)        0.437   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.C2      net (fanout=4)        0.425   lut10369_3497
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.541ns logic, 1.671ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X21Y61.D2      net (fanout=9)        0.659   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.D6      net (fanout=4)        0.135   lut10369_3497
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (1.592ns logic, 1.603ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X20Y61.A5      net (fanout=14)       0.557   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.D3      net (fanout=3)        0.288   lut10367_3496
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (1.538ns logic, 1.654ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.178ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2
    SLICE_X20Y61.B5      net (fanout=9)        0.431   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<2>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (1.482ns logic, 1.696ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y61.A6      net (fanout=9)        0.351   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.C1      net (fanout=3)        0.452   lut10367_3496
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (1.543ns logic, 1.612ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X20Y61.B6      net (fanout=14)       0.390   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.D1      net (fanout=13)       0.456   lut10362_3492
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.482ns logic, 1.655ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.129ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1
    SLICE_X21Y61.A2      net (fanout=14)       0.951   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<1>
    SLICE_X21Y61.A       Tilo                  0.259   lut10369_3497
                                                       lut10365_3494
    SLICE_X21Y61.C2      net (fanout=3)        0.433   lut10365_3494
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.254ns logic, 1.875ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.068ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1
    SLICE_X21Y61.D3      net (fanout=14)       0.588   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<1>
    SLICE_X21Y61.D       Tilo                  0.259   lut10369_3497
                                                       lut10369_3497
    SLICE_X20Y61.D6      net (fanout=4)        0.135   lut10369_3497
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (1.536ns logic, 1.532ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3
    SLICE_X20Y61.B4      net (fanout=5)        0.506   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>
    SLICE_X20Y61.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10362_3492
    SLICE_X20Y61.C6      net (fanout=13)       0.238   lut10362_3492
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (1.487ns logic, 1.553ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.022ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3
    SLICE_X20Y61.A4      net (fanout=6)        0.257   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.C1      net (fanout=3)        0.452   lut10367_3496
    SLICE_X20Y61.CMUX    Tilo                  0.343   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_G
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.504ns logic, 1.518ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2
    SLICE_X20Y61.A6      net (fanout=9)        0.351   Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>
    SLICE_X20Y61.A       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       lut10367_3496
    SLICE_X20Y61.D3      net (fanout=3)        0.288   lut10367_3496
    SLICE_X20Y61.CMUX    Topdc                 0.338   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>3
    SLICE_X21Y61.C3      net (fanout=1)        0.318   Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut<3>
    SLICE_X21Y61.C       Tilo                  0.259   lut10369_3497
                                                       lut10399_4798
    SLICE_X22Y61.A3      net (fanout=1)        0.491   lut10399_4798
    SLICE_X22Y61.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>
                                                       lut10404_4803
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (1.538ns logic, 1.448ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X33Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y80.CQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X33Y80.DX      net (fanout=1)        0.136   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X33Y80.CLK     Tckdi       (-Th)    -0.059   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (SLICE_X24Y103.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.DQ     Tcko                  0.200   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X24Y103.D6     net (fanout=17)       0.025   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X24Y103.CLK    Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       ][58801_5009_INV_0
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (SLICE_X28Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y66.AQ      Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X28Y66.A6      net (fanout=7)        0.031   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X28Y66.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>
                                                       lut10176_4688
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X34Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X34Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X34Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X8Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X8Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X8Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X8Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X8Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X8Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X8Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X8Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X8Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X8Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X8Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X8Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X8Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X8Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/SR
  Location pin: SLICE_X20Y58.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Location pin: SLICE_X20Y58.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/SR
  Location pin: SLICE_X20Y58.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Location pin: SLICE_X20Y58.SR
  Clock network: ][IN_virtPIBox_5937_11418
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3/CK
  Location pin: SLICE_X20Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3/CK
  Location pin: SLICE_X20Y64.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X20Y64.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4/CK
  Location pin: SLICE_X20Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/rd_data_sel/CLK
  Logical resource: Inst_FBCtl/rd_data_sel/CK
  Location pin: SLICE_X20Y71.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4/CK
  Location pin: SLICE_X20Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8/CK
  Location pin: SLICE_X20Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2/CK
  Location pin: SLICE_X20Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9/CK
  Location pin: SLICE_X20Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear/CK
  Location pin: SLICE_X24Y103.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X28Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X28Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4/CK
  Location pin: SLICE_X28Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9/CK
  Location pin: SLICE_X32Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X48Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X48Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X48Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X48Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X48Y99.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X48Y99.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X48Y99.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X48Y99.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X48Y100.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X48Y100.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X52Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X52Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X52Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X52Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X52Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X52Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X52Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X52Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X52Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X52Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X52Y98.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6/CK
  Location pin: SLICE_X14Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X14Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3/CK
  Location pin: SLICE_X14Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1/CK
  Location pin: SLICE_X18Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2/CK
  Location pin: SLICE_X18Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4/CK
  Location pin: SLICE_X22Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7/CK
  Location pin: SLICE_X30Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3/CK
  Location pin: SLICE_X30Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0/CK
  Location pin: SLICE_X30Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1/CK
  Location pin: SLICE_X30Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7/CK
  Location pin: SLICE_X30Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.587ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (SLICE_X4Y112.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.077ns (1.792 - 1.869)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.DQ     Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X4Y112.A5      net (fanout=17)       3.549   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X4Y112.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10636_4932
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.749ns logic, 3.549ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X4Y114.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.288ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (1.791 - 1.869)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.DQ     Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X4Y114.D6      net (fanout=17)       3.539   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X4Y114.CLK     Tas                   0.341   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut10595_4912
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.749ns logic, 3.539ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.792ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.496 - 0.499)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y90.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    OLOGIC_X4Y118.D4     net (fanout=1)        3.452   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.051   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.340ns logic, 3.452ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.256 - 0.241)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y114.DQ      Tcko                  0.384   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D2     net (fanout=5)        1.083   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.322   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (-0.938ns logic, 1.083ns route)
                                                       (-646.9% logic, 746.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.256 - 0.241)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y114.DQ      Tcko                  0.384   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D3     net (fanout=5)        1.083   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.319   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-0.935ns logic, 1.083ns route)
                                                       (-631.8% logic, 731.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.256 - 0.241)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y114.DQ      Tcko                  0.384   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D4     net (fanout=5)        1.083   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.316   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.932ns logic, 1.083ns route)
                                                       (-617.2% logic, 717.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X4Y112.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X4Y114.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X30Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X30Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X30Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X30Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X30Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X13Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X21Y90.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X21Y90.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X21Y90.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X21Y90.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X27Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X27Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X27Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X27Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 24 failing endpoints
 24 timing errors detected. (24 setup errors, 0 hold errors)
 Minimum allowable offset is   3.510ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA25), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.260ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.726ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y72.B5       net (fanout=27)       2.603   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y72.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut4896_104
    MCB_X0Y1.P1WRDATA25  net (fanout=1)        2.043   lut4896_104
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (2.080ns logic, 4.646ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA30), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.116ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.582ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X0Y68.C3       net (fanout=27)       2.992   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y68.C        Tilo                  0.205   Inst_FBCtl/p1_wr_data_15
                                                       lut4886_99
    MCB_X0Y1.P1WRDATA30  net (fanout=1)        1.564   lut4886_99
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.582ns (2.026ns logic, 4.556ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.576ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y68.A5       net (fanout=27)       2.858   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_3
                                                       lut4914_116
    MCB_X0Y1.P1WRDATA16  net (fanout=1)        1.638   ][71399_117
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (2.080ns logic, 4.496ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X38Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.434ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp505.IMUX.24
    SLICE_X38Y2.BX       net (fanout=1)        1.577   Inst_InputSync_FVA/n0003<0>
    SLICE_X38Y2.CLK      Tckdi       (-Th)    -0.050   Inst_InputSync_FVA/D_O
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (1.176ns logic, 1.577ns route)
                                                       (42.7% logic, 57.3% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X38Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X35Y0.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.508ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Delay:     3.546ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.126   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp505.IMUX
    SLICE_X35Y0.A3       net (fanout=1)        1.501   CAMA_D_I_0_IBUF
    SLICE_X35Y0.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<11>
                                                       lut8417_3959
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.328ns logic, 1.501ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X35Y0.CLK      net (fanout=40)       1.256   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.519ns logic, 2.027ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X43Y2.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.513ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.831ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp505.IMUX.6
    SLICE_X43Y2.C3       net (fanout=1)        1.503   CAMA_D_I_6_IBUF
    SLICE_X43Y2.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       lut8381_3929
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (1.328ns logic, 1.503ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp506.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X43Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 185 endpoints analyzed, 126 failing endpoints
 126 timing errors detected. (126 setup errors, 0 hold errors)
 Minimum allowable offset is   5.472ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.222ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.663ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y49.D3       net (fanout=27)       3.937   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y49.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_12
                                                       lut5287_168
    MCB_X0Y1.P2WRDATA17  net (fanout=2)        2.592   lut5287_168
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (2.134ns logic, 6.529ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=621)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.938ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.379ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X1Y49.B1       net (fanout=27)       4.041   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y49.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_12
                                                       lut5289_169
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.204   lut5289_169
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (2.134ns logic, 5.245ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=621)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.822ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.263ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp505.IMUX.9
    SLICE_X0Y48.A5       net (fanout=27)       3.967   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y48.AMUX     Tilo                  0.251   Inst_FBCtl/p2_wr_data_6
                                                       lut5281_165
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        1.224   lut5281_165
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.263ns (2.072ns logic, 5.191ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=621)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.466ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp505.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp513.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=621)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp505.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp514.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=621)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.571ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp505.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp513.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp506.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=621)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      9.648ns|     12.490ns|            0|            4|          346|        21621|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      8.029ns|          N/A|            2|            0|        12135|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|     12.068ns|          N/A|            0|            0|         6243|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      9.174ns|            0|            0|            0|         3243|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      8.010ns|          N/A|            0|            0|         3160|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.587ns|          N/A|            0|            0|           83|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.445(R)|      FAST  |    0.742(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.456(R)|      FAST  |    0.716(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.206(R)|      FAST  |   -0.364(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.131(R)|      FAST  |   -0.310(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.742(R)|      FAST  |    0.303(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.524(R)|      FAST  |    0.655(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.444(R)|      FAST  |    0.737(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.460(R)|      FAST  |    0.720(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.330(R)|      FAST  |    0.816(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    1.158(R)|      SLOW  |   -0.011(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    3.510(R)|      SLOW  |   -0.282(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.007(R)|      FAST  |   -0.053(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.714(R)|      FAST  |    0.339(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.419(R)|      FAST  |    0.696(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.750(R)|      FAST  |    0.316(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.390(R)|      FAST  |    0.797(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.419(R)|      FAST  |    0.766(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.555(R)|      FAST  |    0.488(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.617(R)|      FAST  |    0.472(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    1.876(R)|      SLOW  |   -0.696(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    5.472(R)|      SLOW  |   -0.066(R)|      SLOW  |CamBPClk          |   0.000|
css         |    2.948(R)|      SLOW  |    1.784(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    2.389(R)|      SLOW  |    1.679(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   10.749|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   12.205|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   12.068|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.326; Ideal Clock Offset To Actual Clock 3.847; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.445(R)|      FAST  |    0.742(R)|      SLOW  |    0.805|    5.508|       -2.352|
CAMA_D_I<1>       |    0.456(R)|      FAST  |    0.716(R)|      SLOW  |    0.794|    5.534|       -2.370|
CAMA_D_I<2>       |    1.206(R)|      FAST  |   -0.364(R)|      SLOW  |    0.044|    6.614|       -3.285|
CAMA_D_I<3>       |    1.131(R)|      FAST  |   -0.310(R)|      SLOW  |    0.119|    6.560|       -3.221|
CAMA_D_I<4>       |    0.742(R)|      FAST  |    0.303(R)|      SLOW  |    0.508|    5.947|       -2.720|
CAMA_D_I<5>       |    0.524(R)|      FAST  |    0.655(R)|      SLOW  |    0.726|    5.595|       -2.435|
CAMA_D_I<6>       |    0.444(R)|      FAST  |    0.737(R)|      SLOW  |    0.806|    5.513|       -2.354|
CAMA_D_I<7>       |    0.460(R)|      FAST  |    0.720(R)|      SLOW  |    0.790|    5.530|       -2.370|
CAMA_FV_I         |    0.330(R)|      FAST  |    0.816(R)|      SLOW  |    0.920|    5.434|       -2.257|
CAMA_LV_I         |    1.158(R)|      SLOW  |   -0.011(R)|      SLOW  |    0.092|    6.261|       -3.085|
SW_I<7>           |    3.510(R)|      SLOW  |   -0.282(R)|      SLOW  |   -2.260|    6.532|       -4.396|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.510|         -  |       0.816|         -  |   -2.260|    5.434|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 7.256; Ideal Clock Offset To Actual Clock 4.344; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.007(R)|      FAST  |   -0.053(R)|      SLOW  |    0.243|    6.303|       -3.030|
CAMB_D_I<1>       |    0.714(R)|      FAST  |    0.339(R)|      SLOW  |    0.536|    5.911|       -2.688|
CAMB_D_I<2>       |    0.419(R)|      FAST  |    0.696(R)|      SLOW  |    0.831|    5.554|       -2.362|
CAMB_D_I<3>       |    0.750(R)|      FAST  |    0.316(R)|      SLOW  |    0.500|    5.934|       -2.717|
CAMB_D_I<4>       |    0.390(R)|      FAST  |    0.797(R)|      SLOW  |    0.860|    5.453|       -2.297|
CAMB_D_I<5>       |    0.419(R)|      FAST  |    0.766(R)|      SLOW  |    0.831|    5.484|       -2.327|
CAMB_D_I<6>       |    0.555(R)|      FAST  |    0.488(R)|      SLOW  |    0.695|    5.762|       -2.533|
CAMB_D_I<7>       |    0.617(R)|      FAST  |    0.472(R)|      SLOW  |    0.633|    5.778|       -2.572|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    1.876(R)|      SLOW  |   -0.696(R)|      SLOW  |   -0.626|    6.946|       -3.786|
SW_I<7>           |    5.472(R)|      SLOW  |   -0.066(R)|      SLOW  |   -4.222|    6.316|       -5.269|
css               |    2.948(R)|      SLOW  |    1.784(R)|      SLOW  |   -1.698|    4.466|       -3.082|
mosi              |    2.389(R)|      SLOW  |    1.679(R)|      SLOW  |   -1.139|    4.571|       -2.855|
sck               |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |    1.375|    4.526|       -1.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.472|         -  |       1.784|         -  |   -4.222|    4.466|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 154  Score: 165234  (Setup/Max: 164736, Hold: 0, Component Switching Limit: 498)

Constraints cover 24960779 paths, 0 nets, and 29513 connections

Design statistics:
   Minimum period:  12.205ns{1}   (Maximum frequency:  81.934MHz)
   Minimum input required time before clock:   5.472ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 03 10:54:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 433 MB



