---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: ..\..
simulations:
  - name: Sim 1
    options: '-top dut.top_hdl -L dut +acc+b -waves waves.mxd -uvm 1.2 -warn EnumMustBePositive -timescale 1ns/1ps +UVM_TESTNAME=test_basic'
source_files:
  - language: verilog
    path: filelist.txt
    library_name: dut
    file_list: relative-to-file
library_search_paths:
  - $STD_LIBS\ieee93
