Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.05s.

Running simulation in directory: "/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/PvsLVS/aska_dig/".

Loading hnlInit.cxt 
Running Artist Hierarchical Netlisting ...
** Info: PDK loadpath is "/home/saul/pkg/xfab/XKIT/xh018/cadence/v9_0/PDK/IC61/v9_0_4"
Loading XfSktTools.cxt
Loading XfMenu.cxt
Loading XfTechXh018.cxt
Loading XfPcellCore.cxt
function ansiSpicePrintProperties_subcircuit redefined
Loading XfSkillExt.cxt
Initializing library.
Finished Initializing Library .
    Generic PcellKit: 'production' loaded.
    Generic Pcell Skill Tools: 'production' loaded.
Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
Loading cdf.cxt 
End netlisting Sep  9 14:22:29 2024

Running simin

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Sep  9 14:22:29 2024

auCdl netlisting completed
End simulation:      Sep  9 14:22:29 2024
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.