Record=SubProject|ProjectPath=Embedded\TestInstructions.PrjEmb
Record=SheetSymbol|SourceDocument=TSK3000_Trace.SchDoc|Designator=V1|SchDesignator=V1|FileName=V_Trace.Vhd|SymbolType=Normal|RawFileName=V_Trace.Vhd|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=TopLevelDocument|FileName=TSK3000_Trace.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U_MCU1|BaseComponentDesignator=U_MCU1|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=TSK3000A|NexusDeviceId=TSK3000A|SubProjectPath=Embedded\TestInstructions.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=XHOLKCFT|Description=TSK3000A OCD Microprocessor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ConfigurationParameters={}Option_Memory[3]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_InterruptCount[32]{}|ConfiguratorName=FPGA_MCU32|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[Port32]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[0]{n}Record[NEXUS_CORE]{}ComponentDesignator[Internal]{}Memory_Depth[8192]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[DB_SRAM]{}Memory_Depth[0x200000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[TraceMem]{}Memory_Depth[0x4000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x2000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=Interrupts|BaseComponentDesignator=Interrupts|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=IOB_2X16|NexusDeviceId=IOB_2X16|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=FEDQDCLV|Description=2 Ch x 16 Bit Digital IO|Comment=IOB_2X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=7|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_2X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=20|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=Port32_AB|BaseComponentDesignator=Port32_AB|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=IOB_4X16|NexusDeviceId=IOB_4X16|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=FIWEWGUQ|Description=4 Ch x 16 Bit Digital IO|Comment=IOB_4X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=9|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=30|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U_Trace_PC|BaseComponentDesignator=U_Trace_PC|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=RAMDEB_32x2K|NexusDeviceId=RAMDEB_32x2K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=GEIWGHHT|Description=Dual Port RAM, Enable, Byte Write Enable|Comment=RAMDEB_32x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMDEB_32x2K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=2048|Memory_DepthB=2048|Memory_EnablePin=True|Memory_Type=RAM_DualPortBlock|Memory_WidthA=32|Memory_WidthB=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U_Trace_SP|BaseComponentDesignator=U_Trace_SP|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=RAMDEB_32x2K|NexusDeviceId=RAMDEB_32x2K|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=WJBWWRSG|Description=Dual Port RAM, Enable, Byte Write Enable|Comment=RAMDEB_32x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMDEB_32x2K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=2048|Memory_DepthB=2048|Memory_EnablePin=True|Memory_Type=RAM_DualPortBlock|Memory_WidthA=32|Memory_WidthB=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=Interrupts|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=IOB_2X16|SubProjectPath= |Configuration= |Description=2 Ch x 16 Bit Digital IO|SubPartUniqueId1=FEDQDCLV|SubPartDocPath1=TSK3000_Trace.SchDoc|Comment=IOB_2X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=7|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_2X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=20|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=Port32_AB|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=IOB_4X16|SubProjectPath= |Configuration= |Description=4 Ch x 16 Bit Digital IO|SubPartUniqueId1=FIWEWGUQ|SubPartDocPath1=TSK3000_Trace.SchDoc|Comment=IOB_4X16|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=9|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=30|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_MCU1|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=TSK3000A|SubProjectPath=Embedded\TestInstructions.PrjEmb|Configuration= |Description=TSK3000A OCD Microprocessor|SubPartUniqueId1=XHOLKCFT|SubPartDocPath1=TSK3000_Trace.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ConfigurationParameters={}Option_Memory[3]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_InterruptCount[32]{}|ConfiguratorName=FPGA_MCU32|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[Port32]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[0]{n}Record[NEXUS_CORE]{}ComponentDesignator[Internal]{}Memory_Depth[8192]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[DB_SRAM]{}Memory_Depth[0x200000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[TraceMem]{}Memory_Depth[0x4000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x2000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_Trace_PC|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=RAMDEB_32x2K|SubProjectPath= |Configuration= |Description=Dual Port RAM, Enable, Byte Write Enable|SubPartUniqueId1=GEIWGHHT|SubPartDocPath1=TSK3000_Trace.SchDoc|Comment=RAMDEB_32x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMDEB_32x2K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=2048|Memory_DepthB=2048|Memory_EnablePin=True|Memory_Type=RAM_DualPortBlock|Memory_WidthA=32|Memory_WidthB=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_Trace_SP|DocumentName=TSK3000_Trace.SchDoc|LibraryReference=RAMDEB_32x2K|SubProjectPath= |Configuration= |Description=Dual Port RAM, Enable, Byte Write Enable|SubPartUniqueId1=WJBWWRSG|SubPartDocPath1=TSK3000_Trace.SchDoc|Comment=RAMDEB_32x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMDEB_32x2K|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=2048|Memory_DepthB=2048|Memory_EnablePin=True|Memory_Type=RAM_DualPortBlock|Memory_WidthA=32|Memory_WidthB=32|Nexus_Core=Memory_Program|PCB3D= |Published=11/10/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone-20|DeviceName=EP1C20F400C8
Record=Configuration|Name=NB2DSK01_07_DB30_04|DeviceName=XC3S1500-4FG676C
Record=Configuration|Name=NB2DSK01_07_DB31_04|DeviceName=EP2C35F672C8
Record=Configuration|Name=NB2DSK01_07_DB32_05|DeviceName=LFECP33E-3FN672C
Record=Configuration|Name=NB2DSK01_08_DB36_01|DeviceName=XC4VLX25-10FF668C
Record=Configuration|Name=NB2DSK01_08_DB46_02|DeviceName=XC4VSX35-10FF668C
Record=Configuration|Name=Spartan2E-600|DeviceName=XC2S600E-6FG456C
Record=Configuration|Name=Spartan3-1000|DeviceName=XC3S1000-4FG456C
Record=Configuration|Name=Virtex2-1000|DeviceName=XC2V1000-4FG456C
Record=Configuration|Name=Virtex2Pro-7|DeviceName=XC2VP7-5FG456C
