#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 21 18:06:36 2023
# Process ID: 17268
# Current directory: D:/Seminar/FIR_Filter/FIR_Filter.runs/synth_1
# Command line: vivado.exe -log FIR_Filter_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Filter_tb.tcl
# Log file: D:/Seminar/FIR_Filter/FIR_Filter.runs/synth_1/FIR_Filter_tb.vds
# Journal file: D:/Seminar/FIR_Filter/FIR_Filter.runs/synth_1\vivado.jou
# Running On: DESKTOP-SRBN142, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 4, Host memory: 16905 MB
#-----------------------------------------------------------
source FIR_Filter_tb.tcl -notrace
Command: synth_design -top FIR_Filter_tb -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13824
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'RAMM' is used before its declaration [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:32]
WARNING: [Synth 8-6901] identifier 'Address' is used before its declaration [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:45]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 833.473 ; gain = 415.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_Filter_tb' [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:23]
INFO: [Synth 8-3876] $readmem data file 'signal.data' is read successfully [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:32]
INFO: [Synth 8-6157] synthesizing module 'FIR_Filter' [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF' [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (0#1) [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter.v:63]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Filter' (0#1) [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter.v:23]
WARNING: [Synth 8-85] always block has no event control specified [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'FIR_Filter_tb' (0#1) [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity FIR_Filter_tb does not have driver. [D:/Seminar/FIR_Filter/FIR_Filter.srcs/sources_1/new/FIR_Filter_tb.v:24]
WARNING: [Synth 8-7129] Port reset in module FIR_Filter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 922.223 ; gain = 504.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 922.223 ; gain = 504.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 922.223 ; gain = 504.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 922.223 ; gain = 504.070
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design FIR_Filter_tb has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|FIR_Filter_tb | RAMM       | 32x16         | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.777 ; gain = 740.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1270.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c4ba68fd
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1270.004 ; gain = 876.688
INFO: [Common 17-1381] The checkpoint 'D:/Seminar/FIR_Filter/FIR_Filter.runs/synth_1/FIR_Filter_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Filter_tb_utilization_synth.rpt -pb FIR_Filter_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 18:07:14 2023...
