{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534442168304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534442168311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 14:56:08 2018 " "Processing started: Thu Aug 16 14:56:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534442168311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534442168311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflop -c flipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534442168311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534442168795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534442168795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-fluxo " "Found design unit 1: flipflop-fluxo" {  } { { "flipflop.vhd" "" { Text "C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/flipflop.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534442186181 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/flipflop.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534442186181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534442186181 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "CLK std_ulogic flipflop.vhd(42) " "VHDL error at flipflop.vhd(42): type of identifier \"CLK\" does not agree with its usage as \"std_ulogic\" type" {  } { { "flipflop.vhd" "" { Text "C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/flipflop.vhd" 42 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1534442186181 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal flipflop.vhd(42) " "VHDL Subprogram Call error at flipflop.vhd(42): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/flipflop.vhd" 42 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534442186181 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534442186381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 16 14:56:26 2018 " "Processing ended: Thu Aug 16 14:56:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534442186381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534442186381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534442186381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534442186381 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534442187052 ""}
