//  ----------------------------------------------------------------------
//  File Name   : GenCFold/aon_ctrl_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __AON_CTRL_REGFILE_H__
#define __AON_CTRL_REGFILE_H__

#include <stdint.h>

#define AON_CTRL_AON_CHIP_VER_OFFSET                0x000
#define AON_CTRL_AON_CHIP_VER_AON_CHIP_VER_Pos      0
#define AON_CTRL_AON_CHIP_VER_AON_CHIP_VER_Msk      0xffffffff

#define AON_CTRL_PMU_FOR_TEST_OFFSET                0x004
#define AON_CTRL_PMU_FOR_TEST_TEST_RSVD1_Pos        8
#define AON_CTRL_PMU_FOR_TEST_TEST_RSVD1_Msk        0xffffff00
#define AON_CTRL_PMU_FOR_TEST_AON_DBG_OUT_SEL_Pos    1
#define AON_CTRL_PMU_FOR_TEST_AON_DBG_OUT_SEL_Msk    0x6
#define AON_CTRL_PMU_FOR_TEST_DFT_MODE_Pos          0
#define AON_CTRL_PMU_FOR_TEST_DFT_MODE_Msk          0x1

#define AON_CTRL_PWON_CNT_CFG0_OFFSET               0x008
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT3_Pos        24
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT3_Msk        0xff000000
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT2_Pos        16
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT2_Msk        0xff0000
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT1_Pos        8
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT1_Msk        0x3f00
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT0_Pos        0
#define AON_CTRL_PWON_CNT_CFG0_PWON_CNT0_Msk        0x3f

#define AON_CTRL_PWON_CNT_CFG1_OFFSET               0x00C
#define AON_CTRL_PWON_CNT_CFG1_PWON_CNT5_Pos        8
#define AON_CTRL_PWON_CNT_CFG1_PWON_CNT5_Msk        0xff00
#define AON_CTRL_PWON_CNT_CFG1_PWON_CNT4_Pos        0
#define AON_CTRL_PWON_CNT_CFG1_PWON_CNT4_Msk        0xff

#define AON_CTRL_WAKEUP_ENABLE_OFFSET               0x010
#define AON_CTRL_WAKEUP_ENABLE_ENA_GPIO_WAKEUP_Pos    16
#define AON_CTRL_WAKEUP_ENABLE_ENA_GPIO_WAKEUP_Msk    0x3f0000
#define AON_CTRL_WAKEUP_ENABLE_ENA_RTC_WAKEUP_Pos    3
#define AON_CTRL_WAKEUP_ENABLE_ENA_RTC_WAKEUP_Msk    0x8
#define AON_CTRL_WAKEUP_ENABLE_ENA_KEY_WAKEUP_Pos    2
#define AON_CTRL_WAKEUP_ENABLE_ENA_KEY_WAKEUP_Msk    0x4
#define AON_CTRL_WAKEUP_ENABLE_ENA_IWDT_WAKEUP_Pos    1
#define AON_CTRL_WAKEUP_ENABLE_ENA_IWDT_WAKEUP_Msk    0x2
#define AON_CTRL_WAKEUP_ENABLE_ENA_TIMER_WAKEUP_Pos    0
#define AON_CTRL_WAKEUP_ENABLE_ENA_TIMER_WAKEUP_Msk    0x1

#define AON_CTRL_WAKEUP_IRSR_OFFSET                 0x014
#define AON_CTRL_WAKEUP_IRSR_GPIO_WAKEUP_IRSR_Pos    16
#define AON_CTRL_WAKEUP_IRSR_GPIO_WAKEUP_IRSR_Msk    0x3f0000
#define AON_CTRL_WAKEUP_IRSR_RTC_WAKEUP_IRSR_Pos    3
#define AON_CTRL_WAKEUP_IRSR_RTC_WAKEUP_IRSR_Msk    0x8
#define AON_CTRL_WAKEUP_IRSR_KEY_WAKEUP_IRSR_Pos    2
#define AON_CTRL_WAKEUP_IRSR_KEY_WAKEUP_IRSR_Msk    0x4
#define AON_CTRL_WAKEUP_IRSR_IWDT_WAKEUP_IRSR_Pos    1
#define AON_CTRL_WAKEUP_IRSR_IWDT_WAKEUP_IRSR_Msk    0x2
#define AON_CTRL_WAKEUP_IRSR_TIMER_WAKEUP_IRSR_Pos    0
#define AON_CTRL_WAKEUP_IRSR_TIMER_WAKEUP_IRSR_Msk    0x1

#define AON_CTRL_WAKEUP_IMR_OFFSET                  0x018
#define AON_CTRL_WAKEUP_IMR_GPIO_WAKEUP_IMR_Pos     16
#define AON_CTRL_WAKEUP_IMR_GPIO_WAKEUP_IMR_Msk     0x3f0000
#define AON_CTRL_WAKEUP_IMR_RTC_WAKEUP_IMR_Pos      3
#define AON_CTRL_WAKEUP_IMR_RTC_WAKEUP_IMR_Msk      0x8
#define AON_CTRL_WAKEUP_IMR_KEY_WAKEUP_IMR_Pos      2
#define AON_CTRL_WAKEUP_IMR_KEY_WAKEUP_IMR_Msk      0x4
#define AON_CTRL_WAKEUP_IMR_IWDT_WAKEUP_IMR_Pos     1
#define AON_CTRL_WAKEUP_IMR_IWDT_WAKEUP_IMR_Msk     0x2
#define AON_CTRL_WAKEUP_IMR_TIMER_WAKEUP_IMR_Pos    0
#define AON_CTRL_WAKEUP_IMR_TIMER_WAKEUP_IMR_Msk    0x1

#define AON_CTRL_WAKEUP_ICR_OFFSET                  0x020
#define AON_CTRL_WAKEUP_ICR_GPIO_WAKEUP_ICR_Pos     16
#define AON_CTRL_WAKEUP_ICR_GPIO_WAKEUP_ICR_Msk     0x3f0000
#define AON_CTRL_WAKEUP_ICR_RTC_WAKEUP_ICR_Pos      3
#define AON_CTRL_WAKEUP_ICR_RTC_WAKEUP_ICR_Msk      0x8
#define AON_CTRL_WAKEUP_ICR_KEY_WAKEUP_ICR_Pos      2
#define AON_CTRL_WAKEUP_ICR_KEY_WAKEUP_ICR_Msk      0x4
#define AON_CTRL_WAKEUP_ICR_IWDT_WAKEUP_ICR_Pos     1
#define AON_CTRL_WAKEUP_ICR_IWDT_WAKEUP_ICR_Msk     0x2
#define AON_CTRL_WAKEUP_ICR_TIMER_WAKEUP_ICR_Pos    0
#define AON_CTRL_WAKEUP_ICR_TIMER_WAKEUP_ICR_Msk    0x1

#define AON_CTRL_WAKEUP_ISR_OFFSET                  0x024
#define AON_CTRL_WAKEUP_ISR_GPIO_WAKEUP_ISR_Pos     16
#define AON_CTRL_WAKEUP_ISR_GPIO_WAKEUP_ISR_Msk     0x3f0000
#define AON_CTRL_WAKEUP_ISR_RTC_WAKEUP_ISR_Pos      3
#define AON_CTRL_WAKEUP_ISR_RTC_WAKEUP_ISR_Msk      0x8
#define AON_CTRL_WAKEUP_ISR_KEY_WAKEUP_ISR_Pos      2
#define AON_CTRL_WAKEUP_ISR_KEY_WAKEUP_ISR_Msk      0x4
#define AON_CTRL_WAKEUP_ISR_IWDT_WAKEUP_ISR_Pos     1
#define AON_CTRL_WAKEUP_ISR_IWDT_WAKEUP_ISR_Msk     0x2
#define AON_CTRL_WAKEUP_ISR_TIMER_WAKEUP_ISR_Pos    0
#define AON_CTRL_WAKEUP_ISR_TIMER_WAKEUP_ISR_Msk    0x1

#define AON_CTRL_POWER_WKUP_CTRL0_OFFSET            0x028
#define AON_CTRL_POWER_WKUP_CTRL0_ENA_PSRAM_RETENTION_Pos    8
#define AON_CTRL_POWER_WKUP_CTRL0_ENA_PSRAM_RETENTION_Msk    0x100
#define AON_CTRL_POWER_WKUP_CTRL0_MASK_CORE0_ENTER_SLEEP_Pos    7
#define AON_CTRL_POWER_WKUP_CTRL0_MASK_CORE0_ENTER_SLEEP_Msk    0x80
#define AON_CTRL_POWER_WKUP_CTRL0_MASK_CORE1_ENTER_SLEEP_Pos    6
#define AON_CTRL_POWER_WKUP_CTRL0_MASK_CORE1_ENTER_SLEEP_Msk    0x40
#define AON_CTRL_POWER_WKUP_CTRL0_PW_MODE1_DIRECT_RUN_Pos    5
#define AON_CTRL_POWER_WKUP_CTRL0_PW_MODE1_DIRECT_RUN_Msk    0x20
#define AON_CTRL_POWER_WKUP_CTRL0_PW_MODE_24M_FORCE_ON_Pos    4
#define AON_CTRL_POWER_WKUP_CTRL0_PW_MODE_24M_FORCE_ON_Msk    0x10
#define AON_CTRL_POWER_WKUP_CTRL0_PD_RCO32K_IN_PW_MODE3_Pos    3
#define AON_CTRL_POWER_WKUP_CTRL0_PD_RCO32K_IN_PW_MODE3_Msk    0x8
#define AON_CTRL_POWER_WKUP_CTRL0_ENA_DEEPSLEEP_Pos    2
#define AON_CTRL_POWER_WKUP_CTRL0_ENA_DEEPSLEEP_Msk    0x4
#define AON_CTRL_POWER_WKUP_CTRL0_ENA_POWERMODE_Pos    0
#define AON_CTRL_POWER_WKUP_CTRL0_ENA_POWERMODE_Msk    0x3

#define AON_CTRL_GPIO_WAKEUP_CTRL_OFFSET            0x030
#define AON_CTRL_GPIO_WAKEUP_CTRL_ENA_GPIO_WAKEUP_CTRL_Pos    27
#define AON_CTRL_GPIO_WAKEUP_CTRL_ENA_GPIO_WAKEUP_CTRL_Msk    0x8000000
#define AON_CTRL_GPIO_WAKEUP_CTRL_MSK_RELEASE_WAKEUP_IN_PR_MODE_Pos    26
#define AON_CTRL_GPIO_WAKEUP_CTRL_MSK_RELEASE_WAKEUP_IN_PR_MODE_Msk    0x4000000
#define AON_CTRL_GPIO_WAKEUP_CTRL_ENA_PRESS_IRQ_IN_PR_MODE_Pos    25
#define AON_CTRL_GPIO_WAKEUP_CTRL_ENA_PRESS_IRQ_IN_PR_MODE_Msk    0x2000000
#define AON_CTRL_GPIO_WAKEUP_CTRL_GPIO_WAKEUP_DB_STATUS_Pos    24
#define AON_CTRL_GPIO_WAKEUP_CTRL_GPIO_WAKEUP_DB_STATUS_Msk    0x1000000
#define AON_CTRL_GPIO_WAKEUP_CTRL_PRESSN_RELEASE_MODE_Pos    15
#define AON_CTRL_GPIO_WAKEUP_CTRL_PRESSN_RELEASE_MODE_Msk    0x8000
#define AON_CTRL_GPIO_WAKEUP_CTRL_GPIO_DB_CNT_Pos    0
#define AON_CTRL_GPIO_WAKEUP_CTRL_GPIO_DB_CNT_Msk    0x7fff

#define AON_CTRL_GPIO_CTRL_POL_OFFSET               0x034
#define AON_CTRL_GPIO_CTRL_POL_GPIO_WAKEUP_POL_Pos    0
#define AON_CTRL_GPIO_CTRL_POL_GPIO_WAKEUP_POL_Msk    0x3f

#define AON_CTRL_GPIO_CTRL_DB_ENA_OFFSET            0x038
#define AON_CTRL_GPIO_CTRL_DB_ENA_GPIO_WAKEUP_DB_DIS_Pos    0
#define AON_CTRL_GPIO_CTRL_DB_ENA_GPIO_WAKEUP_DB_DIS_Msk    0x3f

#define AON_CTRL_GPIO_STATUS_OFFSET                 0x03C
#define AON_CTRL_GPIO_STATUS_GPIO_STATUS_Pos        0
#define AON_CTRL_GPIO_STATUS_GPIO_STATUS_Msk        0x3f

#define AON_CTRL_AON_GPIO_OUT_OFFSET                0x040
#define AON_CTRL_AON_GPIO_OUT_AON_GPIO_OUT_Pos      0
#define AON_CTRL_AON_GPIO_OUT_AON_GPIO_OUT_Msk      0x3f

#define AON_CTRL_CHECK_UVLO_ENABLE_OFFSET           0x044
#define AON_CTRL_CHECK_UVLO_ENABLE_CHECK_UVLO_Pos    0
#define AON_CTRL_CHECK_UVLO_ENABLE_CHECK_UVLO_Msk    0xffff

#define AON_CTRL_POWER_EXT_CTRL_OFFSET              0x048
#define AON_CTRL_POWER_EXT_CTRL_ENA_EN_LDO_VMEM_EXT_Pos    1
#define AON_CTRL_POWER_EXT_CTRL_ENA_EN_LDO_VMEM_EXT_Msk    0x2
#define AON_CTRL_POWER_EXT_CTRL_ENA_EN_LDO_CORE_EXT_Pos    0
#define AON_CTRL_POWER_EXT_CTRL_ENA_EN_LDO_CORE_EXT_Msk    0x1

#define AON_CTRL_SYSRST_STATUS_OFFSET               0x04C
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_5_Pos    21
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_5_Msk    0x200000
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_4_Pos    20
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_4_Msk    0x100000
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_3_Pos    19
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_3_Msk    0x80000
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_2_Pos    18
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_2_Msk    0x40000
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_1_Pos    17
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_1_Msk    0x20000
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_0_Pos    16
#define AON_CTRL_SYSRST_STATUS_SYS_RST_CAUSE_0_Msk    0x10000
#define AON_CTRL_SYSRST_STATUS_AON_RST_STATUS_Pos    1
#define AON_CTRL_SYSRST_STATUS_AON_RST_STATUS_Msk    0x2
#define AON_CTRL_SYSRST_STATUS_POR_STATUS_Pos       0
#define AON_CTRL_SYSRST_STATUS_POR_STATUS_Msk       0x1

#define AON_CTRL_AON_SW_RESET_OFFSET                0x050
#define AON_CTRL_AON_SW_RESET_ALL_RESET_Pos         0
#define AON_CTRL_AON_SW_RESET_ALL_RESET_Msk         0x1

#define AON_CTRL_AON_CLK_CTRL_OFFSET                0x054
#define AON_CTRL_AON_CLK_CTRL_DIV_AON_SLP_CLK_LD_Pos    21
#define AON_CTRL_AON_CLK_CTRL_DIV_AON_SLP_CLK_LD_Msk    0x200000
#define AON_CTRL_AON_CLK_CTRL_DIV_AON_SLP_CLK_M_Pos    10
#define AON_CTRL_AON_CLK_CTRL_DIV_AON_SLP_CLK_M_Msk    0x1ffc00
#define AON_CTRL_AON_CLK_CTRL_SEL_32KDIV_SRC_Pos    9
#define AON_CTRL_AON_CLK_CTRL_SEL_32KDIV_SRC_Msk    0x200
#define AON_CTRL_AON_CLK_CTRL_ENA_WDT_CLK_Pos       8
#define AON_CTRL_AON_CLK_CTRL_ENA_WDT_CLK_Msk       0x100
#define AON_CTRL_AON_CLK_CTRL_ENA_AON_IOMUX_CLK_Pos    7
#define AON_CTRL_AON_CLK_CTRL_ENA_AON_IOMUX_CLK_Msk    0x80
#define AON_CTRL_AON_CLK_CTRL_ENA_EFUSE_CLK_Pos     6
#define AON_CTRL_AON_CLK_CTRL_ENA_EFUSE_CLK_Msk     0x40
#define AON_CTRL_AON_CLK_CTRL_AON_SEL_EFUSE_CLK_Pos    5
#define AON_CTRL_AON_CLK_CTRL_AON_SEL_EFUSE_CLK_Msk    0x20
#define AON_CTRL_AON_CLK_CTRL_ENA_CALENDAR_CLK_Pos    4
#define AON_CTRL_AON_CLK_CTRL_ENA_CALENDAR_CLK_Msk    0x10
#define AON_CTRL_AON_CLK_CTRL_ENA_KEYSENSE_CLK_Pos    3
#define AON_CTRL_AON_CLK_CTRL_ENA_KEYSENSE_CLK_Msk    0x8
#define AON_CTRL_AON_CLK_CTRL_ENA_AON_TIMER_CLK_Pos    2
#define AON_CTRL_AON_CLK_CTRL_ENA_AON_TIMER_CLK_Msk    0x4
#define AON_CTRL_AON_CLK_CTRL_AON_SLP_CLK_SEL_Pos    0
#define AON_CTRL_AON_CLK_CTRL_AON_SLP_CLK_SEL_Msk    0x3

#define AON_CTRL_AON_RST_CTRL_OFFSET                0x058
#define AON_CTRL_AON_RST_CTRL_AON_IOMUX_RESET_Pos    4
#define AON_CTRL_AON_RST_CTRL_AON_IOMUX_RESET_Msk    0x10
#define AON_CTRL_AON_RST_CTRL_CALENDAR_RESET_Pos    3
#define AON_CTRL_AON_RST_CTRL_CALENDAR_RESET_Msk    0x8
#define AON_CTRL_AON_RST_CTRL_EFUSE_RESET_Pos       2
#define AON_CTRL_AON_RST_CTRL_EFUSE_RESET_Msk       0x4
#define AON_CTRL_AON_RST_CTRL_AON_TIMER_RESET_Pos    1
#define AON_CTRL_AON_RST_CTRL_AON_TIMER_RESET_Msk    0x2
#define AON_CTRL_AON_RST_CTRL_KEYSENSE_RESET_Pos    0
#define AON_CTRL_AON_RST_CTRL_KEYSENSE_RESET_Msk    0x1

#define AON_CTRL_WDT_FEED_EN_OFFSET                 0x080
#define AON_CTRL_WDT_FEED_EN_CORE1_WDT_FEED_EN_Pos    1
#define AON_CTRL_WDT_FEED_EN_CORE1_WDT_FEED_EN_Msk    0x2
#define AON_CTRL_WDT_FEED_EN_CORE0_WDT_FEED_EN_Pos    0
#define AON_CTRL_WDT_FEED_EN_CORE0_WDT_FEED_EN_Msk    0x1

#define AON_CTRL_AON_GPADC_CTRL_OFFSET              0x084
#define AON_CTRL_AON_GPADC_CTRL_GPADC_VDD_IO_DIV_SEL_Pos    1
#define AON_CTRL_AON_GPADC_CTRL_GPADC_VDD_IO_DIV_SEL_Msk    0x2
#define AON_CTRL_AON_GPADC_CTRL_KEYIN_DETECT_EN_Pos    0
#define AON_CTRL_AON_GPADC_CTRL_KEYIN_DETECT_EN_Msk    0x1

#define AON_CTRL_XO24M_CTRL_OFFSET                  0x088
#define AON_CTRL_XO24M_CTRL_XO24M_CAP_CNT_Pos       16
#define AON_CTRL_XO24M_CTRL_XO24M_CAP_CNT_Msk       0xf0000
#define AON_CTRL_XO24M_CTRL_XO24M_IBIT_Pos          8
#define AON_CTRL_XO24M_CTRL_XO24M_IBIT_Msk          0xf00
#define AON_CTRL_XO24M_CTRL_XO24M_CAP_REG_Pos       3
#define AON_CTRL_XO24M_CTRL_XO24M_CAP_REG_Msk       0xf8
#define AON_CTRL_XO24M_CTRL_XO24M_AMP_Pos           0
#define AON_CTRL_XO24M_CTRL_XO24M_AMP_Msk           0x7

#define AON_CTRL_RTC_CALIB_CTRL0_OFFSET             0x090
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_TRIG_MODE_PCLK_Pos    14
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_TRIG_MODE_PCLK_Msk    0x4000
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_TRIG_ENABLE_PCLK_Pos    13
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_TRIG_ENABLE_PCLK_Msk    0x2000
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_OFFSET_PCLK_Pos    7
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_OFFSET_PCLK_Msk    0x1f80
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_SWITCH_MODE_PCLK_Pos    6
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_SWITCH_MODE_PCLK_Msk    0x40
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_TIME_SEL_PCLK_Pos    2
#define AON_CTRL_RTC_CALIB_CTRL0_CALIB_TIME_SEL_PCLK_Msk    0x3c
#define AON_CTRL_RTC_CALIB_CTRL0_DIV_CNT_DISABLE_PCLK_Pos    1
#define AON_CTRL_RTC_CALIB_CTRL0_DIV_CNT_DISABLE_PCLK_Msk    0x2

#define AON_CTRL_RTC_CALIB_CTRL1_OFFSET             0x094
#define AON_CTRL_RTC_CALIB_CTRL1_CALIB_INTERVAL_SECOND_PCLK_Pos    16
#define AON_CTRL_RTC_CALIB_CTRL1_CALIB_INTERVAL_SECOND_PCLK_Msk    0x3f0000
#define AON_CTRL_RTC_CALIB_CTRL1_CALIB_INTERVAL_MINUTE_PCLK_Pos    8
#define AON_CTRL_RTC_CALIB_CTRL1_CALIB_INTERVAL_MINUTE_PCLK_Msk    0x3f00
#define AON_CTRL_RTC_CALIB_CTRL1_CALIB_INTERVAL_HOUR_PCLK_Pos    0
#define AON_CTRL_RTC_CALIB_CTRL1_CALIB_INTERVAL_HOUR_PCLK_Msk    0x1f

#define AON_CTRL_RTC_CALIB_STATUS_OFFSET            0x098
#define AON_CTRL_RTC_CALIB_STATUS_CALIB_DONE_STATUS_Pos    27
#define AON_CTRL_RTC_CALIB_STATUS_CALIB_DONE_STATUS_Msk    0x8000000
#define AON_CTRL_RTC_CALIB_STATUS_CALIB_VALUE_STATUS_Pos    0
#define AON_CTRL_RTC_CALIB_STATUS_CALIB_VALUE_STATUS_Msk    0x7ffffff

#define AON_CTRL_FLASHC_ADDR_OFFSET_OFFSET          0x09C
#define AON_CTRL_FLASHC_ADDR_OFFSET_FLASHC_ADR_OFFSET1_Pos    16
#define AON_CTRL_FLASHC_ADDR_OFFSET_FLASHC_ADR_OFFSET1_Msk    0xffff0000
#define AON_CTRL_FLASHC_ADDR_OFFSET_FLASHC_ADR_OFFSET0_Pos    0
#define AON_CTRL_FLASHC_ADDR_OFFSET_FLASHC_ADR_OFFSET0_Msk    0xffff

#define AON_CTRL_AON_TUNE0_OFFSET                   0x0A0
#define AON_CTRL_AON_TUNE0_EFUSE_CHECK_UVLO_Pos     24
#define AON_CTRL_AON_TUNE0_EFUSE_CHECK_UVLO_Msk     0x1000000
#define AON_CTRL_AON_TUNE0_EN_CURLIMIT_LDO_VA_Pos    23
#define AON_CTRL_AON_TUNE0_EN_CURLIMIT_LDO_VA_Msk    0x800000
#define AON_CTRL_AON_TUNE0_LDO_VA_PG_Pos            22
#define AON_CTRL_AON_TUNE0_LDO_VA_PG_Msk            0x400000
#define AON_CTRL_AON_TUNE0_SEL_VOUT_LDOVA_Pos       20
#define AON_CTRL_AON_TUNE0_SEL_VOUT_LDOVA_Msk       0x300000
#define AON_CTRL_AON_TUNE0_TUNE_LDOVA_Pos           16
#define AON_CTRL_AON_TUNE0_TUNE_LDOVA_Msk           0xf0000
#define AON_CTRL_AON_TUNE0_EN_LDO_VA_Pos            15
#define AON_CTRL_AON_TUNE0_EN_LDO_VA_Msk            0x8000
#define AON_CTRL_AON_TUNE0_ENTEST_UVLO_Pos          14
#define AON_CTRL_AON_TUNE0_ENTEST_UVLO_Msk          0x4000
#define AON_CTRL_AON_TUNE0_VCC_OK_Pos               13
#define AON_CTRL_AON_TUNE0_VCC_OK_Msk               0x2000
#define AON_CTRL_AON_TUNE0_TUNE_UVLO_VCC_Pos        7
#define AON_CTRL_AON_TUNE0_TUNE_UVLO_VCC_Msk        0x1f80
#define AON_CTRL_AON_TUNE0_TUNE_BG_FINE_Pos         0
#define AON_CTRL_AON_TUNE0_TUNE_BG_FINE_Msk         0x7f

#define AON_CTRL_AON_TUNE1_OFFSET                   0x0A4
#define AON_CTRL_AON_TUNE1_RCO24M_TRIM_Pos          23
#define AON_CTRL_AON_TUNE1_RCO24M_TRIM_Msk          0x3f800000
#define AON_CTRL_AON_TUNE1_RCO32K_VCAS_SEL_Pos      22
#define AON_CTRL_AON_TUNE1_RCO32K_VCAS_SEL_Msk      0x400000
#define AON_CTRL_AON_TUNE1_RCO32K_RTRIM_Pos         16
#define AON_CTRL_AON_TUNE1_RCO32K_RTRIM_Msk         0x3f0000
#define AON_CTRL_AON_TUNE1_PMU_RSV_Pos              8
#define AON_CTRL_AON_TUNE1_PMU_RSV_Msk              0xff00
#define AON_CTRL_AON_TUNE1_EN_CURLIMIT_LDOCORE_Pos    6
#define AON_CTRL_AON_TUNE1_EN_CURLIMIT_LDOCORE_Msk    0x40
#define AON_CTRL_AON_TUNE1_TUNE_LDOCORE_Pos         0
#define AON_CTRL_AON_TUNE1_TUNE_LDOCORE_Msk         0x3f

#define AON_CTRL_AON_BG_OFFSET                      0x0A8
#define AON_CTRL_AON_BG_AON_BG_TEST_SEL_Pos         6
#define AON_CTRL_AON_BG_AON_BG_TEST_SEL_Msk         0xc0
#define AON_CTRL_AON_BG_TUNE_BG_AON_Pos             0
#define AON_CTRL_AON_BG_TUNE_BG_AON_Msk             0x3f

#define AON_CTRL_AON_LDOVAON_OFFSET                 0x0AC
#define AON_CTRL_AON_LDOVAON_TUNE_LDO_AON_Pos       0
#define AON_CTRL_AON_LDOVAON_TUNE_LDO_AON_Msk       0x3f

#define AON_CTRL_AON_LDO_VMEM_OFFSET                0x0B0
#define AON_CTRL_AON_LDO_VMEM_ENA_LDO_VMEM_Pos      7
#define AON_CTRL_AON_LDO_VMEM_ENA_LDO_VMEM_Msk      0x80
#define AON_CTRL_AON_LDO_VMEM_TUNE_LDOVMEM_Pos      2
#define AON_CTRL_AON_LDO_VMEM_TUNE_LDOVMEM_Msk      0x7c
#define AON_CTRL_AON_LDO_VMEM_LDO_VMEM_PG_Pos       1
#define AON_CTRL_AON_LDO_VMEM_LDO_VMEM_PG_Msk       0x2
#define AON_CTRL_AON_LDO_VMEM_EN_CURLIMIT_LDO_VMEM_Pos    0
#define AON_CTRL_AON_LDO_VMEM_EN_CURLIMIT_LDO_VMEM_Msk    0x1

#define AON_CTRL_AON_FRC_CTRL0_OFFSET               0x0C0
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CAP_FORCEDATA_Pos    27
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CAP_FORCEDATA_Msk    0xf8000000
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CAP_FORCE_Pos    26
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CAP_FORCE_Msk    0x4000000
#define AON_CTRL_AON_FRC_CTRL0_NORMON_LDOAON_FORCEDATA_Pos    13
#define AON_CTRL_AON_FRC_CTRL0_NORMON_LDOAON_FORCEDATA_Msk    0x2000
#define AON_CTRL_AON_FRC_CTRL0_NORMON_LDOAON_FORCE_Pos    12
#define AON_CTRL_AON_FRC_CTRL0_NORMON_LDOAON_FORCE_Msk    0x1000
#define AON_CTRL_AON_FRC_CTRL0_NORMON_VREF_LDOAON_FORCEDATA_Pos    11
#define AON_CTRL_AON_FRC_CTRL0_NORMON_VREF_LDOAON_FORCEDATA_Msk    0x800
#define AON_CTRL_AON_FRC_CTRL0_NORMON_VREF_LDOAON_FORCE_Pos    10
#define AON_CTRL_AON_FRC_CTRL0_NORMON_VREF_LDOAON_FORCE_Msk    0x400
#define AON_CTRL_AON_FRC_CTRL0_EN_LDO_VMEM_FORCEDATA_Pos    9
#define AON_CTRL_AON_FRC_CTRL0_EN_LDO_VMEM_FORCEDATA_Msk    0x200
#define AON_CTRL_AON_FRC_CTRL0_EN_LDO_VMEM_FORCE_Pos    8
#define AON_CTRL_AON_FRC_CTRL0_EN_LDO_VMEM_FORCE_Msk    0x100
#define AON_CTRL_AON_FRC_CTRL0_ISO_ANA_FORCEDATA_Pos    7
#define AON_CTRL_AON_FRC_CTRL0_ISO_ANA_FORCEDATA_Msk    0x80
#define AON_CTRL_AON_FRC_CTRL0_ISO_ANA_FORCE_Pos    6
#define AON_CTRL_AON_FRC_CTRL0_ISO_ANA_FORCE_Msk    0x40
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_CORE_EN_FORCEDATA_Pos    5
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_CORE_EN_FORCEDATA_Msk    0x20
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_CORE_EN_FORCE_Pos    4
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_CORE_EN_FORCE_Msk    0x10
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_AON_EN_FORCEDATA_Pos    3
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_AON_EN_FORCEDATA_Msk    0x8
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_AON_EN_FORCE_Pos    2
#define AON_CTRL_AON_FRC_CTRL0_XO24M_BUF_AON_EN_FORCE_Msk    0x4
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CORE_EN_FORCEDATA_Pos    1
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CORE_EN_FORCEDATA_Msk    0x2
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CORE_EN_FORCE_Pos    0
#define AON_CTRL_AON_FRC_CTRL0_XO24M_CORE_EN_FORCE_Msk    0x1

#define AON_CTRL_AON_FRC_CTRL1_OFFSET               0x0C4
#define AON_CTRL_AON_FRC_CTRL1_RCO24M_EN_FORCEDATA_Pos    13
#define AON_CTRL_AON_FRC_CTRL1_RCO24M_EN_FORCEDATA_Msk    0x2000
#define AON_CTRL_AON_FRC_CTRL1_RCO24M_EN_FORCE_Pos    12
#define AON_CTRL_AON_FRC_CTRL1_RCO24M_EN_FORCE_Msk    0x1000
#define AON_CTRL_AON_FRC_CTRL1_XO24M_BUF_EN_FORCEDATA_Pos    11
#define AON_CTRL_AON_FRC_CTRL1_XO24M_BUF_EN_FORCEDATA_Msk    0x800
#define AON_CTRL_AON_FRC_CTRL1_XO24M_BUF_EN_FORCE_Pos    10
#define AON_CTRL_AON_FRC_CTRL1_XO24M_BUF_EN_FORCE_Msk    0x400
#define AON_CTRL_AON_FRC_CTRL1_PSRAMIO_ISO_FORCEDATA_Pos    9
#define AON_CTRL_AON_FRC_CTRL1_PSRAMIO_ISO_FORCEDATA_Msk    0x200
#define AON_CTRL_AON_FRC_CTRL1_PSRAMIO_ISO_FORCE_Pos    8
#define AON_CTRL_AON_FRC_CTRL1_PSRAMIO_ISO_FORCE_Msk    0x100
#define AON_CTRL_AON_FRC_CTRL1_RCO32K_PD_FORCEDATA_Pos    7
#define AON_CTRL_AON_FRC_CTRL1_RCO32K_PD_FORCEDATA_Msk    0x80
#define AON_CTRL_AON_FRC_CTRL1_RCO32K_PD_FORCE_Pos    6
#define AON_CTRL_AON_FRC_CTRL1_RCO32K_PD_FORCE_Msk    0x40
#define AON_CTRL_AON_FRC_CTRL1_EN_LDO_CORE_FORCEDATA_Pos    5
#define AON_CTRL_AON_FRC_CTRL1_EN_LDO_CORE_FORCEDATA_Msk    0x20
#define AON_CTRL_AON_FRC_CTRL1_EN_LDO_CORE_FORCE_Pos    4
#define AON_CTRL_AON_FRC_CTRL1_EN_LDO_CORE_FORCE_Msk    0x10
#define AON_CTRL_AON_FRC_CTRL1_EN_UVLO_FORCEDATA_Pos    3
#define AON_CTRL_AON_FRC_CTRL1_EN_UVLO_FORCEDATA_Msk    0x8
#define AON_CTRL_AON_FRC_CTRL1_EN_UVLO_FORCE_Pos    2
#define AON_CTRL_AON_FRC_CTRL1_EN_UVLO_FORCE_Msk    0x4
#define AON_CTRL_AON_FRC_CTRL1_EN_BG_FINE_FORCEDATA_Pos    1
#define AON_CTRL_AON_FRC_CTRL1_EN_BG_FINE_FORCEDATA_Msk    0x2
#define AON_CTRL_AON_FRC_CTRL1_EN_BG_FINE_FORCE_Pos    0
#define AON_CTRL_AON_FRC_CTRL1_EN_BG_FINE_FORCE_Msk    0x1

#define AON_CTRL_AON_ANA_RSVD_OFFSET                0x0C8
#define AON_CTRL_AON_ANA_RSVD_AON_ANA_RSVD_Pos      0
#define AON_CTRL_AON_ANA_RSVD_AON_ANA_RSVD_Msk      0xff

#define AON_CTRL_AON_DIG_RSVD0_OFFSET               0x0CC
#define AON_CTRL_AON_DIG_RSVD0_TEST_RSVD_Pos        0
#define AON_CTRL_AON_DIG_RSVD0_TEST_RSVD_Msk        0xffffffff

#define AON_CTRL_AON_DIG_RSVD1_OFFSET               0x0D0
#define AON_CTRL_AON_DIG_RSVD1_TEST_RSVDA_Pos       0
#define AON_CTRL_AON_DIG_RSVD1_TEST_RSVDA_Msk       0xffffffff

#define AON_CTRL_AON_DIG_RSVD2_OFFSET               0x0D4
#define AON_CTRL_AON_DIG_RSVD2_TEST_RSVDB_Pos       0
#define AON_CTRL_AON_DIG_RSVD2_TEST_RSVDB_Msk       0xffffffff

#define AON_CTRL_AON_DIG_RSVD3_OFFSET               0x0D8
#define AON_CTRL_AON_DIG_RSVD3_TEST_RSVDC_Pos       0
#define AON_CTRL_AON_DIG_RSVD3_TEST_RSVDC_Msk       0xffffffff

#define AON_CTRL_AON_DIG_RSVD4_OFFSET               0x0DC
#define AON_CTRL_AON_DIG_RSVD4_TEST_RSVDD_Pos       0
#define AON_CTRL_AON_DIG_RSVD4_TEST_RSVDD_Msk       0xffffffff

#define AON_CTRL_EFU_REGDATA_ROM_OFFSET             0x0E0
#define AON_CTRL_EFU_REGDATA_ROM_EFU_REGDATA_ROM_CONFIG_Pos    0
#define AON_CTRL_EFU_REGDATA_ROM_EFU_REGDATA_ROM_CONFIG_Msk    0xf

#define AON_CTRL_EFU_REGDATA_SRAM_OFFSET            0x0E4
#define AON_CTRL_EFU_REGDATA_SRAM_EFU_REGDATA_SRAM_CONFIG_Pos    0
#define AON_CTRL_EFU_REGDATA_SRAM_EFU_REGDATA_SRAM_CONFIG_Msk    0x3fff

#define AON_CTRL_EFU_REGDATA_SPRF_OFFSET            0x0E8
#define AON_CTRL_EFU_REGDATA_SPRF_EFU_REGDATA_SPRF_CONFIG_Pos    0
#define AON_CTRL_EFU_REGDATA_SPRF_EFU_REGDATA_SPRF_CONFIG_Msk    0x1fff

#define AON_CTRL_EFU_REGDATA_SRAM_2P_OFFSET         0x0EC
#define AON_CTRL_EFU_REGDATA_SRAM_2P_EFU_REGDATA_SRAM_2P_CONFIG_Pos    0
#define AON_CTRL_EFU_REGDATA_SRAM_2P_EFU_REGDATA_SRAM_2P_CONFIG_Msk    0x1ff

#define AON_CTRL_EFU_LOAD_REG_OFFSET                0x0F0
#define AON_CTRL_EFU_LOAD_REG_LDEFU_SRAM_2P_CONFIG_Pos    12
#define AON_CTRL_EFU_LOAD_REG_LDEFU_SRAM_2P_CONFIG_Msk    0x1000
#define AON_CTRL_EFU_LOAD_REG_LDEFU_ROM_CONFIG_Pos    11
#define AON_CTRL_EFU_LOAD_REG_LDEFU_ROM_CONFIG_Msk    0x800
#define AON_CTRL_EFU_LOAD_REG_LDEFU_SRAM_CONFIG_Pos    10
#define AON_CTRL_EFU_LOAD_REG_LDEFU_SRAM_CONFIG_Msk    0x400
#define AON_CTRL_EFU_LOAD_REG_LDEFU_SPRF_CONFIG_Pos    9
#define AON_CTRL_EFU_LOAD_REG_LDEFU_SPRF_CONFIG_Msk    0x200
#define AON_CTRL_EFU_LOAD_REG_LDEFU_RCO24M_TRIM_Pos    8
#define AON_CTRL_EFU_LOAD_REG_LDEFU_RCO24M_TRIM_Msk    0x100
#define AON_CTRL_EFU_LOAD_REG_LDEFU_RCO32K_RTRIM_Pos    7
#define AON_CTRL_EFU_LOAD_REG_LDEFU_RCO32K_RTRIM_Msk    0x80
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDOVA_Pos    6
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDOVA_Msk    0x40
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_BG_AON_Pos    5
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_BG_AON_Msk    0x20
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDO_AON_Pos    4
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDO_AON_Msk    0x10
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_BG_FINE_Pos    3
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_BG_FINE_Msk    0x8
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_UVLO_VCC_Pos    2
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_UVLO_VCC_Msk    0x4
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDOCORE_Pos    1
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDOCORE_Msk    0x2
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDOVMEM_Pos    0
#define AON_CTRL_EFU_LOAD_REG_LDEFU_TUNE_LDOVMEM_Msk    0x1

struct AON_CTRL_REG_AON_CHIP_VER_BITS
{
    volatile uint32_t AON_CHIP_VER                  : 32; // bit 0~31
};

union AON_CTRL_REG_AON_CHIP_VER {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_CHIP_VER_BITS           bit;
};

struct AON_CTRL_REG_PMU_FOR_TEST_BITS
{
    volatile uint32_t DFT_MODE                      : 1; // bit 0~0
    volatile uint32_t AON_DBG_OUT_SEL               : 2; // bit 1~2
    volatile uint32_t RESV_3_7                      : 5; // bit 3~7
    volatile uint32_t TEST_RSVD1                    : 24; // bit 8~31
};

union AON_CTRL_REG_PMU_FOR_TEST {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_PMU_FOR_TEST_BITS           bit;
};

struct AON_CTRL_REG_PWON_CNT_CFG0_BITS
{
    volatile uint32_t PWON_CNT0                     : 6; // bit 0~5
    volatile uint32_t RESV_6_7                      : 2; // bit 6~7
    volatile uint32_t PWON_CNT1                     : 6; // bit 8~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t PWON_CNT2                     : 8; // bit 16~23
    volatile uint32_t PWON_CNT3                     : 8; // bit 24~31
};

union AON_CTRL_REG_PWON_CNT_CFG0 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_PWON_CNT_CFG0_BITS          bit;
};

struct AON_CTRL_REG_PWON_CNT_CFG1_BITS
{
    volatile uint32_t PWON_CNT4                     : 8; // bit 0~7
    volatile uint32_t PWON_CNT5                     : 8; // bit 8~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union AON_CTRL_REG_PWON_CNT_CFG1 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_PWON_CNT_CFG1_BITS          bit;
};

struct AON_CTRL_REG_WAKEUP_ENABLE_BITS
{
    volatile uint32_t ENA_TIMER_WAKEUP              : 1; // bit 0~0
    volatile uint32_t ENA_IWDT_WAKEUP               : 1; // bit 1~1
    volatile uint32_t ENA_KEY_WAKEUP                : 1; // bit 2~2
    volatile uint32_t ENA_RTC_WAKEUP                : 1; // bit 3~3
    volatile uint32_t RESV_4_15                     : 12; // bit 4~15
    volatile uint32_t ENA_GPIO_WAKEUP               : 6; // bit 16~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_WAKEUP_ENABLE {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_WAKEUP_ENABLE_BITS          bit;
};

struct AON_CTRL_REG_WAKEUP_IRSR_BITS
{
    volatile uint32_t TIMER_WAKEUP_IRSR             : 1; // bit 0~0
    volatile uint32_t IWDT_WAKEUP_IRSR              : 1; // bit 1~1
    volatile uint32_t KEY_WAKEUP_IRSR               : 1; // bit 2~2
    volatile uint32_t RTC_WAKEUP_IRSR               : 1; // bit 3~3
    volatile uint32_t RESV_4_15                     : 12; // bit 4~15
    volatile uint32_t GPIO_WAKEUP_IRSR              : 6; // bit 16~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_WAKEUP_IRSR {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_WAKEUP_IRSR_BITS            bit;
};

struct AON_CTRL_REG_WAKEUP_IMR_BITS
{
    volatile uint32_t TIMER_WAKEUP_IMR              : 1; // bit 0~0
    volatile uint32_t IWDT_WAKEUP_IMR               : 1; // bit 1~1
    volatile uint32_t KEY_WAKEUP_IMR                : 1; // bit 2~2
    volatile uint32_t RTC_WAKEUP_IMR                : 1; // bit 3~3
    volatile uint32_t RESV_4_15                     : 12; // bit 4~15
    volatile uint32_t GPIO_WAKEUP_IMR               : 6; // bit 16~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_WAKEUP_IMR {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_WAKEUP_IMR_BITS             bit;
};

struct AON_CTRL_REG_WAKEUP_ICR_BITS
{
    volatile uint32_t TIMER_WAKEUP_ICR              : 1; // bit 0~0
    volatile uint32_t IWDT_WAKEUP_ICR               : 1; // bit 1~1
    volatile uint32_t KEY_WAKEUP_ICR                : 1; // bit 2~2
    volatile uint32_t RTC_WAKEUP_ICR                : 1; // bit 3~3
    volatile uint32_t RESV_4_15                     : 12; // bit 4~15
    volatile uint32_t GPIO_WAKEUP_ICR               : 6; // bit 16~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_WAKEUP_ICR {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_WAKEUP_ICR_BITS             bit;
};

struct AON_CTRL_REG_WAKEUP_ISR_BITS
{
    volatile uint32_t TIMER_WAKEUP_ISR              : 1; // bit 0~0
    volatile uint32_t IWDT_WAKEUP_ISR               : 1; // bit 1~1
    volatile uint32_t KEY_WAKEUP_ISR                : 1; // bit 2~2
    volatile uint32_t RTC_WAKEUP_ISR                : 1; // bit 3~3
    volatile uint32_t RESV_4_15                     : 12; // bit 4~15
    volatile uint32_t GPIO_WAKEUP_ISR               : 6; // bit 16~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_WAKEUP_ISR {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_WAKEUP_ISR_BITS             bit;
};

struct AON_CTRL_REG_POWER_WKUP_CTRL0_BITS
{
    volatile uint32_t ENA_POWERMODE                 : 2; // bit 0~1
    volatile uint32_t ENA_DEEPSLEEP                 : 1; // bit 2~2
    volatile uint32_t PD_RCO32K_IN_PW_MODE3         : 1; // bit 3~3
    volatile uint32_t PW_MODE_24M_FORCE_ON          : 1; // bit 4~4
    volatile uint32_t PW_MODE1_DIRECT_RUN           : 1; // bit 5~5
    volatile uint32_t MASK_CORE1_ENTER_SLEEP        : 1; // bit 6~6
    volatile uint32_t MASK_CORE0_ENTER_SLEEP        : 1; // bit 7~7
    volatile uint32_t ENA_PSRAM_RETENTION           : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union AON_CTRL_REG_POWER_WKUP_CTRL0 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_POWER_WKUP_CTRL0_BITS       bit;
};

struct AON_CTRL_REG_GPIO_WAKEUP_CTRL_BITS
{
    volatile uint32_t GPIO_DB_CNT                   : 15; // bit 0~14
    volatile uint32_t PRESSN_RELEASE_MODE           : 1; // bit 15~15
    volatile uint32_t RESV_16_23                    : 8; // bit 16~23
    volatile uint32_t GPIO_WAKEUP_DB_STATUS         : 1; // bit 24~24
    volatile uint32_t ENA_PRESS_IRQ_IN_PR_MODE      : 1; // bit 25~25
    volatile uint32_t MSK_RELEASE_WAKEUP_IN_PR_MODE    : 1; // bit 26~26
    volatile uint32_t ENA_GPIO_WAKEUP_CTRL          : 1; // bit 27~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union AON_CTRL_REG_GPIO_WAKEUP_CTRL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_GPIO_WAKEUP_CTRL_BITS       bit;
};

struct AON_CTRL_REG_GPIO_CTRL_POL_BITS
{
    volatile uint32_t GPIO_WAKEUP_POL               : 6; // bit 0~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union AON_CTRL_REG_GPIO_CTRL_POL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_GPIO_CTRL_POL_BITS          bit;
};

struct AON_CTRL_REG_GPIO_CTRL_DB_ENA_BITS
{
    volatile uint32_t GPIO_WAKEUP_DB_DIS            : 6; // bit 0~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union AON_CTRL_REG_GPIO_CTRL_DB_ENA {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_GPIO_CTRL_DB_ENA_BITS       bit;
};

struct AON_CTRL_REG_GPIO_STATUS_BITS
{
    volatile uint32_t GPIO_STATUS                   : 6; // bit 0~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union AON_CTRL_REG_GPIO_STATUS {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_GPIO_STATUS_BITS            bit;
};

struct AON_CTRL_REG_AON_GPIO_OUT_BITS
{
    volatile uint32_t AON_GPIO_OUT                  : 6; // bit 0~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union AON_CTRL_REG_AON_GPIO_OUT {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_GPIO_OUT_BITS           bit;
};

struct AON_CTRL_REG_CHECK_UVLO_ENABLE_BITS
{
    volatile uint32_t CHECK_UVLO                    : 16; // bit 0~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union AON_CTRL_REG_CHECK_UVLO_ENABLE {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_CHECK_UVLO_ENABLE_BITS      bit;
};

struct AON_CTRL_REG_POWER_EXT_CTRL_BITS
{
    volatile uint32_t ENA_EN_LDO_CORE_EXT           : 1; // bit 0~0
    volatile uint32_t ENA_EN_LDO_VMEM_EXT           : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union AON_CTRL_REG_POWER_EXT_CTRL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_POWER_EXT_CTRL_BITS         bit;
};

struct AON_CTRL_REG_SYSRST_STATUS_BITS
{
    volatile uint32_t POR_STATUS                    : 1; // bit 0~0
    volatile uint32_t AON_RST_STATUS                : 1; // bit 1~1
    volatile uint32_t RESV_2_15                     : 14; // bit 2~15
    volatile uint32_t SYS_RST_CAUSE_0               : 1; // bit 16~16
    volatile uint32_t SYS_RST_CAUSE_1               : 1; // bit 17~17
    volatile uint32_t SYS_RST_CAUSE_2               : 1; // bit 18~18
    volatile uint32_t SYS_RST_CAUSE_3               : 1; // bit 19~19
    volatile uint32_t SYS_RST_CAUSE_4               : 1; // bit 20~20
    volatile uint32_t SYS_RST_CAUSE_5               : 1; // bit 21~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_SYSRST_STATUS {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_SYSRST_STATUS_BITS          bit;
};

struct AON_CTRL_REG_AON_SW_RESET_BITS
{
    volatile uint32_t ALL_RESET                     : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union AON_CTRL_REG_AON_SW_RESET {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_SW_RESET_BITS           bit;
};

struct AON_CTRL_REG_AON_CLK_CTRL_BITS
{
    volatile uint32_t AON_SLP_CLK_SEL               : 2; // bit 0~1
    volatile uint32_t ENA_AON_TIMER_CLK             : 1; // bit 2~2
    volatile uint32_t ENA_KEYSENSE_CLK              : 1; // bit 3~3
    volatile uint32_t ENA_CALENDAR_CLK              : 1; // bit 4~4
    volatile uint32_t AON_SEL_EFUSE_CLK             : 1; // bit 5~5
    volatile uint32_t ENA_EFUSE_CLK                 : 1; // bit 6~6
    volatile uint32_t ENA_AON_IOMUX_CLK             : 1; // bit 7~7
    volatile uint32_t ENA_WDT_CLK                   : 1; // bit 8~8
    volatile uint32_t SEL_32KDIV_SRC                : 1; // bit 9~9
    volatile uint32_t DIV_AON_SLP_CLK_M             : 11; // bit 10~20
    volatile uint32_t DIV_AON_SLP_CLK_LD            : 1; // bit 21~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_AON_CLK_CTRL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_CLK_CTRL_BITS           bit;
};

struct AON_CTRL_REG_AON_RST_CTRL_BITS
{
    volatile uint32_t KEYSENSE_RESET                : 1; // bit 0~0
    volatile uint32_t AON_TIMER_RESET               : 1; // bit 1~1
    volatile uint32_t EFUSE_RESET                   : 1; // bit 2~2
    volatile uint32_t CALENDAR_RESET                : 1; // bit 3~3
    volatile uint32_t AON_IOMUX_RESET               : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union AON_CTRL_REG_AON_RST_CTRL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_RST_CTRL_BITS           bit;
};

struct AON_CTRL_REG_WDT_FEED_EN_BITS
{
    volatile uint32_t CORE0_WDT_FEED_EN             : 1; // bit 0~0
    volatile uint32_t CORE1_WDT_FEED_EN             : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union AON_CTRL_REG_WDT_FEED_EN {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_WDT_FEED_EN_BITS            bit;
};

struct AON_CTRL_REG_AON_GPADC_CTRL_BITS
{
    volatile uint32_t KEYIN_DETECT_EN               : 1; // bit 0~0
    volatile uint32_t GPADC_VDD_IO_DIV_SEL          : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union AON_CTRL_REG_AON_GPADC_CTRL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_GPADC_CTRL_BITS         bit;
};

struct AON_CTRL_REG_XO24M_CTRL_BITS
{
    volatile uint32_t XO24M_AMP                     : 3; // bit 0~2
    volatile uint32_t XO24M_CAP_REG                 : 5; // bit 3~7
    volatile uint32_t XO24M_IBIT                    : 4; // bit 8~11
    volatile uint32_t RESV_12_15                    : 4; // bit 12~15
    volatile uint32_t XO24M_CAP_CNT                 : 4; // bit 16~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union AON_CTRL_REG_XO24M_CTRL {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_XO24M_CTRL_BITS             bit;
};

struct AON_CTRL_REG_RTC_CALIB_CTRL0_BITS
{
    volatile uint32_t RESV_0_0                      : 1; // bit 0~0
    volatile uint32_t DIV_CNT_DISABLE_PCLK          : 1; // bit 1~1
    volatile uint32_t CALIB_TIME_SEL_PCLK           : 4; // bit 2~5
    volatile uint32_t CALIB_SWITCH_MODE_PCLK        : 1; // bit 6~6
    volatile uint32_t CALIB_OFFSET_PCLK             : 6; // bit 7~12
    volatile uint32_t CALIB_TRIG_ENABLE_PCLK        : 1; // bit 13~13
    volatile uint32_t CALIB_TRIG_MODE_PCLK          : 1; // bit 14~14
    volatile uint32_t RESV_15_31                    : 17; // bit 15~31
};

union AON_CTRL_REG_RTC_CALIB_CTRL0 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_RTC_CALIB_CTRL0_BITS        bit;
};

struct AON_CTRL_REG_RTC_CALIB_CTRL1_BITS
{
    volatile uint32_t CALIB_INTERVAL_HOUR_PCLK      : 5; // bit 0~4
    volatile uint32_t RESV_5_7                      : 3; // bit 5~7
    volatile uint32_t CALIB_INTERVAL_MINUTE_PCLK    : 6; // bit 8~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CALIB_INTERVAL_SECOND_PCLK    : 6; // bit 16~21
    volatile uint32_t RESV_22_31                    : 10; // bit 22~31
};

union AON_CTRL_REG_RTC_CALIB_CTRL1 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_RTC_CALIB_CTRL1_BITS        bit;
};

struct AON_CTRL_REG_RTC_CALIB_STATUS_BITS
{
    volatile uint32_t CALIB_VALUE_STATUS            : 27; // bit 0~26
    volatile uint32_t CALIB_DONE_STATUS             : 1; // bit 27~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union AON_CTRL_REG_RTC_CALIB_STATUS {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_RTC_CALIB_STATUS_BITS       bit;
};

struct AON_CTRL_REG_FLASHC_ADDR_OFFSET_BITS
{
    volatile uint32_t FLASHC_ADR_OFFSET0            : 16; // bit 0~15
    volatile uint32_t FLASHC_ADR_OFFSET1            : 16; // bit 16~31
};

union AON_CTRL_REG_FLASHC_ADDR_OFFSET {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_FLASHC_ADDR_OFFSET_BITS     bit;
};

struct AON_CTRL_REG_AON_TUNE0_BITS
{
    volatile uint32_t TUNE_BG_FINE                  : 7; // bit 0~6
    volatile uint32_t TUNE_UVLO_VCC                 : 6; // bit 7~12
    volatile uint32_t VCC_OK                        : 1; // bit 13~13
    volatile uint32_t ENTEST_UVLO                   : 1; // bit 14~14
    volatile uint32_t EN_LDO_VA                     : 1; // bit 15~15
    volatile uint32_t TUNE_LDOVA                    : 4; // bit 16~19
    volatile uint32_t SEL_VOUT_LDOVA                : 2; // bit 20~21
    volatile uint32_t LDO_VA_PG                     : 1; // bit 22~22
    volatile uint32_t EN_CURLIMIT_LDO_VA            : 1; // bit 23~23
    volatile uint32_t EFUSE_CHECK_UVLO              : 1; // bit 24~24
    volatile uint32_t RESV_25_31                    : 7; // bit 25~31
};

union AON_CTRL_REG_AON_TUNE0 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_TUNE0_BITS              bit;
};

struct AON_CTRL_REG_AON_TUNE1_BITS
{
    volatile uint32_t TUNE_LDOCORE                  : 6; // bit 0~5
    volatile uint32_t EN_CURLIMIT_LDOCORE           : 1; // bit 6~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t PMU_RSV                       : 8; // bit 8~15
    volatile uint32_t RCO32K_RTRIM                  : 6; // bit 16~21
    volatile uint32_t RCO32K_VCAS_SEL               : 1; // bit 22~22
    volatile uint32_t RCO24M_TRIM                   : 7; // bit 23~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_CTRL_REG_AON_TUNE1 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_TUNE1_BITS              bit;
};

struct AON_CTRL_REG_AON_BG_BITS
{
    volatile uint32_t TUNE_BG_AON                   : 6; // bit 0~5
    volatile uint32_t AON_BG_TEST_SEL               : 2; // bit 6~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union AON_CTRL_REG_AON_BG {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_BG_BITS                 bit;
};

struct AON_CTRL_REG_AON_LDOVAON_BITS
{
    volatile uint32_t TUNE_LDO_AON                  : 6; // bit 0~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union AON_CTRL_REG_AON_LDOVAON {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_LDOVAON_BITS            bit;
};

struct AON_CTRL_REG_AON_LDO_VMEM_BITS
{
    volatile uint32_t EN_CURLIMIT_LDO_VMEM          : 1; // bit 0~0
    volatile uint32_t LDO_VMEM_PG                   : 1; // bit 1~1
    volatile uint32_t TUNE_LDOVMEM                  : 5; // bit 2~6
    volatile uint32_t ENA_LDO_VMEM                  : 1; // bit 7~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union AON_CTRL_REG_AON_LDO_VMEM {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_LDO_VMEM_BITS           bit;
};

struct AON_CTRL_REG_AON_FRC_CTRL0_BITS
{
    volatile uint32_t XO24M_CORE_EN_FORCE           : 1; // bit 0~0
    volatile uint32_t XO24M_CORE_EN_FORCEDATA       : 1; // bit 1~1
    volatile uint32_t XO24M_BUF_AON_EN_FORCE        : 1; // bit 2~2
    volatile uint32_t XO24M_BUF_AON_EN_FORCEDATA    : 1; // bit 3~3
    volatile uint32_t XO24M_BUF_CORE_EN_FORCE       : 1; // bit 4~4
    volatile uint32_t XO24M_BUF_CORE_EN_FORCEDATA    : 1; // bit 5~5
    volatile uint32_t ISO_ANA_FORCE                 : 1; // bit 6~6
    volatile uint32_t ISO_ANA_FORCEDATA             : 1; // bit 7~7
    volatile uint32_t EN_LDO_VMEM_FORCE             : 1; // bit 8~8
    volatile uint32_t EN_LDO_VMEM_FORCEDATA         : 1; // bit 9~9
    volatile uint32_t NORMON_VREF_LDOAON_FORCE      : 1; // bit 10~10
    volatile uint32_t NORMON_VREF_LDOAON_FORCEDATA    : 1; // bit 11~11
    volatile uint32_t NORMON_LDOAON_FORCE           : 1; // bit 12~12
    volatile uint32_t NORMON_LDOAON_FORCEDATA       : 1; // bit 13~13
    volatile uint32_t RESV_14_25                    : 12; // bit 14~25
    volatile uint32_t XO24M_CAP_FORCE               : 1; // bit 26~26
    volatile uint32_t XO24M_CAP_FORCEDATA           : 5; // bit 27~31
};

union AON_CTRL_REG_AON_FRC_CTRL0 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_FRC_CTRL0_BITS          bit;
};

struct AON_CTRL_REG_AON_FRC_CTRL1_BITS
{
    volatile uint32_t EN_BG_FINE_FORCE              : 1; // bit 0~0
    volatile uint32_t EN_BG_FINE_FORCEDATA          : 1; // bit 1~1
    volatile uint32_t EN_UVLO_FORCE                 : 1; // bit 2~2
    volatile uint32_t EN_UVLO_FORCEDATA             : 1; // bit 3~3
    volatile uint32_t EN_LDO_CORE_FORCE             : 1; // bit 4~4
    volatile uint32_t EN_LDO_CORE_FORCEDATA         : 1; // bit 5~5
    volatile uint32_t RCO32K_PD_FORCE               : 1; // bit 6~6
    volatile uint32_t RCO32K_PD_FORCEDATA           : 1; // bit 7~7
    volatile uint32_t PSRAMIO_ISO_FORCE             : 1; // bit 8~8
    volatile uint32_t PSRAMIO_ISO_FORCEDATA         : 1; // bit 9~9
    volatile uint32_t XO24M_BUF_EN_FORCE            : 1; // bit 10~10
    volatile uint32_t XO24M_BUF_EN_FORCEDATA        : 1; // bit 11~11
    volatile uint32_t RCO24M_EN_FORCE               : 1; // bit 12~12
    volatile uint32_t RCO24M_EN_FORCEDATA           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union AON_CTRL_REG_AON_FRC_CTRL1 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_FRC_CTRL1_BITS          bit;
};

struct AON_CTRL_REG_AON_ANA_RSVD_BITS
{
    volatile uint32_t AON_ANA_RSVD                  : 8; // bit 0~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union AON_CTRL_REG_AON_ANA_RSVD {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_ANA_RSVD_BITS           bit;
};

struct AON_CTRL_REG_AON_DIG_RSVD0_BITS
{
    volatile uint32_t TEST_RSVD                     : 32; // bit 0~31
};

union AON_CTRL_REG_AON_DIG_RSVD0 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_DIG_RSVD0_BITS          bit;
};

struct AON_CTRL_REG_AON_DIG_RSVD1_BITS
{
    volatile uint32_t TEST_RSVDA                    : 32; // bit 0~31
};

union AON_CTRL_REG_AON_DIG_RSVD1 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_DIG_RSVD1_BITS          bit;
};

struct AON_CTRL_REG_AON_DIG_RSVD2_BITS
{
    volatile uint32_t TEST_RSVDB                    : 32; // bit 0~31
};

union AON_CTRL_REG_AON_DIG_RSVD2 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_DIG_RSVD2_BITS          bit;
};

struct AON_CTRL_REG_AON_DIG_RSVD3_BITS
{
    volatile uint32_t TEST_RSVDC                    : 32; // bit 0~31
};

union AON_CTRL_REG_AON_DIG_RSVD3 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_DIG_RSVD3_BITS          bit;
};

struct AON_CTRL_REG_AON_DIG_RSVD4_BITS
{
    volatile uint32_t TEST_RSVDD                    : 32; // bit 0~31
};

union AON_CTRL_REG_AON_DIG_RSVD4 {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_AON_DIG_RSVD4_BITS          bit;
};

struct AON_CTRL_REG_EFU_REGDATA_ROM_BITS
{
    volatile uint32_t EFU_REGDATA_ROM_CONFIG        : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union AON_CTRL_REG_EFU_REGDATA_ROM {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_EFU_REGDATA_ROM_BITS        bit;
};

struct AON_CTRL_REG_EFU_REGDATA_SRAM_BITS
{
    volatile uint32_t EFU_REGDATA_SRAM_CONFIG       : 14; // bit 0~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union AON_CTRL_REG_EFU_REGDATA_SRAM {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_EFU_REGDATA_SRAM_BITS       bit;
};

struct AON_CTRL_REG_EFU_REGDATA_SPRF_BITS
{
    volatile uint32_t EFU_REGDATA_SPRF_CONFIG       : 13; // bit 0~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union AON_CTRL_REG_EFU_REGDATA_SPRF {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_EFU_REGDATA_SPRF_BITS       bit;
};

struct AON_CTRL_REG_EFU_REGDATA_SRAM_2P_BITS
{
    volatile uint32_t EFU_REGDATA_SRAM_2P_CONFIG    : 9; // bit 0~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union AON_CTRL_REG_EFU_REGDATA_SRAM_2P {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_EFU_REGDATA_SRAM_2P_BITS    bit;
};

struct AON_CTRL_REG_EFU_LOAD_REG_BITS
{
    volatile uint32_t LDEFU_TUNE_LDOVMEM            : 1; // bit 0~0
    volatile uint32_t LDEFU_TUNE_LDOCORE            : 1; // bit 1~1
    volatile uint32_t LDEFU_TUNE_UVLO_VCC           : 1; // bit 2~2
    volatile uint32_t LDEFU_TUNE_BG_FINE            : 1; // bit 3~3
    volatile uint32_t LDEFU_TUNE_LDO_AON            : 1; // bit 4~4
    volatile uint32_t LDEFU_TUNE_BG_AON             : 1; // bit 5~5
    volatile uint32_t LDEFU_TUNE_LDOVA              : 1; // bit 6~6
    volatile uint32_t LDEFU_RCO32K_RTRIM            : 1; // bit 7~7
    volatile uint32_t LDEFU_RCO24M_TRIM             : 1; // bit 8~8
    volatile uint32_t LDEFU_SPRF_CONFIG             : 1; // bit 9~9
    volatile uint32_t LDEFU_SRAM_CONFIG             : 1; // bit 10~10
    volatile uint32_t LDEFU_ROM_CONFIG              : 1; // bit 11~11
    volatile uint32_t LDEFU_SRAM_2P_CONFIG          : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union AON_CTRL_REG_EFU_LOAD_REG {
    volatile uint32_t                               all;
    struct AON_CTRL_REG_EFU_LOAD_REG_BITS           bit;
};

typedef struct
{
    union AON_CTRL_REG_AON_CHIP_VER                 REG_AON_CHIP_VER; // 0x000
    union AON_CTRL_REG_PMU_FOR_TEST                 REG_PMU_FOR_TEST; // 0x004
    union AON_CTRL_REG_PWON_CNT_CFG0                REG_PWON_CNT_CFG0; // 0x008
    union AON_CTRL_REG_PWON_CNT_CFG1                REG_PWON_CNT_CFG1; // 0x00C
    union AON_CTRL_REG_WAKEUP_ENABLE                REG_WAKEUP_ENABLE; // 0x010
    union AON_CTRL_REG_WAKEUP_IRSR                  REG_WAKEUP_IRSR; // 0x014
    union AON_CTRL_REG_WAKEUP_IMR                   REG_WAKEUP_IMR; // 0x018
    volatile uint32_t                               REG_RESV_0X1C_0X1C[1];
    union AON_CTRL_REG_WAKEUP_ICR                   REG_WAKEUP_ICR; // 0x020
    union AON_CTRL_REG_WAKEUP_ISR                   REG_WAKEUP_ISR; // 0x024
    union AON_CTRL_REG_POWER_WKUP_CTRL0             REG_POWER_WKUP_CTRL0; // 0x028
    volatile uint32_t                               REG_RESV_0X2C_0X2C[1];
    union AON_CTRL_REG_GPIO_WAKEUP_CTRL             REG_GPIO_WAKEUP_CTRL; // 0x030
    union AON_CTRL_REG_GPIO_CTRL_POL                REG_GPIO_CTRL_POL; // 0x034
    union AON_CTRL_REG_GPIO_CTRL_DB_ENA             REG_GPIO_CTRL_DB_ENA; // 0x038
    union AON_CTRL_REG_GPIO_STATUS                  REG_GPIO_STATUS; // 0x03C
    union AON_CTRL_REG_AON_GPIO_OUT                 REG_AON_GPIO_OUT; // 0x040
    union AON_CTRL_REG_CHECK_UVLO_ENABLE            REG_CHECK_UVLO_ENABLE; // 0x044
    union AON_CTRL_REG_POWER_EXT_CTRL               REG_POWER_EXT_CTRL; // 0x048
    union AON_CTRL_REG_SYSRST_STATUS                REG_SYSRST_STATUS; // 0x04C
    union AON_CTRL_REG_AON_SW_RESET                 REG_AON_SW_RESET; // 0x050
    union AON_CTRL_REG_AON_CLK_CTRL                 REG_AON_CLK_CTRL; // 0x054
    union AON_CTRL_REG_AON_RST_CTRL                 REG_AON_RST_CTRL; // 0x058
    volatile uint32_t                               REG_RESV_0X5C_0X7C[9];
    union AON_CTRL_REG_WDT_FEED_EN                  REG_WDT_FEED_EN; // 0x080
    union AON_CTRL_REG_AON_GPADC_CTRL               REG_AON_GPADC_CTRL; // 0x084
    union AON_CTRL_REG_XO24M_CTRL                   REG_XO24M_CTRL; // 0x088
    volatile uint32_t                               REG_RESV_0X8C_0X8C[1];
    union AON_CTRL_REG_RTC_CALIB_CTRL0              REG_RTC_CALIB_CTRL0; // 0x090
    union AON_CTRL_REG_RTC_CALIB_CTRL1              REG_RTC_CALIB_CTRL1; // 0x094
    union AON_CTRL_REG_RTC_CALIB_STATUS             REG_RTC_CALIB_STATUS; // 0x098
    union AON_CTRL_REG_FLASHC_ADDR_OFFSET           REG_FLASHC_ADDR_OFFSET; // 0x09C
    union AON_CTRL_REG_AON_TUNE0                    REG_AON_TUNE0; // 0x0A0
    union AON_CTRL_REG_AON_TUNE1                    REG_AON_TUNE1; // 0x0A4
    union AON_CTRL_REG_AON_BG                       REG_AON_BG;  // 0x0A8
    union AON_CTRL_REG_AON_LDOVAON                  REG_AON_LDOVAON; // 0x0AC
    union AON_CTRL_REG_AON_LDO_VMEM                 REG_AON_LDO_VMEM; // 0x0B0
    volatile uint32_t                               REG_RESV_0XB4_0XBC[3];
    union AON_CTRL_REG_AON_FRC_CTRL0                REG_AON_FRC_CTRL0; // 0x0C0
    union AON_CTRL_REG_AON_FRC_CTRL1                REG_AON_FRC_CTRL1; // 0x0C4
    union AON_CTRL_REG_AON_ANA_RSVD                 REG_AON_ANA_RSVD; // 0x0C8
    union AON_CTRL_REG_AON_DIG_RSVD0                REG_AON_DIG_RSVD0; // 0x0CC
    union AON_CTRL_REG_AON_DIG_RSVD1                REG_AON_DIG_RSVD1; // 0x0D0
    union AON_CTRL_REG_AON_DIG_RSVD2                REG_AON_DIG_RSVD2; // 0x0D4
    union AON_CTRL_REG_AON_DIG_RSVD3                REG_AON_DIG_RSVD3; // 0x0D8
    union AON_CTRL_REG_AON_DIG_RSVD4                REG_AON_DIG_RSVD4; // 0x0DC
    union AON_CTRL_REG_EFU_REGDATA_ROM              REG_EFU_REGDATA_ROM; // 0x0E0
    union AON_CTRL_REG_EFU_REGDATA_SRAM             REG_EFU_REGDATA_SRAM; // 0x0E4
    union AON_CTRL_REG_EFU_REGDATA_SPRF             REG_EFU_REGDATA_SPRF; // 0x0E8
    union AON_CTRL_REG_EFU_REGDATA_SRAM_2P          REG_EFU_REGDATA_SRAM_2P; // 0x0EC
    union AON_CTRL_REG_EFU_LOAD_REG                 REG_EFU_LOAD_REG; // 0x0F0
} AON_CTRL_RegDef;


#endif // __AON_CTRL_REGFILE_H__

