// Seed: 3140124386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1'd0] = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  assign id_6[id_4] = -1 == id_1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
