DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "ptrhm"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "All"
itemName ""
)
]
instances [
(Instance
name "i2c_master"
duLibraryName "idx_fpga_lib"
duName "i2c_master_top"
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
mwi 0
uid 373,0
)
(Instance
name "acq_sm"
duLibraryName "idx_fpga_lib"
duName "ptrhm_acq_sm"
elements [
]
mwi 0
uid 580,0
)
(Instance
name "io"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 742,0
)
(Instance
name "dprams"
duLibraryName "idx_fpga_lib"
duName "ptrhm_dprams"
elements [
(GiElement
name "N_PTRH"
type "integer range 20 downto 1"
value "ESID'length"
)
]
mwi 0
uid 901,0
)
(Instance
name "iswitch_scl"
duLibraryName "idx_fpga_lib"
duName "i2c_half_switch"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
mwi 0
uid 1286,0
)
(Instance
name "iswitch_sda"
duLibraryName "idx_fpga_lib"
duName "i2c_half_switch"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
mwi 0
uid 1316,0
)
(Instance
name "addr"
duLibraryName "idx_fpga_lib"
duName "ptrhm_addr"
elements [
(GiElement
name "N_PTRH"
type "integer range 20 downto 2"
value "ESID'length"
)
]
mwi 0
uid 1368,0
)
(Instance
name "m_i2c_sm"
duLibraryName "idx_fpga_lib"
duName "ptrhm_i2c_sm"
elements [
]
mwi 0
uid 1905,0
)
(Instance
name "m_sw_sm"
duLibraryName "idx_fpga_lib"
duName "ptrhm_sw_sm"
elements [
]
mwi 0
uid 2078,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire"
)
(vvPair
variable "date"
value "11/ 7/2011"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "ptrhm_acquire"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "ptrhm_acquire"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:56:16"
)
(vvPair
variable "unit"
value "ptrhm_acquire"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,78000,85000,79000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,78000,76900,79000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,74000,89000,75000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,74000,88200,75000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,76000,85000,77000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,76000,73900,77000"
st "
ptrhm_acquire
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,76000,68000,77000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,76000,66300,77000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,75000,105000,79000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,75200,99200,77200"
st "
Acquisition Module for multiple PTRH
boards
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,74000,105000,75000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,74000,92400,75000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,74000,85000,76000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "71000,74000,78000,76000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,77000,68000,78000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,77000,66300,78000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,78000,68000,79000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,78000,66900,79000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,77000,85000,78000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,77000,80600,78000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "64000,74000,105000,79000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 177,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 21
suid 1,0
)
declText (MLText
uid 178,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34400,49000,35200"
st "SIGNAL wb_adr_i     : std_logic_vector(2 DOWNTO 0)"
)
)
*13 (Net
uid 185,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 2,0
)
declText (MLText
uid 186,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36000,49000,36800"
st "SIGNAL wb_dat_i     : std_logic_vector(7 DOWNTO 0)"
)
)
*14 (Net
uid 193,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 3,0
)
declText (MLText
uid 194,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36800,49000,37600"
st "SIGNAL wb_dat_o     : std_logic_vector(7 DOWNTO 0)"
)
)
*15 (Net
uid 201,0
decl (Decl
n "wb_we_i"
t "std_logic"
o 27
suid 4,0
)
declText (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,39200,39000,40000"
st "SIGNAL wb_we_i      : std_logic"
)
)
*16 (Net
uid 209,0
decl (Decl
n "wb_stb_i"
t "std_logic"
o 26
suid 5,0
)
declText (MLText
uid 210,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,38400,39000,39200"
st "SIGNAL wb_stb_i     : std_logic"
)
)
*17 (Net
uid 217,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 22
suid 6,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35200,39000,36000"
st "SIGNAL wb_cyc_i     : std_logic"
)
)
*18 (Net
uid 225,0
decl (Decl
n "wb_ack_o"
t "std_logic"
o 20
suid 7,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33600,39000,34400"
st "SIGNAL wb_ack_o     : std_logic"
)
)
*19 (Net
uid 233,0
decl (Decl
n "wb_inta_o"
t "std_logic"
o 25
suid 8,0
)
declText (MLText
uid 234,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,37600,39000,38400"
st "SIGNAL wb_inta_o    : std_logic"
)
)
*20 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "3000,63625,4500,64375"
)
(Line
uid 264,0
sl 0
ro 270
xt "4500,64000,5000,64000"
pts [
"4500,64000"
"5000,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "0,63500,2000,64500"
st "F8M"
ju 2
blo "2000,64300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 273,0
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 9,0
)
declText (MLText
uid 274,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,36000,5200"
st "F8M          : std_ulogic"
)
)
*22 (PortIoIn
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "3000,64625,4500,65375"
)
(Line
uid 278,0
sl 0
ro 270
xt "4500,65000,5000,65000"
pts [
"4500,65000"
"5000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "700,64500,2000,65500"
st "rst"
ju 2
blo "2000,65300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 287,0
decl (Decl
n "rst"
t "std_logic"
o 2
suid 10,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,35500,6000"
st "rst          : std_logic"
)
)
*24 (SaComponent
uid 373,0
optionalChildren [
*25 (CptPort
uid 305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,63625,65000,64375"
)
tg (CPTG
uid 307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
font "arial,8,0"
)
xt "66000,63500,69200,64500"
st "wb_clk_i"
blo "66000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_clk_i"
t "std_logic"
o 1
)
)
)
*26 (CptPort
uid 309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,64625,65000,65375"
)
tg (CPTG
uid 311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 312,0
va (VaSet
font "arial,8,0"
)
xt "66000,64500,69200,65500"
st "wb_rst_i"
blo "66000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_rst_i"
t "std_logic"
o 2
i "'0'"
)
)
)
*27 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,61625,65000,62375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
font "arial,8,0"
)
xt "66000,61500,68300,62500"
st "arst_i"
blo "66000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "arst_i"
t "std_logic"
o 3
i "not ARST_LVL"
)
)
)
*28 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,53625,65000,54375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
font "arial,8,0"
)
xt "66000,53500,72000,54500"
st "wb_adr_i : (2:0)"
blo "66000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
o 4
)
)
)
*29 (CptPort
uid 321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,54625,65000,55375"
)
tg (CPTG
uid 323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
font "arial,8,0"
)
xt "66000,54500,71900,55500"
st "wb_dat_i : (7:0)"
blo "66000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
o 5
)
)
)
*30 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,55625,65000,56375"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
font "arial,8,0"
)
xt "66000,55500,72100,56500"
st "wb_dat_o : (7:0)"
blo "66000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
)
)
)
*31 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,56625,65000,57375"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
font "arial,8,0"
)
xt "66000,56500,69200,57500"
st "wb_we_i"
blo "66000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
o 7
)
)
)
*32 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,57625,65000,58375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
font "arial,8,0"
)
xt "66000,57500,69300,58500"
st "wb_stb_i"
blo "66000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
o 8
)
)
)
*33 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,58625,65000,59375"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
font "arial,8,0"
)
xt "66000,58500,69400,59500"
st "wb_cyc_i"
blo "66000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 9
)
)
)
*34 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,59625,65000,60375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
font "arial,8,0"
)
xt "66000,59500,69600,60500"
st "wb_ack_o"
blo "66000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 10
)
)
)
*35 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,60625,65000,61375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
font "arial,8,0"
)
xt "66000,60500,69700,61500"
st "wb_inta_o"
blo "66000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
)
)
)
*36 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,56625,80750,57375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "75400,56500,79000,57500"
st "scl_pad_i"
ju 2
blo "79000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_pad_i"
t "std_logic"
o 12
)
)
)
*37 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,54625,80750,55375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "75200,54500,79000,55500"
st "scl_pad_o"
ju 2
blo "79000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
o 13
)
)
)
*38 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,55625,80750,56375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
font "arial,8,0"
)
xt "73600,55500,79000,56500"
st "scl_padoen_o"
ju 2
blo "79000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 14
)
)
)
*39 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,63625,80750,64375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
font "arial,8,0"
)
xt "75200,63500,79000,64500"
st "sda_pad_i"
ju 2
blo "79000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_pad_i"
t "std_logic"
o 15
)
)
)
*40 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,61625,80750,62375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
font "arial,8,0"
)
xt "75000,61500,79000,62500"
st "sda_pad_o"
ju 2
blo "79000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
o 16
)
)
)
*41 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,62625,80750,63375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
font "arial,8,0"
)
xt "73400,62500,79000,63500"
st "sda_padoen_o"
ju 2
blo "79000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 17
)
)
)
]
shape (Rectangle
uid 374,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,53000,80000,67000"
)
ttg (MlTextGroup
uid 375,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 376,0
va (VaSet
font "arial,8,1"
)
xt "69300,67000,74600,68000"
st "idx_fpga_lib"
blo "69300,67800"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 377,0
va (VaSet
font "arial,8,1"
)
xt "69300,68000,75700,69000"
st "i2c_master_top"
blo "69300,68800"
tm "CptNameMgr"
)
*44 (Text
uid 378,0
va (VaSet
font "arial,8,1"
)
xt "69300,69000,74000,70000"
st "i2c_master"
blo "69300,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 379,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 380,0
text (MLText
uid 381,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "65000,52200,97000,53000"
st "ARST_LVL = '0'    ( std_logic ) -- asynchronous reset level "
)
header ""
)
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
)
viewicon (ZoomableIcon
uid 382,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,65250,66750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*45 (Net
uid 438,0
decl (Decl
n "arst_i"
t "std_logic"
o 8
suid 11,0
)
declText (MLText
uid 439,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17600,39000,18400"
st "SIGNAL arst_i       : std_logic"
)
)
*46 (Net
uid 466,0
decl (Decl
n "ISwitch"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
suid 13,0
)
declText (MLText
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12000,54000,12800"
st "SIGNAL ISwitch      : std_ulogic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*47 (Net
uid 474,0
decl (Decl
n "scl_pad_o"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 475,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24000,39000,24800"
st "SIGNAL scl_pad_o    : std_logic"
)
)
*48 (Net
uid 482,0
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 483,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24800,39000,25600"
st "SIGNAL scl_padoen_o : std_logic"
)
)
*49 (Net
uid 490,0
decl (Decl
n "scl_pad_i"
t "std_logic"
o 13
suid 16,0
)
declText (MLText
uid 491,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23200,39000,24000"
st "SIGNAL scl_pad_i    : std_logic"
)
)
*50 (Net
uid 498,0
decl (Decl
n "sda_pad_o"
t "std_logic"
o 17
suid 17,0
)
declText (MLText
uid 499,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26400,39000,27200"
st "SIGNAL sda_pad_o    : std_logic"
)
)
*51 (Net
uid 506,0
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 18
suid 18,0
)
declText (MLText
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27200,39000,28000"
st "SIGNAL sda_padoen_o : std_logic"
)
)
*52 (Net
uid 514,0
decl (Decl
n "sda_pad_i"
t "std_logic"
o 16
suid 19,0
)
declText (MLText
uid 515,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25600,39000,26400"
st "SIGNAL sda_pad_i    : std_logic"
)
)
*53 (Net
uid 522,0
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 4
suid 20,0
)
declText (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,50000,8400"
st "sda          : std_logic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*54 (Net
uid 536,0
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 3
suid 21,0
)
declText (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,50000,7600"
st "scl          : std_logic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*55 (PortIoInOut
uid 568,0
shape (CompositeShape
uid 569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 570,0
sl 0
xt "98500,62625,100000,63375"
)
(Line
uid 571,0
sl 0
xt "98000,63000,98500,63000"
pts [
"98000,63000"
"98500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 573,0
va (VaSet
font "arial,8,0"
)
xt "101000,62500,102600,63500"
st "sda"
blo "101000,63300"
tm "WireNameMgr"
)
)
)
*56 (PortIoInOut
uid 574,0
shape (CompositeShape
uid 575,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 576,0
sl 0
xt "98500,55625,100000,56375"
)
(Line
uid 577,0
sl 0
xt "98000,56000,98500,56000"
pts [
"98000,56000"
"98500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 578,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 579,0
va (VaSet
font "arial,8,0"
)
xt "101000,55500,102400,56500"
st "scl"
blo "101000,56300"
tm "WireNameMgr"
)
)
)
*57 (Blk
uid 580,0
shape (Rectangle
uid 581,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,51000,19000,63000"
)
oxt "27000,51000,35000,63000"
ttg (MlTextGroup
uid 582,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 583,0
va (VaSet
font "arial,8,1"
)
xt "12350,54500,17650,55500"
st "idx_fpga_lib"
blo "12350,55300"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 584,0
va (VaSet
font "arial,8,1"
)
xt "12350,55500,18650,56500"
st "ptrhm_acq_sm"
blo "12350,56300"
tm "BlkNameMgr"
)
*60 (Text
uid 585,0
va (VaSet
font "arial,8,1"
)
xt "12350,56500,15550,57500"
st "acq_sm"
blo "12350,57300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 586,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 587,0
text (MLText
uid 588,0
va (VaSet
font "Courier New,8,0"
)
xt "12350,64500,12350,64500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 589,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,61250,12750,62750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*61 (Net
uid 600,0
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 9
suid 24,0
)
declText (MLText
uid 601,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18400,40500,19200"
st "SIGNAL cmd          : ptrhm_i2c_op"
)
)
*62 (Net
uid 628,0
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 26,0
)
declText (MLText
uid 629,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19200,39500,20000"
st "SIGNAL done         : std_ulogic"
)
)
*63 (Net
uid 638,0
decl (Decl
n "err"
t "std_ulogic"
o 11
suid 27,0
)
declText (MLText
uid 639,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20000,39500,20800"
st "SIGNAL err          : std_ulogic"
)
)
*64 (Net
uid 712,0
decl (Decl
n "PTRHn"
t "PTRHn_t"
o 28
suid 35,0
)
declText (MLText
uid 713,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13600,38000,14400"
st "SIGNAL PTRHn        : PTRHn_t"
)
)
*65 (SaComponent
uid 742,0
optionalChildren [
*66 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,11625,60000,12375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
font "arial,8,0"
)
xt "61000,11500,63600,12500"
st "ExpRd"
blo "61000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*67 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,12625,60000,13375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
font "arial,8,0"
)
xt "61000,12500,63600,13500"
st "ExpWr"
blo "61000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*68 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,11625,68750,12375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
font "arial,8,0"
)
xt "64200,11500,67000,12500"
st "ExpAck"
ju 2
blo "67000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*69 (CptPort
uid 726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,13625,60000,14375"
)
tg (CPTG
uid 728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 729,0
va (VaSet
font "arial,8,0"
)
xt "61000,13500,63000,14500"
st "F8M"
blo "61000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*70 (CptPort
uid 730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,12625,68750,13375"
)
tg (CPTG
uid 732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 733,0
va (VaSet
font "arial,8,0"
)
xt "64700,12500,67000,13500"
st "RdEn"
ju 2
blo "67000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*71 (CptPort
uid 734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,13625,68750,14375"
)
tg (CPTG
uid 736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 737,0
va (VaSet
font "arial,8,0"
)
xt "64700,13500,67000,14500"
st "WrEn"
ju 2
blo "67000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*72 (CptPort
uid 738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,14625,68750,15375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 741,0
va (VaSet
font "arial,8,0"
)
xt "64800,14500,67000,15500"
st "BdEn"
ju 2
blo "67000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 743,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,11000,68000,16000"
)
oxt "58000,11000,66000,16000"
ttg (MlTextGroup
uid 744,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 745,0
va (VaSet
font "arial,8,1"
)
xt "61350,16000,66650,17000"
st "idx_fpga_lib"
blo "61350,16800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 746,0
va (VaSet
font "arial,8,1"
)
xt "61350,17000,65650,18000"
st "subbus_io"
blo "61350,17800"
tm "CptNameMgr"
)
*75 (Text
uid 747,0
va (VaSet
font "arial,8,1"
)
xt "61350,18000,62450,19000"
st "io"
blo "61350,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 748,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 749,0
text (MLText
uid 750,0
va (VaSet
font "Courier New,8,0"
)
xt "64000,11000,64000,11000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 751,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,14250,61750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*76 (SaComponent
uid 901,0
optionalChildren [
*77 (CptPort
uid 869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,24625,83000,25375"
)
tg (CPTG
uid 871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 872,0
va (VaSet
font "arial,8,0"
)
xt "84000,24500,86000,25500"
st "F8M"
blo "84000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
)
)
)
*78 (CptPort
uid 873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,14625,83000,15375"
)
tg (CPTG
uid 875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
font "arial,8,0"
)
xt "84000,14500,86300,15500"
st "RdEn"
blo "84000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 2
)
)
)
*79 (CptPort
uid 877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,15625,83000,16375"
)
tg (CPTG
uid 879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "84000,15500,89800,16500"
st "RegEn : (12:0)"
blo "84000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 3
)
)
)
*80 (CptPort
uid 881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,16625,83000,17375"
)
tg (CPTG
uid 883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 884,0
va (VaSet
font "arial,8,0"
)
xt "84000,16500,94000,17500"
st "PTRHEn : (N_PTRH-1:0)"
blo "84000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 4
)
)
)
*81 (CptPort
uid 885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,20625,95750,21375"
)
tg (CPTG
uid 887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 888,0
va (VaSet
font "arial,8,0"
)
xt "88700,20500,94000,21500"
st "WrEn : (12:0)"
ju 2
blo "94000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 5
)
)
)
*82 (CptPort
uid 889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 890,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,21625,95750,22375"
)
tg (CPTG
uid 891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 892,0
va (VaSet
font "arial,8,0"
)
xt "83000,21500,94000,22500"
st "WrPTRHEn : (N_PTRH-1:0)"
ju 2
blo "94000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "WrPTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 6
)
)
)
*83 (CptPort
uid 893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,19625,95750,20375"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
font "arial,8,0"
)
xt "88500,19500,94000,20500"
st "wData : (23:0)"
ju 2
blo "94000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 7
)
)
)
*84 (CptPort
uid 897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 898,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,23625,83000,24375"
)
tg (CPTG
uid 899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 900,0
va (VaSet
font "arial,8,0"
)
xt "84000,23500,89300,24500"
st "rData : (15:0)"
blo "84000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 902,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "83000,14000,95000,28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 903,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 904,0
va (VaSet
font "arial,8,1"
)
xt "88350,25000,93650,26000"
st "idx_fpga_lib"
blo "88350,25800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 905,0
va (VaSet
font "arial,8,1"
)
xt "88350,26000,94650,27000"
st "ptrhm_dprams"
blo "88350,26800"
tm "CptNameMgr"
)
*87 (Text
uid 906,0
va (VaSet
font "arial,8,1"
)
xt "88350,27000,91550,28000"
st "dprams"
blo "88350,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 907,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 908,0
text (MLText
uid 909,0
va (VaSet
font "Courier New,8,0"
)
xt "75000,13200,104500,14000"
st "N_PTRH = ESID'length    ( integer range 20 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "N_PTRH"
type "integer range 20 downto 1"
value "ESID'length"
)
]
)
viewicon (ZoomableIcon
uid 910,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "83250,26250,84750,27750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*88 (Net
uid 917,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 29
suid 37,0
)
declText (MLText
uid 918,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14400,39500,15200"
st "SIGNAL RdEn         : std_ulogic"
)
)
*89 (Net
uid 923,0
decl (Decl
n "RegEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 30
suid 38,0
)
declText (MLText
uid 924,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15200,50000,16000"
st "SIGNAL RegEn        : std_ulogic_vector(12 DOWNTO 0)"
)
)
*90 (Net
uid 931,0
lang 11
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 31
suid 39,0
)
declText (MLText
uid 932,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12800,53000,13600"
st "SIGNAL PTRHEn       : std_ulogic_vector(N_PTRH-1 DOWNTO 0)"
)
)
*91 (Net
uid 939,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 40,0
)
declText (MLText
uid 940,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,46000,6800"
st "rData        : std_logic_vector(15 DOWNTO 0)"
)
)
*92 (PortIoOut
uid 945,0
shape (CompositeShape
uid 946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 947,0
sl 0
ro 90
xt "78000,23625,79500,24375"
)
(Line
uid 948,0
sl 0
ro 90
xt "79500,24000,80000,24000"
pts [
"80000,24000"
"79500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
font "arial,8,0"
)
xt "74700,23500,77000,24500"
st "rData"
ju 2
blo "77000,24300"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 959,0
decl (Decl
n "i2c_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 28
suid 41,0
)
declText (MLText
uid 960,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22400,49500,23200"
st "SIGNAL i2c_wdata    : std_ulogic_vector(7 DOWNTO 0)"
)
)
*94 (Net
uid 961,0
decl (Decl
n "i2c_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 12
suid 42,0
)
declText (MLText
uid 962,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21600,50000,22400"
st "SIGNAL i2c_rdata    : std_ulogic_vector(23 DOWNTO 0)"
)
)
*95 (Net
uid 983,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 33
suid 45,0
)
declText (MLText
uid 984,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11200,39500,12000"
st "SIGNAL BdEn         : std_ulogic"
)
)
*96 (Net
uid 999,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 34
suid 47,0
)
declText (MLText
uid 1000,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,36000,3600"
st "ExpRd        : std_ulogic"
)
)
*97 (PortIoIn
uid 1005,0
shape (CompositeShape
uid 1006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1007,0
sl 0
ro 270
xt "55000,11625,56500,12375"
)
(Line
uid 1008,0
sl 0
ro 270
xt "56500,12000,57000,12000"
pts [
"56500,12000"
"57000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1009,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
font "arial,8,0"
)
xt "51400,11500,54000,12500"
st "ExpRd"
ju 2
blo "54000,12300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 1011,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 35
suid 48,0
)
declText (MLText
uid 1012,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "ExpWr        : std_ulogic"
)
)
*99 (PortIoIn
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 270
xt "55000,12625,56500,13375"
)
(Line
uid 1020,0
sl 0
ro 270
xt "56500,13000,57000,13000"
pts [
"56500,13000"
"57000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1022,0
va (VaSet
font "arial,8,0"
)
xt "51400,12500,54000,13500"
st "ExpWr"
ju 2
blo "54000,13300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 1043,0
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 7
suid 50,0
)
declText (MLText
uid 1044,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20800,49500,21600"
st "SIGNAL i2c_addr     : std_ulogic_vector(6 DOWNTO 0)"
)
)
*101 (PortIoIn
uid 1053,0
shape (CompositeShape
uid 1054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1055,0
sl 0
ro 270
xt "55000,19625,56500,20375"
)
(Line
uid 1056,0
sl 0
ro 270
xt "56500,20000,57000,20000"
pts [
"56500,20000"
"57000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1057,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
font "arial,8,0"
)
xt "52000,19500,54000,20500"
st "Addr"
ju 2
blo "54000,20300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 1059,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 36
suid 52,0
)
declText (MLText
uid 1060,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,46000,2800"
st "Addr         : std_logic_vector(15 DOWNTO 0)"
)
)
*103 (Net
uid 1091,0
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 37
suid 53,0
)
declText (MLText
uid 1092,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32800,49500,33600"
st "SIGNAL wData        : std_logic_vector(23 DOWNTO 0)"
)
)
*104 (Net
uid 1103,0
decl (Decl
n "WrEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 38
suid 54,0
)
declText (MLText
uid 1104,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16000,49500,16800"
st "SIGNAL WrEn         : std_logic_vector(12 DOWNTO 0)"
)
)
*105 (Net
uid 1115,0
decl (Decl
n "WrPTRHEn"
t "std_ulogic_vector"
b "(ESID'high DOWNTO 0)"
o 39
suid 55,0
)
declText (MLText
uid 1116,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16800,53500,17600"
st "SIGNAL WrPTRHEn     : std_ulogic_vector(ESID'high DOWNTO 0)"
)
)
*106 (SaComponent
uid 1286,0
optionalChildren [
*107 (CptPort
uid 1296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,53625,88000,54375"
)
tg (CPTG
uid 1298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1299,0
va (VaSet
font "arial,8,0"
)
xt "89000,53500,90300,54500"
st "En"
blo "89000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 1
)
)
)
*108 (CptPort
uid 1300,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,55625,96750,56375"
)
tg (CPTG
uid 1302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1303,0
va (VaSet
font "arial,8,0"
)
xt "93400,55500,95000,56500"
st "pad"
ju 2
blo "95000,56300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pad"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
)
)
)
*109 (CptPort
uid 1304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1305,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,56625,88000,57375"
)
tg (CPTG
uid 1306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1307,0
va (VaSet
font "arial,8,0"
)
xt "89000,56500,91200,57500"
st "pad_i"
blo "89000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pad_i"
t "std_logic"
o 4
)
)
)
*110 (CptPort
uid 1308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,54625,88000,55375"
)
tg (CPTG
uid 1310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1311,0
va (VaSet
font "arial,8,0"
)
xt "89000,54500,91400,55500"
st "pad_o"
blo "89000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "pad_o"
t "std_logic"
o 2
)
)
)
*111 (CptPort
uid 1312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,55625,88000,56375"
)
tg (CPTG
uid 1314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1315,0
va (VaSet
font "arial,8,0"
)
xt "89000,55500,92600,56500"
st "padoen_o"
blo "89000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "padoen_o"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 1287,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,53000,96000,59000"
)
oxt "15000,6000,23000,12000"
ttg (MlTextGroup
uid 1288,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 1289,0
va (VaSet
font "arial,8,1"
)
xt "88850,50000,94150,51000"
st "idx_fpga_lib"
blo "88850,50800"
tm "BdLibraryNameMgr"
)
*113 (Text
uid 1290,0
va (VaSet
font "arial,8,1"
)
xt "88850,51000,95150,52000"
st "i2c_half_switch"
blo "88850,51800"
tm "CptNameMgr"
)
*114 (Text
uid 1291,0
va (VaSet
font "arial,8,1"
)
xt "88850,52000,93550,53000"
st "iswitch_scl"
blo "88850,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1292,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1293,0
text (MLText
uid 1294,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "68000,52800,97000,53600"
st "N_ISBITS = N_ISBITS    ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
)
viewicon (ZoomableIcon
uid 1295,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,57250,89750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*115 (SaComponent
uid 1316,0
optionalChildren [
*116 (CptPort
uid 1326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,60625,88000,61375"
)
tg (CPTG
uid 1328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1329,0
va (VaSet
font "arial,8,0"
)
xt "89000,60500,90300,61500"
st "En"
blo "89000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 1
)
)
)
*117 (CptPort
uid 1330,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,62625,96750,63375"
)
tg (CPTG
uid 1332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1333,0
va (VaSet
font "arial,8,0"
)
xt "93400,62500,95000,63500"
st "pad"
ju 2
blo "95000,63300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pad"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
)
)
)
*118 (CptPort
uid 1334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1335,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,63625,88000,64375"
)
tg (CPTG
uid 1336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1337,0
va (VaSet
font "arial,8,0"
)
xt "89000,63500,91200,64500"
st "pad_i"
blo "89000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pad_i"
t "std_logic"
o 4
)
)
)
*119 (CptPort
uid 1338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,61625,88000,62375"
)
tg (CPTG
uid 1340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1341,0
va (VaSet
font "arial,8,0"
)
xt "89000,61500,91400,62500"
st "pad_o"
blo "89000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "pad_o"
t "std_logic"
o 2
)
)
)
*120 (CptPort
uid 1342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,62625,88000,63375"
)
tg (CPTG
uid 1344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1345,0
va (VaSet
font "arial,8,0"
)
xt "89000,62500,92600,63500"
st "padoen_o"
blo "89000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "padoen_o"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 1317,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,60000,96000,66000"
)
oxt "15000,6000,23000,12000"
ttg (MlTextGroup
uid 1318,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 1319,0
va (VaSet
font "arial,8,1"
)
xt "88850,66000,94150,67000"
st "idx_fpga_lib"
blo "88850,66800"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 1320,0
va (VaSet
font "arial,8,1"
)
xt "88850,67000,95150,68000"
st "i2c_half_switch"
blo "88850,67800"
tm "CptNameMgr"
)
*123 (Text
uid 1321,0
va (VaSet
font "arial,8,1"
)
xt "88850,68000,93850,69000"
st "iswitch_sda"
blo "88850,68800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1322,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1323,0
text (MLText
uid 1324,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "68000,59800,93500,60600"
st "N_ISBITS = 4    ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
)
viewicon (ZoomableIcon
uid 1325,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,64250,89750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*124 (SaComponent
uid 1368,0
optionalChildren [
*125 (CptPort
uid 1352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,19625,60000,20375"
)
tg (CPTG
uid 1354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1355,0
va (VaSet
font "arial,8,0"
)
xt "61000,19500,63000,20500"
st "Addr"
blo "61000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 5,0
)
)
)
*126 (CptPort
uid 1356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,19625,68750,20375"
)
tg (CPTG
uid 1358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1359,0
va (VaSet
font "arial,8,0"
)
xt "64800,19500,67000,20500"
st "BdEn"
ju 2
blo "67000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
suid 6,0
)
)
)
*127 (CptPort
uid 1360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,21625,68750,22375"
)
tg (CPTG
uid 1362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1363,0
va (VaSet
font "arial,8,0"
)
xt "63500,21500,67000,22500"
st "PTRHEn"
ju 2
blo "67000,22300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 3
suid 7,0
)
)
)
*128 (CptPort
uid 1364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,20625,68750,21375"
)
tg (CPTG
uid 1366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1367,0
va (VaSet
font "arial,8,0"
)
xt "64200,20500,67000,21500"
st "RegEn"
ju 2
blo "67000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 4
suid 8,0
)
)
)
]
shape (Rectangle
uid 1369,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,19000,68000,23000"
)
oxt "15000,6000,23000,11000"
ttg (MlTextGroup
uid 1370,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 1371,0
va (VaSet
font "arial,8,1"
)
xt "61350,23500,66650,24500"
st "idx_fpga_lib"
blo "61350,24300"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 1372,0
va (VaSet
font "arial,8,1"
)
xt "61350,24500,66550,25500"
st "ptrhm_addr"
blo "61350,25300"
tm "CptNameMgr"
)
*131 (Text
uid 1373,0
va (VaSet
font "arial,8,1"
)
xt "61350,25500,63450,26500"
st "addr"
blo "61350,26300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1374,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1375,0
text (MLText
uid 1376,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,19100,59000,19900"
st "N_PTRH =     ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_PTRH"
type "integer range 20 downto 2"
value "ESID'length"
)
]
)
viewicon (ZoomableIcon
uid 1377,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,21250,61750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*132 (Net
uid 1567,0
decl (Decl
n "sw_cmd"
t "ptrhm_i2c_op"
o 41
suid 67,0
)
declText (MLText
uid 1568,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28800,40500,29600"
st "SIGNAL sw_cmd       : ptrhm_i2c_op"
)
)
*133 (Net
uid 1571,0
decl (Decl
n "sw_done"
t "std_ulogic"
o 43
suid 69,0
)
declText (MLText
uid 1572,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29600,39500,30400"
st "SIGNAL sw_done      : std_ulogic"
)
)
*134 (Net
uid 1573,0
decl (Decl
n "sw_err"
t "std_ulogic"
o 44
suid 70,0
)
declText (MLText
uid 1574,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30400,39500,31200"
st "SIGNAL sw_err       : std_ulogic"
)
)
*135 (Net
uid 1575,0
decl (Decl
n "sw_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 45
suid 71,0
)
declText (MLText
uid 1576,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28000,49500,28800"
st "SIGNAL sw_addr      : std_ulogic_vector(6 DOWNTO 0)"
)
)
*136 (Net
uid 1577,0
decl (Decl
n "sw_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 46
suid 72,0
)
declText (MLText
uid 1578,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32000,49500,32800"
st "SIGNAL sw_wdata     : std_ulogic_vector(7 DOWNTO 0)"
)
)
*137 (Net
uid 1579,0
decl (Decl
n "sw_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 47
suid 73,0
)
declText (MLText
uid 1580,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31200,50000,32000"
st "SIGNAL sw_rdata     : std_ulogic_vector(23 DOWNTO 0)"
)
)
*138 (SaComponent
uid 1905,0
optionalChildren [
*139 (CptPort
uid 1837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,61625,57750,62375"
)
tg (CPTG
uid 1839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1840,0
va (VaSet
font "arial,8,0"
)
xt "53700,61500,56000,62500"
st "arst_i"
ju 2
blo "56000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "arst_i"
t "std_logic"
o 9
suid 100,0
)
)
)
*140 (CptPort
uid 1841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1842,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,52625,45000,53375"
)
tg (CPTG
uid 1843,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1844,0
va (VaSet
font "arial,8,0"
)
xt "46000,52500,47800,53500"
st "cmd"
blo "46000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 2
suid 101,0
)
)
)
*141 (CptPort
uid 1845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1846,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,53625,45000,54375"
)
tg (CPTG
uid 1847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1848,0
va (VaSet
font "arial,8,0"
)
xt "46000,53500,48000,54500"
st "done"
blo "46000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 102,0
)
)
)
*142 (CptPort
uid 1849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1850,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,54625,45000,55375"
)
tg (CPTG
uid 1851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1852,0
va (VaSet
font "arial,8,0"
)
xt "46000,54500,47400,55500"
st "err"
blo "46000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "err"
t "std_ulogic"
o 11
suid 103,0
)
)
)
*143 (CptPort
uid 1853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,59625,45000,60375"
)
tg (CPTG
uid 1855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1856,0
va (VaSet
font "arial,8,0"
)
xt "46000,59500,48000,60500"
st "F8M"
blo "46000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 104,0
)
)
)
*144 (CptPort
uid 1857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,55625,45000,56375"
)
tg (CPTG
uid 1859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1860,0
va (VaSet
font "arial,8,0"
)
xt "46000,55500,49300,56500"
st "i2c_addr"
blo "46000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 3
suid 105,0
)
)
)
*145 (CptPort
uid 1861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1862,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,57625,45000,58375"
)
tg (CPTG
uid 1863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1864,0
va (VaSet
font "arial,8,0"
)
xt "46000,57500,49500,58500"
st "i2c_rdata"
blo "46000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 12
suid 106,0
)
)
)
*146 (CptPort
uid 1865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1866,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,56625,45000,57375"
)
tg (CPTG
uid 1867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1868,0
va (VaSet
font "arial,8,0"
)
xt "46000,56500,49700,57500"
st "i2c_wdata"
blo "46000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 4
suid 107,0
)
)
)
*147 (CptPort
uid 1869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,60625,45000,61375"
)
tg (CPTG
uid 1871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1872,0
va (VaSet
font "arial,8,0"
)
xt "46000,60500,47300,61500"
st "rst"
blo "46000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 108,0
)
)
)
*148 (CptPort
uid 1873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1874,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,59625,57750,60375"
)
tg (CPTG
uid 1875,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1876,0
va (VaSet
font "arial,8,0"
)
xt "52400,59500,56000,60500"
st "wb_ack_o"
ju 2
blo "56000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_ack_o"
t "std_logic"
o 6
suid 109,0
)
)
)
*149 (CptPort
uid 1877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,53625,57750,54375"
)
tg (CPTG
uid 1879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1880,0
va (VaSet
font "arial,8,0"
)
xt "52600,53500,56000,54500"
st "wb_adr_i"
ju 2
blo "56000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 13
suid 110,0
)
)
)
*150 (CptPort
uid 1881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,58625,57750,59375"
)
tg (CPTG
uid 1883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1884,0
va (VaSet
font "arial,8,0"
)
xt "52600,58500,56000,59500"
st "wb_cyc_i"
ju 2
blo "56000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 14
suid 111,0
)
)
)
*151 (CptPort
uid 1885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,54625,57750,55375"
)
tg (CPTG
uid 1887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1888,0
va (VaSet
font "arial,8,0"
)
xt "52700,54500,56000,55500"
st "wb_dat_i"
ju 2
blo "56000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 112,0
)
)
)
*152 (CptPort
uid 1889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1890,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,55625,57750,56375"
)
tg (CPTG
uid 1891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1892,0
va (VaSet
font "arial,8,0"
)
xt "52500,55500,56000,56500"
st "wb_dat_o"
ju 2
blo "56000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 113,0
)
)
)
*153 (CptPort
uid 1893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1894,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,60625,57750,61375"
)
tg (CPTG
uid 1895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1896,0
va (VaSet
font "arial,8,0"
)
xt "52300,60500,56000,61500"
st "wb_inta_o"
ju 2
blo "56000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_inta_o"
t "std_logic"
o 8
suid 114,0
)
)
)
*154 (CptPort
uid 1897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,57625,57750,58375"
)
tg (CPTG
uid 1899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1900,0
va (VaSet
font "arial,8,0"
)
xt "52700,57500,56000,58500"
st "wb_stb_i"
ju 2
blo "56000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 16
suid 115,0
)
)
)
*155 (CptPort
uid 1901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,56625,57750,57375"
)
tg (CPTG
uid 1903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1904,0
va (VaSet
font "arial,8,0"
)
xt "52800,56500,56000,57500"
st "wb_we_i"
ju 2
blo "56000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 17
suid 116,0
)
)
)
]
shape (Rectangle
uid 1906,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,52000,57000,63000"
)
oxt "15000,6000,27000,17000"
ttg (MlTextGroup
uid 1907,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 1908,0
va (VaSet
font "arial,8,1"
)
xt "48000,65500,53300,66500"
st "idx_fpga_lib"
blo "48000,66300"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 1909,0
va (VaSet
font "arial,8,1"
)
xt "48000,66500,54000,67500"
st "ptrhm_i2c_sm"
blo "48000,67300"
tm "CptNameMgr"
)
*158 (Text
uid 1910,0
va (VaSet
font "arial,8,1"
)
xt "48000,67500,52000,68500"
st "m_i2c_sm"
blo "48000,68300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1911,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1912,0
text (MLText
uid 1913,0
va (VaSet
font "Courier New,8,0"
)
xt "27000,53500,27000,53500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1914,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,61250,46750,62750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*159 (SaComponent
uid 2078,0
optionalChildren [
*160 (CptPort
uid 2014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,58625,27000,59375"
)
tg (CPTG
uid 2016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2017,0
va (VaSet
font "arial,8,0"
)
xt "28000,58500,29300,59500"
st "clk"
blo "28000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 33,0
)
)
)
*161 (CptPort
uid 2018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,52625,37750,53375"
)
tg (CPTG
uid 2020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2021,0
va (VaSet
font "arial,8,0"
)
xt "34200,52500,36000,53500"
st "cmd"
ju 2
blo "36000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 11
suid 34,0
)
)
)
*162 (CptPort
uid 2022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2023,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,53625,37750,54375"
)
tg (CPTG
uid 2024,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2025,0
va (VaSet
font "arial,8,0"
)
xt "34000,53500,36000,54500"
st "done"
ju 2
blo "36000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "done"
t "std_ulogic"
o 3
suid 35,0
)
)
)
*163 (CptPort
uid 2026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2027,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,54625,37750,55375"
)
tg (CPTG
uid 2028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2029,0
va (VaSet
font "arial,8,0"
)
xt "34600,54500,36000,55500"
st "err"
ju 2
blo "36000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "err"
t "std_ulogic"
o 4
suid 36,0
)
)
)
*164 (CptPort
uid 2030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,55625,37750,56375"
)
tg (CPTG
uid 2032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2033,0
va (VaSet
font "arial,8,0"
)
xt "32700,55500,36000,56500"
st "i2c_addr"
ju 2
blo "36000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 12
suid 37,0
)
)
)
*165 (CptPort
uid 2034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2035,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,57625,37750,58375"
)
tg (CPTG
uid 2036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2037,0
va (VaSet
font "arial,8,0"
)
xt "32500,57500,36000,58500"
st "i2c_rdata"
ju 2
blo "36000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 5
suid 38,0
)
)
)
*166 (CptPort
uid 2038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,56625,37750,57375"
)
tg (CPTG
uid 2040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2041,0
va (VaSet
font "arial,8,0"
)
xt "32300,56500,36000,57500"
st "i2c_wdata"
ju 2
blo "36000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 13
suid 39,0
)
)
)
*167 (CptPort
uid 2042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,50625,37750,51375"
)
tg (CPTG
uid 2044,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2045,0
va (VaSet
font "arial,8,0"
)
xt "33200,50500,36000,51500"
st "ISwitch"
ju 2
blo "36000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ISwitch"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 10
suid 40,0
)
)
)
*168 (CptPort
uid 2046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,57625,27000,58375"
)
tg (CPTG
uid 2048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2049,0
va (VaSet
font "arial,8,0"
)
xt "28000,57500,31000,58500"
st "PTRHn"
blo "28000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "PTRHn"
t "PTRHn_t"
o 1
suid 41,0
)
)
)
*169 (CptPort
uid 2050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,59625,27000,60375"
)
tg (CPTG
uid 2052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2053,0
va (VaSet
font "arial,8,0"
)
xt "28000,59500,29300,60500"
st "rst"
blo "28000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 42,0
)
)
)
*170 (CptPort
uid 2054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,54625,27000,55375"
)
tg (CPTG
uid 2056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2057,0
va (VaSet
font "arial,8,0"
)
xt "28000,54500,31200,55500"
st "sw_addr"
blo "28000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "sw_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 7
suid 43,0
)
)
)
*171 (CptPort
uid 2058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,51625,27000,52375"
)
tg (CPTG
uid 2060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2061,0
va (VaSet
font "arial,8,0"
)
xt "28000,51500,31100,52500"
st "sw_cmd"
blo "28000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "sw_cmd"
t "ptrhm_i2c_op"
o 8
suid 44,0
)
)
)
*172 (CptPort
uid 2062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2063,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,52625,27000,53375"
)
tg (CPTG
uid 2064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2065,0
va (VaSet
font "arial,8,0"
)
xt "28000,52500,31300,53500"
st "sw_done"
blo "28000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sw_done"
t "std_ulogic"
o 14
suid 45,0
)
)
)
*173 (CptPort
uid 2066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2067,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,53625,27000,54375"
)
tg (CPTG
uid 2068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2069,0
va (VaSet
font "arial,8,0"
)
xt "28000,53500,30700,54500"
st "sw_err"
blo "28000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sw_err"
t "std_ulogic"
o 15
suid 46,0
)
)
)
*174 (CptPort
uid 2070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2071,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,56625,27000,57375"
)
tg (CPTG
uid 2072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2073,0
va (VaSet
font "arial,8,0"
)
xt "28000,56500,31400,57500"
st "sw_rdata"
blo "28000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sw_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 16
suid 47,0
)
)
)
*175 (CptPort
uid 2074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,55625,27000,56375"
)
tg (CPTG
uid 2076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2077,0
va (VaSet
font "arial,8,0"
)
xt "28000,55500,31600,56500"
st "sw_wdata"
blo "28000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "sw_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 9
suid 48,0
)
)
)
]
shape (Rectangle
uid 2079,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,50000,37000,62000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 2080,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 2081,0
va (VaSet
font "arial,8,1"
)
xt "30050,67000,35350,68000"
st "idx_fpga_lib"
blo "30050,67800"
tm "BdLibraryNameMgr"
)
*177 (Text
uid 2082,0
va (VaSet
font "arial,8,1"
)
xt "30050,68000,35950,69000"
st "ptrhm_sw_sm"
blo "30050,68800"
tm "CptNameMgr"
)
*178 (Text
uid 2083,0
va (VaSet
font "arial,8,1"
)
xt "30050,69000,33950,70000"
st "m_sw_sm"
blo "30050,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2084,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2085,0
text (MLText
uid 2086,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,51500,8000,51500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2087,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,60250,28750,61750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*179 (Wire
uid 179,0
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57750,54000,64250,54000"
pts [
"64250,54000"
"57750,54000"
]
)
start &28
end &149
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
font "arial,8,0"
)
xt "58000,53000,64000,54000"
st "wb_adr_i : (2:0)"
blo "58000,53800"
tm "WireNameMgr"
)
)
on &12
)
*180 (Wire
uid 187,0
shape (OrthoPolyLine
uid 188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57750,55000,64250,55000"
pts [
"64250,55000"
"57750,55000"
]
)
start &29
end &151
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
font "arial,8,0"
)
xt "58000,54000,63900,55000"
st "wb_dat_i : (7:0)"
blo "58000,54800"
tm "WireNameMgr"
)
)
on &13
)
*181 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57750,56000,64250,56000"
pts [
"64250,56000"
"57750,56000"
]
)
start &30
end &152
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
font "arial,8,0"
)
xt "58000,55000,64100,56000"
st "wb_dat_o : (7:0)"
blo "58000,55800"
tm "WireNameMgr"
)
)
on &14
)
*182 (Wire
uid 203,0
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
)
xt "57750,57000,64250,57000"
pts [
"64250,57000"
"57750,57000"
]
)
start &31
end &155
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
font "arial,8,0"
)
xt "59000,56000,62200,57000"
st "wb_we_i"
blo "59000,56800"
tm "WireNameMgr"
)
)
on &15
)
*183 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "57750,58000,64250,58000"
pts [
"64250,58000"
"57750,58000"
]
)
start &32
end &154
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
font "arial,8,0"
)
xt "59000,57000,62300,58000"
st "wb_stb_i"
blo "59000,57800"
tm "WireNameMgr"
)
)
on &16
)
*184 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
)
xt "57750,59000,64250,59000"
pts [
"64250,59000"
"57750,59000"
]
)
start &33
end &150
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "59000,58000,62400,59000"
st "wb_cyc_i"
blo "59000,58800"
tm "WireNameMgr"
)
)
on &17
)
*185 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
)
xt "57750,60000,64250,60000"
pts [
"64250,60000"
"57750,60000"
]
)
start &34
end &148
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "59000,59000,62600,60000"
st "wb_ack_o"
blo "59000,59800"
tm "WireNameMgr"
)
)
on &18
)
*186 (Wire
uid 235,0
shape (OrthoPolyLine
uid 236,0
va (VaSet
vasetType 3
)
xt "57750,61000,64250,61000"
pts [
"64250,61000"
"57750,61000"
]
)
start &35
end &153
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "59000,60000,62700,61000"
st "wb_inta_o"
blo "59000,60800"
tm "WireNameMgr"
)
)
on &19
)
*187 (Wire
uid 267,0
optionalChildren [
*188 (BdJunction
uid 303,0
ps "OnConnectorStrategy"
shape (Circle
uid 304,0
va (VaSet
vasetType 1
)
xt "41600,63600,42400,64400"
radius 400
)
)
*189 (BdJunction
uid 1071,0
ps "OnConnectorStrategy"
shape (Circle
uid 1072,0
va (VaSet
vasetType 1
)
xt "6600,63600,7400,64400"
radius 400
)
)
*190 (BdJunction
uid 2092,0
ps "OnConnectorStrategy"
shape (Circle
uid 2093,0
va (VaSet
vasetType 1
)
xt "22600,63600,23400,64400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "5000,64000,64250,64000"
pts [
"5000,64000"
"64250,64000"
]
)
start &20
end &25
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,63000,9000,64000"
st "F8M"
blo "7000,63800"
tm "WireNameMgr"
)
)
on &21
)
*191 (Wire
uid 281,0
optionalChildren [
*192 (BdJunction
uid 295,0
ps "OnConnectorStrategy"
shape (Circle
uid 296,0
va (VaSet
vasetType 1
)
xt "42600,64600,43400,65400"
radius 400
)
)
*193 (BdJunction
uid 1079,0
ps "OnConnectorStrategy"
shape (Circle
uid 1080,0
va (VaSet
vasetType 1
)
xt "7600,64600,8400,65400"
radius 400
)
)
*194 (BdJunction
uid 2090,0
ps "OnConnectorStrategy"
shape (Circle
uid 2091,0
va (VaSet
vasetType 1
)
xt "23600,64600,24400,65400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "5000,65000,64250,65000"
pts [
"5000,65000"
"64250,65000"
]
)
start &22
end &26
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,64000,8300,65000"
st "rst"
blo "7000,64800"
tm "WireNameMgr"
)
)
on &23
)
*195 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "43000,61000,44250,65000"
pts [
"43000,65000"
"43000,61000"
"44250,61000"
]
)
start &192
end &147
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
font "arial,8,0"
)
xt "42000,60000,43300,61000"
st "rst"
blo "42000,60800"
tm "WireNameMgr"
)
)
on &23
)
*196 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "42000,60000,44250,64000"
pts [
"42000,64000"
"42000,60000"
"44250,60000"
]
)
start &188
end &143
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
font "arial,8,0"
)
xt "41000,59000,43000,60000"
st "F8M"
blo "41000,59800"
tm "WireNameMgr"
)
)
on &21
)
*197 (Wire
uid 440,0
shape (OrthoPolyLine
uid 441,0
va (VaSet
vasetType 3
)
xt "57750,62000,64250,62000"
pts [
"64250,62000"
"57750,62000"
]
)
start &27
end &139
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 445,0
va (VaSet
font "arial,8,0"
)
xt "59000,61000,61300,62000"
st "arst_i"
blo "59000,61800"
tm "WireNameMgr"
)
)
on &45
)
*198 (Wire
uid 458,0
optionalChildren [
*199 (BdJunction
uid 1350,0
ps "OnConnectorStrategy"
shape (Circle
uid 1351,0
va (VaSet
vasetType 1
)
xt "85600,53600,86400,54400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,51000,87250,54000"
pts [
"37750,51000"
"86000,51000"
"86000,54000"
"87250,54000"
]
)
start &167
end &107
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
font "arial,8,0"
)
xt "40000,50000,49500,51000"
st "ISwitch : (N_ISBITS-1:0)"
blo "40000,50800"
tm "WireNameMgr"
)
)
on &46
)
*200 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "80750,55000,87250,55000"
pts [
"80750,55000"
"87250,55000"
]
)
start &37
end &110
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
font "arial,8,0"
)
xt "81000,54000,84800,55000"
st "scl_pad_o"
blo "81000,54800"
tm "WireNameMgr"
)
)
on &47
)
*201 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "80750,56000,87250,56000"
pts [
"80750,56000"
"87250,56000"
]
)
start &38
end &111
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
font "arial,8,0"
)
xt "81000,55000,86400,56000"
st "scl_padoen_o"
blo "81000,55800"
tm "WireNameMgr"
)
)
on &48
)
*202 (Wire
uid 492,0
shape (OrthoPolyLine
uid 493,0
va (VaSet
vasetType 3
)
xt "80750,57000,87250,57000"
pts [
"80750,57000"
"87250,57000"
]
)
start &36
end &109
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
font "arial,8,0"
)
xt "81000,56000,84600,57000"
st "scl_pad_i"
blo "81000,56800"
tm "WireNameMgr"
)
)
on &49
)
*203 (Wire
uid 500,0
shape (OrthoPolyLine
uid 501,0
va (VaSet
vasetType 3
)
xt "80750,62000,87250,62000"
pts [
"80750,62000"
"87250,62000"
]
)
start &40
end &119
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
font "arial,8,0"
)
xt "81000,61000,85000,62000"
st "sda_pad_o"
blo "81000,61800"
tm "WireNameMgr"
)
)
on &50
)
*204 (Wire
uid 508,0
shape (OrthoPolyLine
uid 509,0
va (VaSet
vasetType 3
)
xt "80750,63000,87250,63000"
pts [
"80750,63000"
"87250,63000"
]
)
start &41
end &120
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "81000,62000,86600,63000"
st "sda_padoen_o"
blo "81000,62800"
tm "WireNameMgr"
)
)
on &51
)
*205 (Wire
uid 516,0
shape (OrthoPolyLine
uid 517,0
va (VaSet
vasetType 3
)
xt "80750,64000,87250,64000"
pts [
"80750,64000"
"87250,64000"
]
)
start &39
end &118
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 521,0
va (VaSet
font "arial,8,0"
)
xt "81000,63000,84800,64000"
st "sda_pad_i"
blo "81000,63800"
tm "WireNameMgr"
)
)
on &52
)
*206 (Wire
uid 524,0
shape (OrthoPolyLine
uid 525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,63000,98000,63000"
pts [
"96750,63000"
"98000,63000"
]
)
start &117
end &55
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "96000,62000,97600,63000"
st "sda"
blo "96000,62800"
tm "WireNameMgr"
)
)
on &53
)
*207 (Wire
uid 538,0
shape (OrthoPolyLine
uid 539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,56000,98000,56000"
pts [
"96750,56000"
"98000,56000"
]
)
start &108
end &56
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "98000,55000,99400,56000"
st "scl"
blo "98000,55800"
tm "WireNameMgr"
)
)
on &54
)
*208 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "37750,53000,44250,53000"
pts [
"37750,53000"
"44250,53000"
]
)
start &161
end &140
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 599,0
va (VaSet
font "arial,8,0"
)
xt "40000,52000,41800,53000"
st "cmd"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &61
)
*209 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "37750,54000,44250,54000"
pts [
"44250,54000"
"37750,54000"
]
)
start &141
end &162
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 649,0
va (VaSet
font "arial,8,0"
)
xt "40000,53000,42000,54000"
st "done"
blo "40000,53800"
tm "WireNameMgr"
)
)
on &62
)
*210 (Wire
uid 652,0
shape (OrthoPolyLine
uid 653,0
va (VaSet
vasetType 3
)
xt "37750,55000,44250,55000"
pts [
"44250,55000"
"37750,55000"
]
)
start &142
end &163
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 659,0
va (VaSet
font "arial,8,0"
)
xt "40000,54000,41400,55000"
st "err"
blo "40000,54800"
tm "WireNameMgr"
)
)
on &63
)
*211 (Wire
uid 662,0
shape (OrthoPolyLine
uid 663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,56000,44250,56000"
pts [
"37750,56000"
"44250,56000"
]
)
start &164
end &144
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
va (VaSet
font "arial,8,0"
)
xt "38000,55000,43900,56000"
st "i2c_addr : (6:0)"
blo "38000,55800"
tm "WireNameMgr"
)
)
on &100
)
*212 (Wire
uid 672,0
shape (OrthoPolyLine
uid 673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,57000,44250,57000"
pts [
"37750,57000"
"44250,57000"
]
)
start &166
end &146
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
font "arial,8,0"
)
xt "38000,56000,44300,57000"
st "i2c_wdata : (7:0)"
blo "38000,56800"
tm "WireNameMgr"
)
)
on &93
)
*213 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,58000,44250,58000"
pts [
"37750,58000"
"44250,58000"
]
)
start &165
end &145
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 697,0
va (VaSet
font "arial,8,0"
)
xt "38000,57000,44500,58000"
st "i2c_rdata : (23:0)"
blo "38000,57800"
tm "WireNameMgr"
)
)
on &94
)
*214 (Wire
uid 704,0
shape (OrthoPolyLine
uid 705,0
va (VaSet
vasetType 3
)
xt "19000,58000,26250,58000"
pts [
"19000,58000"
"23000,58000"
"26250,58000"
]
)
start &57
end &168
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 711,0
va (VaSet
font "arial,8,0"
)
xt "21000,57000,24000,58000"
st "PTRHn"
blo "21000,57800"
tm "WireNameMgr"
)
)
on &64
)
*215 (Wire
uid 919,0
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
)
xt "68750,13000,82250,15000"
pts [
"68750,13000"
"74000,13000"
"74000,15000"
"82250,15000"
]
)
start &70
end &78
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
font "arial,8,0"
)
xt "70750,12000,73050,13000"
st "RdEn"
blo "70750,12800"
tm "WireNameMgr"
)
)
on &88
)
*216 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68750,16000,82250,21000"
pts [
"82250,16000"
"79000,16000"
"79000,21000"
"68750,21000"
]
)
start &79
end &128
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
font "arial,8,0"
)
xt "70000,20000,75800,21000"
st "RegEn : (12:0)"
blo "70000,20800"
tm "WireNameMgr"
)
)
on &89
)
*217 (Wire
uid 933,0
shape (OrthoPolyLine
uid 934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68750,17000,82250,22000"
pts [
"82250,17000"
"80000,17000"
"80000,22000"
"68750,22000"
]
)
start &80
end &127
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 938,0
va (VaSet
font "arial,8,0"
)
xt "70000,21000,80000,22000"
st "PTRHEn : (N_PTRH-1:0)"
blo "70000,21800"
tm "WireNameMgr"
)
)
on &90
)
*218 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,24000,82250,24000"
pts [
"82250,24000"
"80000,24000"
]
)
start &84
end &92
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79250,23000,81550,24000"
st "rData"
blo "79250,23800"
tm "WireNameMgr"
)
)
on &91
)
*219 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "79000,25000,82250,25000"
pts [
"82250,25000"
"79000,25000"
]
)
start &77
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
font "arial,8,0"
)
xt "80000,24000,82000,25000"
st "F8M"
blo "80000,24800"
tm "WireNameMgr"
)
)
on &21
)
*220 (Wire
uid 985,0
shape (OrthoPolyLine
uid 986,0
va (VaSet
vasetType 3
)
xt "68750,15000,72000,20000"
pts [
"68750,15000"
"72000,15000"
"72000,20000"
"68750,20000"
]
)
start &72
end &126
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
font "arial,8,0"
)
xt "70000,19000,72200,20000"
st "BdEn"
blo "70000,19800"
tm "WireNameMgr"
)
)
on &95
)
*221 (Wire
uid 993,0
shape (OrthoPolyLine
uid 994,0
va (VaSet
vasetType 3
)
xt "56000,14000,59250,14000"
pts [
"59250,14000"
"56000,14000"
]
)
start &69
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 998,0
va (VaSet
font "arial,8,0"
)
xt "57000,13000,59000,14000"
st "F8M"
blo "57000,13800"
tm "WireNameMgr"
)
)
on &21
)
*222 (Wire
uid 1001,0
shape (OrthoPolyLine
uid 1002,0
va (VaSet
vasetType 3
)
xt "57000,12000,59250,12000"
pts [
"59250,12000"
"57000,12000"
]
)
start &66
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1004,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55250,11000,57850,12000"
st "ExpRd"
blo "55250,11800"
tm "WireNameMgr"
)
)
on &96
)
*223 (Wire
uid 1013,0
shape (OrthoPolyLine
uid 1014,0
va (VaSet
vasetType 3
)
xt "57000,13000,59250,13000"
pts [
"59250,13000"
"57000,13000"
]
)
start &67
end &99
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55250,12000,57850,13000"
st "ExpWr"
blo "55250,12800"
tm "WireNameMgr"
)
)
on &98
)
*224 (Wire
uid 1047,0
shape (OrthoPolyLine
uid 1048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,20000,59250,20000"
pts [
"57000,20000"
"59250,20000"
]
)
start &101
end &125
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1052,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,19000,59000,20000"
st "Addr"
blo "57000,19800"
tm "WireNameMgr"
)
)
on &102
)
*225 (Wire
uid 1065,0
shape (OrthoPolyLine
uid 1066,0
va (VaSet
vasetType 3
)
xt "7000,60000,11000,64000"
pts [
"7000,64000"
"7000,60000"
"11000,60000"
]
)
start &189
end &57
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1070,0
va (VaSet
font "arial,8,0"
)
xt "8000,59000,10000,60000"
st "F8M"
blo "8000,59800"
tm "WireNameMgr"
)
)
on &21
)
*226 (Wire
uid 1073,0
shape (OrthoPolyLine
uid 1074,0
va (VaSet
vasetType 3
)
xt "8000,61000,11000,65000"
pts [
"8000,65000"
"8000,61000"
"11000,61000"
]
)
start &193
end &57
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1078,0
va (VaSet
font "arial,8,0"
)
xt "9000,60000,10300,61000"
st "rst"
blo "9000,60800"
tm "WireNameMgr"
)
)
on &23
)
*227 (Wire
uid 1119,0
shape (OrthoPolyLine
uid 1120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,22000,101000,56000"
pts [
"95750,22000"
"101000,22000"
"101000,46000"
"6000,46000"
"6000,56000"
"11000,56000"
]
)
start &82
end &57
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1124,0
va (VaSet
font "arial,8,0"
)
xt "96000,21000,100500,22000"
st "WrPTRHEn"
blo "96000,21800"
tm "WireNameMgr"
)
)
on &105
)
*228 (Wire
uid 1127,0
shape (OrthoPolyLine
uid 1128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,21000,102000,55000"
pts [
"95750,21000"
"102000,21000"
"102000,47000"
"7000,47000"
"7000,55000"
"11000,55000"
]
)
start &81
end &57
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1132,0
va (VaSet
font "arial,8,0"
)
xt "96000,20000,101300,21000"
st "WrEn : (12:0)"
blo "96000,20800"
tm "WireNameMgr"
)
)
on &104
)
*229 (Wire
uid 1135,0
shape (OrthoPolyLine
uid 1136,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,20000,103000,54000"
pts [
"95750,20000"
"103000,20000"
"103000,48000"
"8000,48000"
"8000,54000"
"11000,54000"
]
)
start &83
end &57
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
font "arial,8,0"
)
xt "96000,19000,101500,20000"
st "wData : (23:0)"
blo "96000,19800"
tm "WireNameMgr"
)
)
on &103
)
*230 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,54000,87250,61000"
pts [
"86000,54000"
"86000,61000"
"87250,61000"
]
)
start &199
end &116
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1349,0
va (VaSet
font "arial,8,0"
)
xt "83250,60000,86050,61000"
st "ISwitch"
blo "83250,60800"
tm "WireNameMgr"
)
)
on &46
)
*231 (Wire
uid 1499,0
shape (OrthoPolyLine
uid 1500,0
va (VaSet
vasetType 3
)
xt "19000,52000,26250,52000"
pts [
"19000,52000"
"23000,52000"
"26250,52000"
]
)
start &57
end &171
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1506,0
va (VaSet
font "arial,8,0"
)
xt "21000,51000,24100,52000"
st "sw_cmd"
blo "21000,51800"
tm "WireNameMgr"
)
)
on &132
)
*232 (Wire
uid 1519,0
shape (OrthoPolyLine
uid 1520,0
va (VaSet
vasetType 3
)
xt "19000,53000,26250,53000"
pts [
"26250,53000"
"23000,53000"
"19000,53000"
]
)
start &172
end &57
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1526,0
va (VaSet
font "arial,8,0"
)
xt "21000,52000,24300,53000"
st "sw_done"
blo "21000,52800"
tm "WireNameMgr"
)
)
on &133
)
*233 (Wire
uid 1529,0
shape (OrthoPolyLine
uid 1530,0
va (VaSet
vasetType 3
)
xt "19000,54000,26250,54000"
pts [
"26250,54000"
"23000,54000"
"19000,54000"
]
)
start &173
end &57
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1536,0
va (VaSet
font "arial,8,0"
)
xt "21000,53000,23700,54000"
st "sw_err"
blo "21000,53800"
tm "WireNameMgr"
)
)
on &134
)
*234 (Wire
uid 1539,0
shape (OrthoPolyLine
uid 1540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,55000,26250,55000"
pts [
"19000,55000"
"23000,55000"
"26250,55000"
]
)
start &57
end &170
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1546,0
va (VaSet
font "arial,8,0"
)
xt "20000,54000,25800,55000"
st "sw_addr : (6:0)"
blo "20000,54800"
tm "WireNameMgr"
)
)
on &135
)
*235 (Wire
uid 1549,0
shape (OrthoPolyLine
uid 1550,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,56000,26250,56000"
pts [
"19000,56000"
"23000,56000"
"26250,56000"
]
)
start &57
end &175
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1556,0
va (VaSet
font "arial,8,0"
)
xt "20000,55000,26200,56000"
st "sw_wdata : (7:0)"
blo "20000,55800"
tm "WireNameMgr"
)
)
on &136
)
*236 (Wire
uid 1559,0
shape (OrthoPolyLine
uid 1560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,57000,26250,57000"
pts [
"26250,57000"
"23000,57000"
"19000,57000"
]
)
start &174
end &57
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1566,0
va (VaSet
font "arial,8,0"
)
xt "20000,56000,26400,57000"
st "sw_rdata : (23:0)"
blo "20000,56800"
tm "WireNameMgr"
)
)
on &137
)
*237 (Wire
uid 1994,0
shape (OrthoPolyLine
uid 1995,0
va (VaSet
vasetType 3
)
xt "23000,59000,26250,64000"
pts [
"23000,64000"
"23000,59000"
"26250,59000"
]
)
start &190
end &160
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2001,0
va (VaSet
font "arial,8,0"
)
xt "24000,58000,26000,59000"
st "F8M"
blo "24000,58800"
tm "WireNameMgr"
)
)
on &21
)
*238 (Wire
uid 2004,0
shape (OrthoPolyLine
uid 2005,0
va (VaSet
vasetType 3
)
xt "24000,60000,26250,65000"
pts [
"24000,65000"
"24000,60000"
"26250,60000"
]
)
start &194
end &169
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2011,0
va (VaSet
font "arial,8,0"
)
xt "24000,59000,25300,60000"
st "rst"
blo "24000,59800"
tm "WireNameMgr"
)
)
on &23
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *239 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*241 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.ptrhm.all;
USE idx_fpga_lib.All;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*243 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*244 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*245 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*246 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*247 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*248 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1284,998"
viewArea "-11003,37539,58627,91326"
cachedDiagramExtent "0,0,105000,79000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1013
paperHeight 783
windowsPaperWidth 1013
windowsPaperHeight 783
paperType "LETTER"
windowsPaperName "LETTER"
windowsPaperType 1
scale 65
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2099,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*250 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*251 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*253 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*254 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*255 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*256 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*257 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*259 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*260 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*262 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*263 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*264 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*265 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*266 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*267 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*268 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*269 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "arial,8,1"
)
xt "20000,8400,23800,9400"
st "Pre User:"
blo "20000,9200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,46500,10200"
st "type PTRHn_t is integer range 0 to ESID'high;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10200,27100,11200"
st "Diagram Signals:"
blo "20000,11000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 74,0
usingSuid 1
emptyRow *270 (LEmptyRow
)
uid 54,0
optionalChildren [
*271 (RefLabelRowHdr
)
*272 (TitleRowHdr
)
*273 (FilterRowHdr
)
*274 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*275 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*276 (GroupColHdr
tm "GroupColHdrMgr"
)
*277 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*278 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*279 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*280 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*281 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*282 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 21
suid 1,0
)
)
uid 241,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 2,0
)
)
uid 243,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 3,0
)
)
uid 245,0
)
*286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 27
suid 4,0
)
)
uid 247,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 26
suid 5,0
)
)
uid 249,0
)
*288 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 22
suid 6,0
)
)
uid 251,0
)
*289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 20
suid 7,0
)
)
uid 253,0
)
*290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 25
suid 8,0
)
)
uid 255,0
)
*291 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 9,0
)
)
uid 257,0
scheme 0
)
*292 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 10,0
)
)
uid 259,0
scheme 0
)
*293 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arst_i"
t "std_logic"
o 8
suid 11,0
)
)
uid 468,0
)
*294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ISwitch"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
suid 13,0
)
)
uid 470,0
)
*295 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_o"
t "std_logic"
o 14
suid 14,0
)
)
uid 550,0
)
*296 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 15
suid 15,0
)
)
uid 552,0
)
*297 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_i"
t "std_logic"
o 13
suid 16,0
)
)
uid 554,0
)
*298 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_o"
t "std_logic"
o 17
suid 17,0
)
)
uid 556,0
)
*299 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 18
suid 18,0
)
)
uid 558,0
)
*300 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_i"
t "std_logic"
o 16
suid 19,0
)
)
uid 560,0
)
*301 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 4
suid 20,0
)
)
uid 562,0
)
*302 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 3
suid 21,0
)
)
uid 564,0
)
*303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 9
suid 24,0
)
)
uid 612,0
)
*304 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 26,0
)
)
uid 616,0
scheme 0
)
*305 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "err"
t "std_ulogic"
o 11
suid 27,0
)
)
uid 618,0
scheme 0
)
*306 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PTRHn"
t "PTRHn_t"
o 28
suid 35,0
)
)
uid 702,0
scheme 0
)
*307 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 29
suid 37,0
)
)
uid 951,0
)
*308 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 30
suid 38,0
)
)
uid 953,0
)
*309 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 31
suid 39,0
)
)
uid 955,0
)
*310 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 40,0
)
)
uid 957,0
)
*311 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 28
suid 41,0
)
)
uid 963,0
)
*312 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 12
suid 42,0
)
)
uid 965,0
)
*313 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 33
suid 45,0
)
)
uid 1023,0
)
*314 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 34
suid 47,0
)
)
uid 1025,0
)
*315 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 35
suid 48,0
)
)
uid 1027,0
)
*316 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 7
suid 50,0
)
)
uid 1061,0
)
*317 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 36
suid 52,0
)
)
uid 1063,0
)
*318 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 37
suid 53,0
)
)
uid 1081,0
scheme 0
)
*319 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 38
suid 54,0
)
)
uid 1093,0
scheme 0
)
*320 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrPTRHEn"
t "std_ulogic_vector"
b "(ESID'high DOWNTO 0)"
o 39
suid 55,0
)
)
uid 1105,0
scheme 0
)
*321 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_cmd"
t "ptrhm_i2c_op"
o 41
suid 67,0
)
)
uid 1581,0
)
*322 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_done"
t "std_ulogic"
o 43
suid 69,0
)
)
uid 1585,0
)
*323 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_err"
t "std_ulogic"
o 44
suid 70,0
)
)
uid 1587,0
)
*324 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 45
suid 71,0
)
)
uid 1589,0
)
*325 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 46
suid 72,0
)
)
uid 1591,0
)
*326 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 47
suid 73,0
)
)
uid 1593,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*327 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *328 (MRCItem
litem &270
pos 44
dimension 20
)
uid 69,0
optionalChildren [
*329 (MRCItem
litem &271
pos 0
dimension 20
uid 70,0
)
*330 (MRCItem
litem &272
pos 1
dimension 23
uid 71,0
)
*331 (MRCItem
litem &273
pos 2
hidden 1
dimension 20
uid 72,0
)
*332 (MRCItem
litem &283
pos 17
dimension 20
uid 242,0
)
*333 (MRCItem
litem &284
pos 16
dimension 20
uid 244,0
)
*334 (MRCItem
litem &285
pos 15
dimension 20
uid 246,0
)
*335 (MRCItem
litem &286
pos 14
dimension 20
uid 248,0
)
*336 (MRCItem
litem &287
pos 13
dimension 20
uid 250,0
)
*337 (MRCItem
litem &288
pos 12
dimension 20
uid 252,0
)
*338 (MRCItem
litem &289
pos 11
dimension 20
uid 254,0
)
*339 (MRCItem
litem &290
pos 10
dimension 20
uid 256,0
)
*340 (MRCItem
litem &291
pos 1
dimension 20
uid 258,0
)
*341 (MRCItem
litem &292
pos 4
dimension 20
uid 260,0
)
*342 (MRCItem
litem &293
pos 7
dimension 20
uid 469,0
)
*343 (MRCItem
litem &294
pos 33
dimension 20
uid 471,0
)
*344 (MRCItem
litem &295
pos 32
dimension 20
uid 551,0
)
*345 (MRCItem
litem &296
pos 31
dimension 20
uid 553,0
)
*346 (MRCItem
litem &297
pos 30
dimension 20
uid 555,0
)
*347 (MRCItem
litem &298
pos 29
dimension 20
uid 557,0
)
*348 (MRCItem
litem &299
pos 28
dimension 20
uid 559,0
)
*349 (MRCItem
litem &300
pos 27
dimension 20
uid 561,0
)
*350 (MRCItem
litem &301
pos 5
dimension 20
uid 563,0
)
*351 (MRCItem
litem &302
pos 6
dimension 20
uid 565,0
)
*352 (MRCItem
litem &303
pos 24
dimension 20
uid 613,0
)
*353 (MRCItem
litem &304
pos 23
dimension 20
uid 617,0
)
*354 (MRCItem
litem &305
pos 22
dimension 20
uid 619,0
)
*355 (MRCItem
litem &306
pos 21
dimension 20
uid 703,0
)
*356 (MRCItem
litem &307
pos 20
dimension 20
uid 952,0
)
*357 (MRCItem
litem &308
pos 19
dimension 20
uid 954,0
)
*358 (MRCItem
litem &309
pos 18
dimension 20
uid 956,0
)
*359 (MRCItem
litem &310
pos 34
dimension 20
uid 958,0
)
*360 (MRCItem
litem &311
pos 25
dimension 20
uid 964,0
)
*361 (MRCItem
litem &312
pos 26
dimension 20
uid 966,0
)
*362 (MRCItem
litem &313
pos 8
dimension 20
uid 1024,0
)
*363 (MRCItem
litem &314
pos 3
dimension 20
uid 1026,0
)
*364 (MRCItem
litem &315
pos 2
dimension 20
uid 1028,0
)
*365 (MRCItem
litem &316
pos 9
dimension 20
uid 1062,0
)
*366 (MRCItem
litem &317
pos 0
dimension 20
uid 1064,0
)
*367 (MRCItem
litem &318
pos 35
dimension 20
uid 1082,0
)
*368 (MRCItem
litem &319
pos 36
dimension 20
uid 1094,0
)
*369 (MRCItem
litem &320
pos 37
dimension 20
uid 1106,0
)
*370 (MRCItem
litem &321
pos 38
dimension 20
uid 1582,0
)
*371 (MRCItem
litem &322
pos 39
dimension 20
uid 1586,0
)
*372 (MRCItem
litem &323
pos 40
dimension 20
uid 1588,0
)
*373 (MRCItem
litem &324
pos 41
dimension 20
uid 1590,0
)
*374 (MRCItem
litem &325
pos 42
dimension 20
uid 1592,0
)
*375 (MRCItem
litem &326
pos 43
dimension 20
uid 1594,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*376 (MRCItem
litem &274
pos 0
dimension 20
uid 74,0
)
*377 (MRCItem
litem &276
pos 1
dimension 50
uid 75,0
)
*378 (MRCItem
litem &277
pos 2
dimension 100
uid 76,0
)
*379 (MRCItem
litem &278
pos 3
dimension 47
uid 77,0
)
*380 (MRCItem
litem &279
pos 4
dimension 100
uid 78,0
)
*381 (MRCItem
litem &280
pos 5
dimension 100
uid 79,0
)
*382 (MRCItem
litem &281
pos 6
dimension 50
uid 80,0
)
*383 (MRCItem
litem &282
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *384 (LEmptyRow
)
uid 83,0
optionalChildren [
*385 (RefLabelRowHdr
)
*386 (TitleRowHdr
)
*387 (FilterRowHdr
)
*388 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*389 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*390 (GroupColHdr
tm "GroupColHdrMgr"
)
*391 (NameColHdr
tm "GenericNameColHdrMgr"
)
*392 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*393 (InitColHdr
tm "GenericValueColHdrMgr"
)
*394 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*395 (EolColHdr
tm "GenericEolColHdrMgr"
)
*396 (LogGeneric
generic (GiElement
name "N_ISBITS"
type "integer"
value "4"
)
uid 472,0
)
*397 (LogGeneric
generic (GiElement
name "ESID"
type "ESID_array"
value "( 0, 0, 0, 0, 0, 1, 2, 3 )"
)
uid 700,0
)
*398 (LogGeneric
generic (GiElement
name "ISwitchBit"
type "ISB_array"
value "( 0, 1, 2, 3 )"
)
uid 2094,0
)
*399 (LogGeneric
generic (GiElement
name "ESwitchAddr"
type "ESA_array"
value "( \"1110000\", \"0000000\", \"0000000\", \"0000000\" )"
)
uid 2096,0
)
*400 (LogGeneric
generic (GiElement
name "ESwitchBit"
type "ESB_array"
value "( 0, 1, 2, 3, 4, 0, 0, 0 )"
)
uid 2098,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*401 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *402 (MRCItem
litem &384
pos 5
dimension 20
)
uid 97,0
optionalChildren [
*403 (MRCItem
litem &385
pos 0
dimension 20
uid 98,0
)
*404 (MRCItem
litem &386
pos 1
dimension 23
uid 99,0
)
*405 (MRCItem
litem &387
pos 2
hidden 1
dimension 20
uid 100,0
)
*406 (MRCItem
litem &396
pos 0
dimension 20
uid 473,0
)
*407 (MRCItem
litem &397
pos 1
dimension 20
uid 701,0
)
*408 (MRCItem
litem &398
pos 2
dimension 20
uid 2095,0
)
*409 (MRCItem
litem &399
pos 3
dimension 20
uid 2097,0
)
*410 (MRCItem
litem &400
pos 4
dimension 20
uid 2099,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*411 (MRCItem
litem &388
pos 0
dimension 20
uid 102,0
)
*412 (MRCItem
litem &390
pos 1
dimension 50
uid 103,0
)
*413 (MRCItem
litem &391
pos 2
dimension 100
uid 104,0
)
*414 (MRCItem
litem &392
pos 3
dimension 100
uid 105,0
)
*415 (MRCItem
litem &393
pos 4
dimension 128
uid 106,0
)
*416 (MRCItem
litem &394
pos 5
dimension 50
uid 107,0
)
*417 (MRCItem
litem &395
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
