<html><body><samp><pre>
<!@TC:1768797493>
#Build: Synplify Pro (R) O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: riddler.ece.northwestern.edu

# Sun Jan 18 22:38:05 2026

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: riddler.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126617
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1768797493> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: riddler.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126617
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1768797493> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1768797493> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1768797493> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1768797493> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1768797493> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1768797493> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/gel8580/CE387/HW/HW2/sv/matmul_top.sv" (library work)
@I::"/home/gel8580/CE387/HW/HW2/sv/matmul.sv" (library work)
@I::"/home/gel8580/CE387/HW/HW2/sv/bram.sv" (library work)
Verilog syntax check successful!
Selecting top level module matmul_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:1:7:1:11:@N:CG364:@XP_MSG">bram.sv(1)</a><!@TM:1768797493> | Synthesizing module bram in library work.

	BRAM_ADDR_WIDTH=32'b00000000000000000000000000001010
	BRAM_DATA_WIDTH=32'b00000000000000000000000000100000
   Generated name = bram_10s_32s
Running optimization stage 1 on bram_10s_32s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:CL134:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Found RAM mem, depth=1024, width=32
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:1:7:1:13:@N:CG364:@XP_MSG">matmul.sv(1)</a><!@TM:1768797493> | Synthesizing module matmul in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH=32'b00000000000000000000000000001010
	MATRIX_SIZE=32'b00000000000000000000000000001000
   Generated name = matmul_32s_10s_8s
Running optimization stage 1 on matmul_32s_10s_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul_top.sv:1:7:1:17:@N:CG364:@XP_MSG">matmul_top.sv(1)</a><!@TM:1768797493> | Synthesizing module matmul_top in library work.
Running optimization stage 1 on matmul_top .......
Running optimization stage 2 on matmul_top .......
Running optimization stage 2 on matmul_32s_10s_8s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit j[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL190:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Optimizing register bit i[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL279:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Pruning register bits 31 to 3 of i[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@W:CL279:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Pruning register bits 31 to 3 of j[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/matmul.sv:40:4:40:13:@N:CL201:@XP_MSG">matmul.sv(40)</a><!@TM:1768797493> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on bram_10s_32s .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/gel8580/CE387/HW/HW2/syn/rev_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 18 22:38:06 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: riddler.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126617
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1768797493> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 18 22:38:06 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 18 22:38:06 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: riddler.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126617
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1768797493> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 18 22:38:08 2026

###########################################################]
Premap Report

# Sun Jan 18 22:38:08 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: riddler.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126617
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport5></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1768797493> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1768797493> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/gel8580/CE387/HW/HW2/syn/rev_1/matmul_top_scck.rpt:@XP_FILE">matmul_top_scck.rpt</a>
Printing clock  summary report in "/home/gel8580/CE387/HW/HW2/syn/rev_1/matmul_top_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1768797493> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1768797493> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1768797493> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1768797493> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1768797493> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1768797493> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1768797493> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       matmul_top|clock     110.3 MHz     9.070         inferred     Autoconstr_clkgroup_0     200  
=======================================================================================================



Clock Load Summary
***********************

                     Clock     Source          Clock Pin                    Non-clock Pin     Non-clock Pin
Clock                Load      Pin             Seq Example                  Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------
matmul_top|clock     200       clock(port)     matmul_inst.state[2:0].C     -                 -            
===========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@W:MT529:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Found inferred clock matmul_top|clock which controls 200 sequential elements including a_inst.mem[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1768797493> | Writing default property annotation file /home/gel8580/CE387/HW/HW2/syn/rev_1/matmul_top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Encoding state machine state[2:0] (in view: work.matmul_32s_10s_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 32MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 18 22:38:09 2026

###########################################################]
Map & Optimize Report

# Sun Jan 18 22:38:09 2026


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: riddler.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126617
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport7></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1768797493> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1768797493> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1768797493> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1768797493> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1768797493> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1768797493> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1768797493> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)

Encoding state machine state[2:0] (in view: work.matmul_32s_10s_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[0] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[0] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[1] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[1] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[2] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[2] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[3] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[3] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[4] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[4] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[5] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[5] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[6] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[6] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[7] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[7] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[8] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[8] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance c_inst.read_addr[9] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[9] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[0] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[1] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[2] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[3] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[4] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[5] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[6] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[7] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[8] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance b_inst.read_addr[9] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[0] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[1] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[2] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[3] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[4] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[5] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[6] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[7] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[8] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@N:BN362:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Removing sequential instance a_inst.read_addr[9] (in view: work.matmul_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/gel8580/CE387/HW/HW2/sv/bram.sv:16:2:16:11:@A:BN291:@XP_MSG">bram.sv(16)</a><!@TM:1768797493> | Boundary register c_inst.read_addr[9:0] (in view: work.matmul_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1768797493> | RAM c_inst.mem[31:0] required 102 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 122MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 122MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1768797493> | RAM c_inst.mem[31:0] required 102 registers during mapping  

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 131MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 131MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 131MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 178 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:matmul_inst.done_o@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cycloneive_io_ibuf     178        matmul_inst.done_o
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 131MB)

Writing Analyst data base /home/gel8580/CE387/HW/HW2/syn/rev_1/synwork/matmul_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 131MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 131MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1768797493> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1768797493> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/gel8580/CE387/HW/HW2/syn/rev_1/matmul_top_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 131MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 128MB peak: 131MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1768797493> | Found inferred clock matmul_top|clock with period 12.01ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Sun Jan 18 22:38:12 2026</a>
#


Top view:               matmul_top
Requested Frequency:    83.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1768797493> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1768797493> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -2.119

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
matmul_top|clock     83.3 MHz      70.8 MHz      12.007        14.126        -2.119     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
matmul_top|clock  matmul_top|clock  |  12.007      -2.119  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: matmul_top|clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

               Starting                                                                        Arrival           
Instance       Reference            Type                                Pin        Net         Time        Slack 
               Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------
a_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W       q_b[0]     q_b_0       4.154       -2.119
b_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W_0     q_b[0]     q_b_0_0     4.154       -2.119
b_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W_0     q_b[1]     q_b_0_1     4.154       -2.053
a_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W       q_b[1]     q_b_1       4.154       -2.053
b_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W_0     q_b[2]     q_b_0_2     4.154       -1.987
a_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W       q_b[2]     q_b_2       4.154       -1.987
b_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W_0     q_b[3]     q_b_0_3     4.154       -1.921
a_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W       q_b[3]     q_b_3       4.154       -1.921
b_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W_0     q_b[4]     q_b_0_4     4.154       -1.855
a_inst.mem     matmul_top|clock     synplicity_altsyncram_RAM_R_W       q_b[4]     q_b_4       4.154       -1.855
=================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                                     Required           
Instance                   Reference            Type                                Pin            Net                  Time         Slack 
                           Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------
c_inst.mem.datareg[31]     matmul_top|clock     dffeas                              d              c_din_combout_13     12.534       -2.119
c_inst.mem.datareg[30]     matmul_top|clock     dffeas                              d              c_din_combout_12     12.534       -2.053
c_inst.mem                 matmul_top|clock     synplicity_altsyncram_RAM_R_W_1     data_a[31]     c_din_31             12.985       -1.994
c_inst.mem.datareg[29]     matmul_top|clock     dffeas                              d              c_din_combout_11     12.534       -1.987
c_inst.mem                 matmul_top|clock     synplicity_altsyncram_RAM_R_W_1     data_a[30]     c_din_30             12.985       -1.928
c_inst.mem.datareg[28]     matmul_top|clock     dffeas                              d              c_din_combout_10     12.534       -1.921
c_inst.mem                 matmul_top|clock     synplicity_altsyncram_RAM_R_W_1     data_a[29]     c_din_29             12.985       -1.862
c_inst.mem.datareg[27]     matmul_top|clock     dffeas                              d              c_din_combout_9      12.534       -1.855
c_inst.mem                 matmul_top|clock     synplicity_altsyncram_RAM_R_W_1     data_a[28]     c_din_28             12.985       -1.796
c_inst.mem.datareg[26]     matmul_top|clock     dffeas                              d              c_din_combout_8      12.534       -1.789
===========================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="/home/gel8580/CE387/HW/HW2/syn/rev_1/matmul_top.srr:srsf/home/gel8580/CE387/HW/HW2/syn/rev_1/matmul_top.srs:fp:50521:66838:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.007
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.534

    - Propagation time:                      14.653
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.119

    Number of logic level(s):                36
    Starting point:                          a_inst.mem / q_b[0]
    Ending point:                            c_inst.mem.datareg[31] / d
    The start point is clocked by            matmul_top|clock [rising] on pin clock0
    The end   point is clocked by            matmul_top|clock [rising] on pin clk

Instance / Net                                                                              Pin           Pin               Arrival     No. of    
Name                                             Type                                       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
a_inst.mem                                       synplicity_altsyncram_RAM_R_W              q_b[0]        Out     4.154     4.154       -         
q_b_0                                            Net                                        -             -       0.326     -           1         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      datad         In      -         4.480       -         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      combout       Out     0.155     4.635       -         
un1_acc_new_ml_mu_m_0[0]                         Net                                        -             -       0.333     -           2         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     datab[0]      In      -         4.968       -         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     result[0]     Out     4.302     9.270       -         
un1_acc_new_ml_ml_2_F[0]                         Net                                        -             -       0.935     -           1         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      dataa         In      -         10.205      -         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      cout          Out     0.498     10.703      -         
acc_new_0_carry_0_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cin           In      -         10.703      -         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.769      -         
acc_new_0_carry_1_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cin           In      -         10.769      -         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.835      -         
acc_new_0_carry_2_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cin           In      -         10.835      -         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.901      -         
acc_new_0_carry_3_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cin           In      -         10.901      -         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.967      -         
acc_new_0_carry_4_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cin           In      -         10.967      -         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.033      -         
acc_new_0_carry_5_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cin           In      -         11.033      -         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.099      -         
acc_new_0_carry_6_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cin           In      -         11.099      -         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.165      -         
acc_new_0_carry_7_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cin           In      -         11.165      -         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.231      -         
acc_new_0_carry_8_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cin           In      -         11.231      -         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.297      -         
acc_new_0_carry_9_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cin           In      -         11.297      -         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.363      -         
acc_new_0_carry_10_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cin           In      -         11.363      -         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.429      -         
acc_new_0_carry_11_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cin           In      -         11.429      -         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.495      -         
acc_new_0_carry_12_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cin           In      -         11.495      -         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.561      -         
acc_new_0_carry_13_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cin           In      -         11.561      -         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cout          Out     0.066     11.627      -         
acc_new_0_carry_14                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cin           In      -         11.627      -         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cout          Out     0.066     11.693      -         
acc_new_0_carry_15                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cin           In      -         11.693      -         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cout          Out     0.066     11.759      -         
acc_new_0_carry_16                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cin           In      -         11.759      -         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cout          Out     0.066     11.825      -         
acc_new_0_carry_17                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cin           In      -         11.825      -         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cout          Out     0.066     11.891      -         
acc_new_0_carry_18                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cin           In      -         11.891      -         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cout          Out     0.066     11.957      -         
acc_new_0_carry_19                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add20                      cycloneive_lcell_comb                      cin           In      -         11.957      -         
matmul_inst.acc_new_0_add20                      cycloneive_lcell_comb                      cout          Out     0.066     12.023      -         
acc_new_0_carry_20                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add21                      cycloneive_lcell_comb                      cin           In      -         12.023      -         
matmul_inst.acc_new_0_add21                      cycloneive_lcell_comb                      cout          Out     0.066     12.089      -         
acc_new_0_carry_21                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add22                      cycloneive_lcell_comb                      cin           In      -         12.089      -         
matmul_inst.acc_new_0_add22                      cycloneive_lcell_comb                      cout          Out     0.066     12.155      -         
acc_new_0_carry_22                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add23                      cycloneive_lcell_comb                      cin           In      -         12.155      -         
matmul_inst.acc_new_0_add23                      cycloneive_lcell_comb                      cout          Out     0.066     12.221      -         
acc_new_0_carry_23                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add24                      cycloneive_lcell_comb                      cin           In      -         12.221      -         
matmul_inst.acc_new_0_add24                      cycloneive_lcell_comb                      cout          Out     0.066     12.287      -         
acc_new_0_carry_24                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add25                      cycloneive_lcell_comb                      cin           In      -         12.287      -         
matmul_inst.acc_new_0_add25                      cycloneive_lcell_comb                      cout          Out     0.066     12.353      -         
acc_new_0_carry_25                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add26                      cycloneive_lcell_comb                      cin           In      -         12.353      -         
matmul_inst.acc_new_0_add26                      cycloneive_lcell_comb                      cout          Out     0.066     12.419      -         
acc_new_0_carry_26                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add27                      cycloneive_lcell_comb                      cin           In      -         12.419      -         
matmul_inst.acc_new_0_add27                      cycloneive_lcell_comb                      cout          Out     0.066     12.485      -         
acc_new_0_carry_27                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add28                      cycloneive_lcell_comb                      cin           In      -         12.485      -         
matmul_inst.acc_new_0_add28                      cycloneive_lcell_comb                      cout          Out     0.066     12.551      -         
acc_new_0_carry_28                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add29                      cycloneive_lcell_comb                      cin           In      -         12.551      -         
matmul_inst.acc_new_0_add29                      cycloneive_lcell_comb                      cout          Out     0.066     12.617      -         
acc_new_0_carry_29                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add30                      cycloneive_lcell_comb                      cin           In      -         12.617      -         
matmul_inst.acc_new_0_add30                      cycloneive_lcell_comb                      cout          Out     0.066     12.683      -         
acc_new_0_carry_30                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add31                      cycloneive_lcell_comb                      cin           In      -         12.683      -         
matmul_inst.acc_new_0_add31                      cycloneive_lcell_comb                      combout       Out     0.000     12.683      -         
acc_new_0_add31                                  Net                                        -             -       0.652     -           1         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      dataa         In      -         13.334      -         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      combout       Out     0.437     13.771      -         
acc_new_add13_1z                                 Net                                        -             -       0.439     -           3         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      datab         In      -         14.210      -         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      combout       Out     0.443     14.653      -         
c_din_combout[31]                                Net                                        -             -       0.000     -           1         
c_inst.mem.datareg[31]                           dffeas                                     d             In      -         14.653      -         
==================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 14.126 is 11.442(81.0%) logic and 2.684(19.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.007
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.534

    - Propagation time:                      14.653
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.119

    Number of logic level(s):                36
    Starting point:                          b_inst.mem / q_b[0]
    Ending point:                            c_inst.mem.datareg[31] / d
    The start point is clocked by            matmul_top|clock [rising] on pin clock0
    The end   point is clocked by            matmul_top|clock [rising] on pin clk

Instance / Net                                                                              Pin           Pin               Arrival     No. of    
Name                                             Type                                       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
b_inst.mem                                       synplicity_altsyncram_RAM_R_W_0            q_b[0]        Out     4.154     4.154       -         
q_b_0_0                                          Net                                        -             -       0.326     -           1         
matmul_inst.un1_acc_new_ml_ml_m[0]               cycloneive_lcell_comb                      datad         In      -         4.480       -         
matmul_inst.un1_acc_new_ml_ml_m[0]               cycloneive_lcell_comb                      combout       Out     0.155     4.635       -         
un1_acc_new_ml_ml_m[0]                           Net                                        -             -       0.333     -           2         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     dataa[0]      In      -         4.968       -         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     result[0]     Out     4.302     9.270       -         
un1_acc_new_ml_ml_2_F[0]                         Net                                        -             -       0.935     -           1         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      dataa         In      -         10.205      -         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      cout          Out     0.498     10.703      -         
acc_new_0_carry_0_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cin           In      -         10.703      -         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.769      -         
acc_new_0_carry_1_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cin           In      -         10.769      -         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.835      -         
acc_new_0_carry_2_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cin           In      -         10.835      -         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.901      -         
acc_new_0_carry_3_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cin           In      -         10.901      -         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.967      -         
acc_new_0_carry_4_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cin           In      -         10.967      -         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.033      -         
acc_new_0_carry_5_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cin           In      -         11.033      -         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.099      -         
acc_new_0_carry_6_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cin           In      -         11.099      -         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.165      -         
acc_new_0_carry_7_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cin           In      -         11.165      -         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.231      -         
acc_new_0_carry_8_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cin           In      -         11.231      -         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.297      -         
acc_new_0_carry_9_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cin           In      -         11.297      -         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.363      -         
acc_new_0_carry_10_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cin           In      -         11.363      -         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.429      -         
acc_new_0_carry_11_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cin           In      -         11.429      -         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.495      -         
acc_new_0_carry_12_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cin           In      -         11.495      -         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.561      -         
acc_new_0_carry_13_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cin           In      -         11.561      -         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cout          Out     0.066     11.627      -         
acc_new_0_carry_14                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cin           In      -         11.627      -         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cout          Out     0.066     11.693      -         
acc_new_0_carry_15                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cin           In      -         11.693      -         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cout          Out     0.066     11.759      -         
acc_new_0_carry_16                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cin           In      -         11.759      -         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cout          Out     0.066     11.825      -         
acc_new_0_carry_17                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cin           In      -         11.825      -         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cout          Out     0.066     11.891      -         
acc_new_0_carry_18                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cin           In      -         11.891      -         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cout          Out     0.066     11.957      -         
acc_new_0_carry_19                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add20                      cycloneive_lcell_comb                      cin           In      -         11.957      -         
matmul_inst.acc_new_0_add20                      cycloneive_lcell_comb                      cout          Out     0.066     12.023      -         
acc_new_0_carry_20                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add21                      cycloneive_lcell_comb                      cin           In      -         12.023      -         
matmul_inst.acc_new_0_add21                      cycloneive_lcell_comb                      cout          Out     0.066     12.089      -         
acc_new_0_carry_21                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add22                      cycloneive_lcell_comb                      cin           In      -         12.089      -         
matmul_inst.acc_new_0_add22                      cycloneive_lcell_comb                      cout          Out     0.066     12.155      -         
acc_new_0_carry_22                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add23                      cycloneive_lcell_comb                      cin           In      -         12.155      -         
matmul_inst.acc_new_0_add23                      cycloneive_lcell_comb                      cout          Out     0.066     12.221      -         
acc_new_0_carry_23                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add24                      cycloneive_lcell_comb                      cin           In      -         12.221      -         
matmul_inst.acc_new_0_add24                      cycloneive_lcell_comb                      cout          Out     0.066     12.287      -         
acc_new_0_carry_24                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add25                      cycloneive_lcell_comb                      cin           In      -         12.287      -         
matmul_inst.acc_new_0_add25                      cycloneive_lcell_comb                      cout          Out     0.066     12.353      -         
acc_new_0_carry_25                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add26                      cycloneive_lcell_comb                      cin           In      -         12.353      -         
matmul_inst.acc_new_0_add26                      cycloneive_lcell_comb                      cout          Out     0.066     12.419      -         
acc_new_0_carry_26                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add27                      cycloneive_lcell_comb                      cin           In      -         12.419      -         
matmul_inst.acc_new_0_add27                      cycloneive_lcell_comb                      cout          Out     0.066     12.485      -         
acc_new_0_carry_27                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add28                      cycloneive_lcell_comb                      cin           In      -         12.485      -         
matmul_inst.acc_new_0_add28                      cycloneive_lcell_comb                      cout          Out     0.066     12.551      -         
acc_new_0_carry_28                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add29                      cycloneive_lcell_comb                      cin           In      -         12.551      -         
matmul_inst.acc_new_0_add29                      cycloneive_lcell_comb                      cout          Out     0.066     12.617      -         
acc_new_0_carry_29                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add30                      cycloneive_lcell_comb                      cin           In      -         12.617      -         
matmul_inst.acc_new_0_add30                      cycloneive_lcell_comb                      cout          Out     0.066     12.683      -         
acc_new_0_carry_30                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add31                      cycloneive_lcell_comb                      cin           In      -         12.683      -         
matmul_inst.acc_new_0_add31                      cycloneive_lcell_comb                      combout       Out     0.000     12.683      -         
acc_new_0_add31                                  Net                                        -             -       0.652     -           1         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      dataa         In      -         13.334      -         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      combout       Out     0.437     13.771      -         
acc_new_add13_1z                                 Net                                        -             -       0.439     -           3         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      datab         In      -         14.210      -         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      combout       Out     0.443     14.653      -         
c_din_combout[31]                                Net                                        -             -       0.000     -           1         
c_inst.mem.datareg[31]                           dffeas                                     d             In      -         14.653      -         
==================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 14.126 is 11.442(81.0%) logic and 2.684(19.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.007
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.534

    - Propagation time:                      14.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                36
    Starting point:                          a_inst.mem / q_b[0]
    Ending point:                            c_inst.mem.datareg[31] / d
    The start point is clocked by            matmul_top|clock [rising] on pin clock0
    The end   point is clocked by            matmul_top|clock [rising] on pin clk

Instance / Net                                                                              Pin           Pin               Arrival     No. of    
Name                                             Type                                       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
a_inst.mem                                       synplicity_altsyncram_RAM_R_W              q_b[0]        Out     4.154     4.154       -         
q_b_0                                            Net                                        -             -       0.326     -           1         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      datad         In      -         4.480       -         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      combout       Out     0.155     4.635       -         
un1_acc_new_ml_mu_m_0[0]                         Net                                        -             -       0.333     -           2         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     datab[0]      In      -         4.968       -         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     result[0]     Out     4.302     9.270       -         
un1_acc_new_ml_ml_2_F[0]                         Net                                        -             -       0.935     -           1         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      dataa         In      -         10.205      -         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      cout          Out     0.498     10.703      -         
acc_new_0_carry_0_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cin           In      -         10.703      -         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.769      -         
acc_new_0_carry_1_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cin           In      -         10.769      -         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.835      -         
acc_new_0_carry_2_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cin           In      -         10.835      -         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.901      -         
acc_new_0_carry_3_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cin           In      -         10.901      -         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.967      -         
acc_new_0_carry_4_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cin           In      -         10.967      -         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.033      -         
acc_new_0_carry_5_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cin           In      -         11.033      -         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.099      -         
acc_new_0_carry_6_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cin           In      -         11.099      -         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.165      -         
acc_new_0_carry_7_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cin           In      -         11.165      -         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.231      -         
acc_new_0_carry_8_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cin           In      -         11.231      -         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.297      -         
acc_new_0_carry_9_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cin           In      -         11.297      -         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.363      -         
acc_new_0_carry_10_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cin           In      -         11.363      -         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.429      -         
acc_new_0_carry_11_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cin           In      -         11.429      -         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.495      -         
acc_new_0_carry_12_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cin           In      -         11.495      -         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.561      -         
acc_new_0_carry_13_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cin           In      -         11.561      -         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cout          Out     0.066     11.627      -         
acc_new_0_carry_14                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cin           In      -         11.627      -         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cout          Out     0.066     11.693      -         
acc_new_0_carry_15                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cin           In      -         11.693      -         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cout          Out     0.066     11.759      -         
acc_new_0_carry_16                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cin           In      -         11.759      -         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cout          Out     0.066     11.825      -         
acc_new_0_carry_17                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cin           In      -         11.825      -         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      combout       Out     0.000     11.825      -         
acc_new_0_add18                                  Net                                        -             -       0.652     -           1         
matmul_inst.acc_new_add0                         cycloneive_lcell_comb                      dataa         In      -         12.476      -         
matmul_inst.acc_new_add0                         cycloneive_lcell_comb                      cout          Out     0.498     12.974      -         
acc_new_carry_0                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add1                         cycloneive_lcell_comb                      cin           In      -         12.974      -         
matmul_inst.acc_new_add1                         cycloneive_lcell_comb                      cout          Out     0.066     13.040      -         
acc_new_carry_1                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add2                         cycloneive_lcell_comb                      cin           In      -         13.040      -         
matmul_inst.acc_new_add2                         cycloneive_lcell_comb                      cout          Out     0.066     13.106      -         
acc_new_carry_2                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add3                         cycloneive_lcell_comb                      cin           In      -         13.106      -         
matmul_inst.acc_new_add3                         cycloneive_lcell_comb                      cout          Out     0.066     13.172      -         
acc_new_carry_3                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add4                         cycloneive_lcell_comb                      cin           In      -         13.172      -         
matmul_inst.acc_new_add4                         cycloneive_lcell_comb                      cout          Out     0.066     13.238      -         
acc_new_carry_4                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add5                         cycloneive_lcell_comb                      cin           In      -         13.238      -         
matmul_inst.acc_new_add5                         cycloneive_lcell_comb                      cout          Out     0.066     13.304      -         
acc_new_carry_5                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add6                         cycloneive_lcell_comb                      cin           In      -         13.304      -         
matmul_inst.acc_new_add6                         cycloneive_lcell_comb                      cout          Out     0.066     13.370      -         
acc_new_carry_6                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add7                         cycloneive_lcell_comb                      cin           In      -         13.370      -         
matmul_inst.acc_new_add7                         cycloneive_lcell_comb                      cout          Out     0.066     13.436      -         
acc_new_carry_7                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add8                         cycloneive_lcell_comb                      cin           In      -         13.436      -         
matmul_inst.acc_new_add8                         cycloneive_lcell_comb                      cout          Out     0.066     13.502      -         
acc_new_carry_8                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add9                         cycloneive_lcell_comb                      cin           In      -         13.502      -         
matmul_inst.acc_new_add9                         cycloneive_lcell_comb                      cout          Out     0.066     13.568      -         
acc_new_carry_9                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add10                        cycloneive_lcell_comb                      cin           In      -         13.568      -         
matmul_inst.acc_new_add10                        cycloneive_lcell_comb                      cout          Out     0.066     13.634      -         
acc_new_carry_10                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add11                        cycloneive_lcell_comb                      cin           In      -         13.634      -         
matmul_inst.acc_new_add11                        cycloneive_lcell_comb                      cout          Out     0.066     13.700      -         
acc_new_carry_11                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add12                        cycloneive_lcell_comb                      cin           In      -         13.700      -         
matmul_inst.acc_new_add12                        cycloneive_lcell_comb                      cout          Out     0.066     13.766      -         
acc_new_carry_12                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      cin           In      -         13.766      -         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      combout       Out     0.000     13.766      -         
acc_new_add13_1z                                 Net                                        -             -       0.439     -           3         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      datab         In      -         14.205      -         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      combout       Out     0.443     14.648      -         
c_din_combout[31]                                Net                                        -             -       0.000     -           1         
c_inst.mem.datareg[31]                           dffeas                                     d             In      -         14.648      -         
==================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 14.121 is 11.437(81.0%) logic and 2.684(19.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.007
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.534

    - Propagation time:                      14.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                36
    Starting point:                          a_inst.mem / q_b[0]
    Ending point:                            c_inst.mem.datareg[31] / d
    The start point is clocked by            matmul_top|clock [rising] on pin clock0
    The end   point is clocked by            matmul_top|clock [rising] on pin clk

Instance / Net                                                                              Pin           Pin               Arrival     No. of    
Name                                             Type                                       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
a_inst.mem                                       synplicity_altsyncram_RAM_R_W              q_b[0]        Out     4.154     4.154       -         
q_b_0                                            Net                                        -             -       0.326     -           1         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      datad         In      -         4.480       -         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      combout       Out     0.155     4.635       -         
un1_acc_new_ml_mu_m_0[0]                         Net                                        -             -       0.333     -           2         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     datab[0]      In      -         4.968       -         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     result[0]     Out     4.302     9.270       -         
un1_acc_new_ml_ml_2_F[0]                         Net                                        -             -       0.935     -           1         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      dataa         In      -         10.205      -         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      cout          Out     0.498     10.703      -         
acc_new_0_carry_0_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cin           In      -         10.703      -         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.769      -         
acc_new_0_carry_1_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cin           In      -         10.769      -         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.835      -         
acc_new_0_carry_2_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cin           In      -         10.835      -         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.901      -         
acc_new_0_carry_3_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cin           In      -         10.901      -         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.967      -         
acc_new_0_carry_4_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cin           In      -         10.967      -         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.033      -         
acc_new_0_carry_5_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cin           In      -         11.033      -         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.099      -         
acc_new_0_carry_6_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cin           In      -         11.099      -         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.165      -         
acc_new_0_carry_7_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cin           In      -         11.165      -         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.231      -         
acc_new_0_carry_8_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cin           In      -         11.231      -         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.297      -         
acc_new_0_carry_9_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cin           In      -         11.297      -         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.363      -         
acc_new_0_carry_10_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cin           In      -         11.363      -         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.429      -         
acc_new_0_carry_11_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cin           In      -         11.429      -         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.495      -         
acc_new_0_carry_12_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cin           In      -         11.495      -         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.561      -         
acc_new_0_carry_13_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cin           In      -         11.561      -         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cout          Out     0.066     11.627      -         
acc_new_0_carry_14                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cin           In      -         11.627      -         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cout          Out     0.066     11.693      -         
acc_new_0_carry_15                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cin           In      -         11.693      -         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cout          Out     0.066     11.759      -         
acc_new_0_carry_16                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cin           In      -         11.759      -         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cout          Out     0.066     11.825      -         
acc_new_0_carry_17                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cin           In      -         11.825      -         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cout          Out     0.066     11.891      -         
acc_new_0_carry_18                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cin           In      -         11.891      -         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      combout       Out     0.000     11.891      -         
acc_new_0_add19                                  Net                                        -             -       0.652     -           1         
matmul_inst.acc_new_add1                         cycloneive_lcell_comb                      dataa         In      -         12.542      -         
matmul_inst.acc_new_add1                         cycloneive_lcell_comb                      cout          Out     0.498     13.040      -         
acc_new_carry_1                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add2                         cycloneive_lcell_comb                      cin           In      -         13.040      -         
matmul_inst.acc_new_add2                         cycloneive_lcell_comb                      cout          Out     0.066     13.106      -         
acc_new_carry_2                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add3                         cycloneive_lcell_comb                      cin           In      -         13.106      -         
matmul_inst.acc_new_add3                         cycloneive_lcell_comb                      cout          Out     0.066     13.172      -         
acc_new_carry_3                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add4                         cycloneive_lcell_comb                      cin           In      -         13.172      -         
matmul_inst.acc_new_add4                         cycloneive_lcell_comb                      cout          Out     0.066     13.238      -         
acc_new_carry_4                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add5                         cycloneive_lcell_comb                      cin           In      -         13.238      -         
matmul_inst.acc_new_add5                         cycloneive_lcell_comb                      cout          Out     0.066     13.304      -         
acc_new_carry_5                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add6                         cycloneive_lcell_comb                      cin           In      -         13.304      -         
matmul_inst.acc_new_add6                         cycloneive_lcell_comb                      cout          Out     0.066     13.370      -         
acc_new_carry_6                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add7                         cycloneive_lcell_comb                      cin           In      -         13.370      -         
matmul_inst.acc_new_add7                         cycloneive_lcell_comb                      cout          Out     0.066     13.436      -         
acc_new_carry_7                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add8                         cycloneive_lcell_comb                      cin           In      -         13.436      -         
matmul_inst.acc_new_add8                         cycloneive_lcell_comb                      cout          Out     0.066     13.502      -         
acc_new_carry_8                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add9                         cycloneive_lcell_comb                      cin           In      -         13.502      -         
matmul_inst.acc_new_add9                         cycloneive_lcell_comb                      cout          Out     0.066     13.568      -         
acc_new_carry_9                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add10                        cycloneive_lcell_comb                      cin           In      -         13.568      -         
matmul_inst.acc_new_add10                        cycloneive_lcell_comb                      cout          Out     0.066     13.634      -         
acc_new_carry_10                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add11                        cycloneive_lcell_comb                      cin           In      -         13.634      -         
matmul_inst.acc_new_add11                        cycloneive_lcell_comb                      cout          Out     0.066     13.700      -         
acc_new_carry_11                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add12                        cycloneive_lcell_comb                      cin           In      -         13.700      -         
matmul_inst.acc_new_add12                        cycloneive_lcell_comb                      cout          Out     0.066     13.766      -         
acc_new_carry_12                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      cin           In      -         13.766      -         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      combout       Out     0.000     13.766      -         
acc_new_add13_1z                                 Net                                        -             -       0.439     -           3         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      datab         In      -         14.205      -         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      combout       Out     0.443     14.648      -         
c_din_combout[31]                                Net                                        -             -       0.000     -           1         
c_inst.mem.datareg[31]                           dffeas                                     d             In      -         14.648      -         
==================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 14.121 is 11.437(81.0%) logic and 2.684(19.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.007
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.534

    - Propagation time:                      14.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                36
    Starting point:                          a_inst.mem / q_b[0]
    Ending point:                            c_inst.mem.datareg[31] / d
    The start point is clocked by            matmul_top|clock [rising] on pin clock0
    The end   point is clocked by            matmul_top|clock [rising] on pin clk

Instance / Net                                                                              Pin           Pin               Arrival     No. of    
Name                                             Type                                       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
a_inst.mem                                       synplicity_altsyncram_RAM_R_W              q_b[0]        Out     4.154     4.154       -         
q_b_0                                            Net                                        -             -       0.326     -           1         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      datad         In      -         4.480       -         
matmul_inst.un1_acc_new_ml_mu_m_0[0]             cycloneive_lcell_comb                      combout       Out     0.155     4.635       -         
un1_acc_new_ml_mu_m_0[0]                         Net                                        -             -       0.333     -           2         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     datab[0]      In      -         4.968       -         
matmul_inst.un1_acc_new_ml_ml_muladd_0[31:0]     matmul_top_SYN_MULT_ADD_1_18_18_36_0_3     result[0]     Out     4.302     9.270       -         
un1_acc_new_ml_ml_2_F[0]                         Net                                        -             -       0.935     -           1         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      dataa         In      -         10.205      -         
matmul_inst.acc_new_0_add0_0                     cycloneive_lcell_comb                      cout          Out     0.498     10.703      -         
acc_new_0_carry_0_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cin           In      -         10.703      -         
matmul_inst.acc_new_0_add1_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.769      -         
acc_new_0_carry_1_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cin           In      -         10.769      -         
matmul_inst.acc_new_0_add2_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.835      -         
acc_new_0_carry_2_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cin           In      -         10.835      -         
matmul_inst.acc_new_0_add3_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.901      -         
acc_new_0_carry_3_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cin           In      -         10.901      -         
matmul_inst.acc_new_0_add4_0                     cycloneive_lcell_comb                      cout          Out     0.066     10.967      -         
acc_new_0_carry_4_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cin           In      -         10.967      -         
matmul_inst.acc_new_0_add5_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.033      -         
acc_new_0_carry_5_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cin           In      -         11.033      -         
matmul_inst.acc_new_0_add6_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.099      -         
acc_new_0_carry_6_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cin           In      -         11.099      -         
matmul_inst.acc_new_0_add7_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.165      -         
acc_new_0_carry_7_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cin           In      -         11.165      -         
matmul_inst.acc_new_0_add8_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.231      -         
acc_new_0_carry_8_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cin           In      -         11.231      -         
matmul_inst.acc_new_0_add9_0                     cycloneive_lcell_comb                      cout          Out     0.066     11.297      -         
acc_new_0_carry_9_0                              Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cin           In      -         11.297      -         
matmul_inst.acc_new_0_add10_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.363      -         
acc_new_0_carry_10_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cin           In      -         11.363      -         
matmul_inst.acc_new_0_add11_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.429      -         
acc_new_0_carry_11_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cin           In      -         11.429      -         
matmul_inst.acc_new_0_add12_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.495      -         
acc_new_0_carry_12_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cin           In      -         11.495      -         
matmul_inst.acc_new_0_add13_0                    cycloneive_lcell_comb                      cout          Out     0.066     11.561      -         
acc_new_0_carry_13_0                             Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cin           In      -         11.561      -         
matmul_inst.acc_new_0_add14                      cycloneive_lcell_comb                      cout          Out     0.066     11.627      -         
acc_new_0_carry_14                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cin           In      -         11.627      -         
matmul_inst.acc_new_0_add15                      cycloneive_lcell_comb                      cout          Out     0.066     11.693      -         
acc_new_0_carry_15                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cin           In      -         11.693      -         
matmul_inst.acc_new_0_add16                      cycloneive_lcell_comb                      cout          Out     0.066     11.759      -         
acc_new_0_carry_16                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cin           In      -         11.759      -         
matmul_inst.acc_new_0_add17                      cycloneive_lcell_comb                      cout          Out     0.066     11.825      -         
acc_new_0_carry_17                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cin           In      -         11.825      -         
matmul_inst.acc_new_0_add18                      cycloneive_lcell_comb                      cout          Out     0.066     11.891      -         
acc_new_0_carry_18                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cin           In      -         11.891      -         
matmul_inst.acc_new_0_add19                      cycloneive_lcell_comb                      cout          Out     0.066     11.957      -         
acc_new_0_carry_19                               Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_0_add20                      cycloneive_lcell_comb                      cin           In      -         11.957      -         
matmul_inst.acc_new_0_add20                      cycloneive_lcell_comb                      combout       Out     0.000     11.957      -         
acc_new_0_add20                                  Net                                        -             -       0.652     -           1         
matmul_inst.acc_new_add2                         cycloneive_lcell_comb                      dataa         In      -         12.608      -         
matmul_inst.acc_new_add2                         cycloneive_lcell_comb                      cout          Out     0.498     13.106      -         
acc_new_carry_2                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add3                         cycloneive_lcell_comb                      cin           In      -         13.106      -         
matmul_inst.acc_new_add3                         cycloneive_lcell_comb                      cout          Out     0.066     13.172      -         
acc_new_carry_3                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add4                         cycloneive_lcell_comb                      cin           In      -         13.172      -         
matmul_inst.acc_new_add4                         cycloneive_lcell_comb                      cout          Out     0.066     13.238      -         
acc_new_carry_4                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add5                         cycloneive_lcell_comb                      cin           In      -         13.238      -         
matmul_inst.acc_new_add5                         cycloneive_lcell_comb                      cout          Out     0.066     13.304      -         
acc_new_carry_5                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add6                         cycloneive_lcell_comb                      cin           In      -         13.304      -         
matmul_inst.acc_new_add6                         cycloneive_lcell_comb                      cout          Out     0.066     13.370      -         
acc_new_carry_6                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add7                         cycloneive_lcell_comb                      cin           In      -         13.370      -         
matmul_inst.acc_new_add7                         cycloneive_lcell_comb                      cout          Out     0.066     13.436      -         
acc_new_carry_7                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add8                         cycloneive_lcell_comb                      cin           In      -         13.436      -         
matmul_inst.acc_new_add8                         cycloneive_lcell_comb                      cout          Out     0.066     13.502      -         
acc_new_carry_8                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add9                         cycloneive_lcell_comb                      cin           In      -         13.502      -         
matmul_inst.acc_new_add9                         cycloneive_lcell_comb                      cout          Out     0.066     13.568      -         
acc_new_carry_9                                  Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add10                        cycloneive_lcell_comb                      cin           In      -         13.568      -         
matmul_inst.acc_new_add10                        cycloneive_lcell_comb                      cout          Out     0.066     13.634      -         
acc_new_carry_10                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add11                        cycloneive_lcell_comb                      cin           In      -         13.634      -         
matmul_inst.acc_new_add11                        cycloneive_lcell_comb                      cout          Out     0.066     13.700      -         
acc_new_carry_11                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add12                        cycloneive_lcell_comb                      cin           In      -         13.700      -         
matmul_inst.acc_new_add12                        cycloneive_lcell_comb                      cout          Out     0.066     13.766      -         
acc_new_carry_12                                 Net                                        -             -       0.000     -           1         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      cin           In      -         13.766      -         
matmul_inst.acc_new_add13                        cycloneive_lcell_comb                      combout       Out     0.000     13.766      -         
acc_new_add13_1z                                 Net                                        -             -       0.439     -           3         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      datab         In      -         14.205      -         
retmatmul_inst.c_din[31]                         cycloneive_lcell_comb                      combout       Out     0.443     14.648      -         
c_din_combout[31]                                Net                                        -             -       0.000     -           1         
c_inst.mem.datareg[31]                           dffeas                                     d             In      -         14.648      -         
==================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 14.121 is 11.437(81.0%) logic and 2.684(19.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 131MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 131MB)

<a name=areaReport18></a>##### START OF AREA REPORT #####[</a>
Design view:work.matmul_top(verilog)
Selecting part EP4CE115F23C7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1768797493> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 325 of 114480 ( 0%)
Logic element usage by number of inputs
		  4 input functions 	 151
		  3 input functions 	 17
		  [=2 input functions 	 157
Logic elements by mode
		  normal mode            225
		  arithmetic mode        100
Total registers 175 of 114480 ( 0%)
I/O pins 132 of 529 (25%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 3
DSP Blocks:     3  (6 nine-bit DSP elements).
DSP Utilization: 1.13% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             34
Sload:           0
Sclr:            63
Total ESB:      98304 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 131MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Sun Jan 18 22:38:13 2026

###########################################################]

</pre></samp></body></html>
