# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/constraints/base_pynq_z2.xdc

# Block Designs: bd/Radio_Top_Pynq/Radio_Top_Pynq.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Radio_Top_Pynq || ORIG_REF_NAME==Radio_Top_Pynq} -quiet] -quiet

# IP: bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_axi_dma_0_0/Radio_Top_Pynq_axi_dma_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Radio_Top_Pynq_axi_dma_0_0 || ORIG_REF_NAME==Radio_Top_Pynq_axi_dma_0_0} -quiet] -quiet

# IP: bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_axis_data_fifo_1_0/Radio_Top_Pynq_axis_data_fifo_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Radio_Top_Pynq_axis_data_fifo_1_0 || ORIG_REF_NAME==Radio_Top_Pynq_axis_data_fifo_1_0} -quiet] -quiet

# IP: bd/Radio_Top_Pynq/ip/Radio_Top_Pynq_system_ila_0_0/Radio_Top_Pynq_system_ila_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Radio_Top_Pynq_system_ila_0_0 || ORIG_REF_NAME==Radio_Top_Pynq_system_ila_0_0} -quiet] -quiet

# XDC: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq/Radio_Top_Pynq_ooc.xdc
