
LTDC_SDRAM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003060  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003230  08003230  00013230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003270  08003270  00013270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003278  08003278  00013278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800327c  0800327c  0001327c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  08003280  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00006434  20000028  080032a8  00020028  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  2000645c  080032a8  0002645c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a830  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000040fe  00000000  00000000  0003a888  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000091d3  00000000  00000000  0003e986  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f38  00000000  00000000  00047b60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001298  00000000  00000000  00048a98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000085b7  00000000  00000000  00049d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000659d  00000000  00000000  000522e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00058884  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000027dc  00000000  00000000  00058900  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000028 	.word	0x20000028
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003218 	.word	0x08003218

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000002c 	.word	0x2000002c
 800020c:	08003218 	.word	0x08003218

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000224:	f000 b97a 	b.w	800051c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	468c      	mov	ip, r1
 8000246:	460d      	mov	r5, r1
 8000248:	4604      	mov	r4, r0
 800024a:	9e08      	ldr	r6, [sp, #32]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d151      	bne.n	80002f4 <__udivmoddi4+0xb4>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d96d      	bls.n	8000332 <__udivmoddi4+0xf2>
 8000256:	fab2 fe82 	clz	lr, r2
 800025a:	f1be 0f00 	cmp.w	lr, #0
 800025e:	d00b      	beq.n	8000278 <__udivmoddi4+0x38>
 8000260:	f1ce 0c20 	rsb	ip, lr, #32
 8000264:	fa01 f50e 	lsl.w	r5, r1, lr
 8000268:	fa20 fc0c 	lsr.w	ip, r0, ip
 800026c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000270:	ea4c 0c05 	orr.w	ip, ip, r5
 8000274:	fa00 f40e 	lsl.w	r4, r0, lr
 8000278:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800027c:	0c25      	lsrs	r5, r4, #16
 800027e:	fbbc f8fa 	udiv	r8, ip, sl
 8000282:	fa1f f987 	uxth.w	r9, r7
 8000286:	fb0a cc18 	mls	ip, sl, r8, ip
 800028a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800028e:	fb08 f309 	mul.w	r3, r8, r9
 8000292:	42ab      	cmp	r3, r5
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x6c>
 8000296:	19ed      	adds	r5, r5, r7
 8000298:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800029c:	f080 8123 	bcs.w	80004e6 <__udivmoddi4+0x2a6>
 80002a0:	42ab      	cmp	r3, r5
 80002a2:	f240 8120 	bls.w	80004e6 <__udivmoddi4+0x2a6>
 80002a6:	f1a8 0802 	sub.w	r8, r8, #2
 80002aa:	443d      	add	r5, r7
 80002ac:	1aed      	subs	r5, r5, r3
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb5 f0fa 	udiv	r0, r5, sl
 80002b4:	fb0a 5510 	mls	r5, sl, r0, r5
 80002b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002bc:	fb00 f909 	mul.w	r9, r0, r9
 80002c0:	45a1      	cmp	r9, r4
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x98>
 80002c4:	19e4      	adds	r4, r4, r7
 80002c6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ca:	f080 810a 	bcs.w	80004e2 <__udivmoddi4+0x2a2>
 80002ce:	45a1      	cmp	r9, r4
 80002d0:	f240 8107 	bls.w	80004e2 <__udivmoddi4+0x2a2>
 80002d4:	3802      	subs	r0, #2
 80002d6:	443c      	add	r4, r7
 80002d8:	eba4 0409 	sub.w	r4, r4, r9
 80002dc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002e0:	2100      	movs	r1, #0
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d061      	beq.n	80003aa <__udivmoddi4+0x16a>
 80002e6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ea:	2300      	movs	r3, #0
 80002ec:	6034      	str	r4, [r6, #0]
 80002ee:	6073      	str	r3, [r6, #4]
 80002f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d907      	bls.n	8000308 <__udivmoddi4+0xc8>
 80002f8:	2e00      	cmp	r6, #0
 80002fa:	d054      	beq.n	80003a6 <__udivmoddi4+0x166>
 80002fc:	2100      	movs	r1, #0
 80002fe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000302:	4608      	mov	r0, r1
 8000304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000308:	fab3 f183 	clz	r1, r3
 800030c:	2900      	cmp	r1, #0
 800030e:	f040 808e 	bne.w	800042e <__udivmoddi4+0x1ee>
 8000312:	42ab      	cmp	r3, r5
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xdc>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80fa 	bhi.w	8000510 <__udivmoddi4+0x2d0>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb65 0503 	sbc.w	r5, r5, r3
 8000322:	2001      	movs	r0, #1
 8000324:	46ac      	mov	ip, r5
 8000326:	2e00      	cmp	r6, #0
 8000328:	d03f      	beq.n	80003aa <__udivmoddi4+0x16a>
 800032a:	e886 1010 	stmia.w	r6, {r4, ip}
 800032e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000332:	b912      	cbnz	r2, 800033a <__udivmoddi4+0xfa>
 8000334:	2701      	movs	r7, #1
 8000336:	fbb7 f7f2 	udiv	r7, r7, r2
 800033a:	fab7 fe87 	clz	lr, r7
 800033e:	f1be 0f00 	cmp.w	lr, #0
 8000342:	d134      	bne.n	80003ae <__udivmoddi4+0x16e>
 8000344:	1beb      	subs	r3, r5, r7
 8000346:	0c3a      	lsrs	r2, r7, #16
 8000348:	fa1f fc87 	uxth.w	ip, r7
 800034c:	2101      	movs	r1, #1
 800034e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000352:	0c25      	lsrs	r5, r4, #16
 8000354:	fb02 3318 	mls	r3, r2, r8, r3
 8000358:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800035c:	fb0c f308 	mul.w	r3, ip, r8
 8000360:	42ab      	cmp	r3, r5
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x134>
 8000364:	19ed      	adds	r5, r5, r7
 8000366:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x132>
 800036c:	42ab      	cmp	r3, r5
 800036e:	f200 80d1 	bhi.w	8000514 <__udivmoddi4+0x2d4>
 8000372:	4680      	mov	r8, r0
 8000374:	1aed      	subs	r5, r5, r3
 8000376:	b2a3      	uxth	r3, r4
 8000378:	fbb5 f0f2 	udiv	r0, r5, r2
 800037c:	fb02 5510 	mls	r5, r2, r0, r5
 8000380:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000384:	fb0c fc00 	mul.w	ip, ip, r0
 8000388:	45a4      	cmp	ip, r4
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x15c>
 800038c:	19e4      	adds	r4, r4, r7
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x15a>
 8000394:	45a4      	cmp	ip, r4
 8000396:	f200 80b8 	bhi.w	800050a <__udivmoddi4+0x2ca>
 800039a:	4618      	mov	r0, r3
 800039c:	eba4 040c 	sub.w	r4, r4, ip
 80003a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a4:	e79d      	b.n	80002e2 <__udivmoddi4+0xa2>
 80003a6:	4631      	mov	r1, r6
 80003a8:	4630      	mov	r0, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	f1ce 0420 	rsb	r4, lr, #32
 80003b2:	fa05 f30e 	lsl.w	r3, r5, lr
 80003b6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ba:	fa20 f804 	lsr.w	r8, r0, r4
 80003be:	0c3a      	lsrs	r2, r7, #16
 80003c0:	fa25 f404 	lsr.w	r4, r5, r4
 80003c4:	ea48 0803 	orr.w	r8, r8, r3
 80003c8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003cc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003d0:	fb02 4411 	mls	r4, r2, r1, r4
 80003d4:	fa1f fc87 	uxth.w	ip, r7
 80003d8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003dc:	fb01 f30c 	mul.w	r3, r1, ip
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1bc>
 80003e8:	19ed      	adds	r5, r5, r7
 80003ea:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003ee:	f080 808a 	bcs.w	8000506 <__udivmoddi4+0x2c6>
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	f240 8087 	bls.w	8000506 <__udivmoddi4+0x2c6>
 80003f8:	3902      	subs	r1, #2
 80003fa:	443d      	add	r5, r7
 80003fc:	1aeb      	subs	r3, r5, r3
 80003fe:	fa1f f588 	uxth.w	r5, r8
 8000402:	fbb3 f0f2 	udiv	r0, r3, r2
 8000406:	fb02 3310 	mls	r3, r2, r0, r3
 800040a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800040e:	fb00 f30c 	mul.w	r3, r0, ip
 8000412:	42ab      	cmp	r3, r5
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x1e6>
 8000416:	19ed      	adds	r5, r5, r7
 8000418:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800041c:	d26f      	bcs.n	80004fe <__udivmoddi4+0x2be>
 800041e:	42ab      	cmp	r3, r5
 8000420:	d96d      	bls.n	80004fe <__udivmoddi4+0x2be>
 8000422:	3802      	subs	r0, #2
 8000424:	443d      	add	r5, r7
 8000426:	1aeb      	subs	r3, r5, r3
 8000428:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800042c:	e78f      	b.n	800034e <__udivmoddi4+0x10e>
 800042e:	f1c1 0720 	rsb	r7, r1, #32
 8000432:	fa22 f807 	lsr.w	r8, r2, r7
 8000436:	408b      	lsls	r3, r1
 8000438:	fa05 f401 	lsl.w	r4, r5, r1
 800043c:	ea48 0303 	orr.w	r3, r8, r3
 8000440:	fa20 fe07 	lsr.w	lr, r0, r7
 8000444:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000448:	40fd      	lsrs	r5, r7
 800044a:	ea4e 0e04 	orr.w	lr, lr, r4
 800044e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000452:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000456:	fb0c 5519 	mls	r5, ip, r9, r5
 800045a:	fa1f f883 	uxth.w	r8, r3
 800045e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000462:	fb09 f408 	mul.w	r4, r9, r8
 8000466:	42ac      	cmp	r4, r5
 8000468:	fa02 f201 	lsl.w	r2, r2, r1
 800046c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x244>
 8000472:	18ed      	adds	r5, r5, r3
 8000474:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000478:	d243      	bcs.n	8000502 <__udivmoddi4+0x2c2>
 800047a:	42ac      	cmp	r4, r5
 800047c:	d941      	bls.n	8000502 <__udivmoddi4+0x2c2>
 800047e:	f1a9 0902 	sub.w	r9, r9, #2
 8000482:	441d      	add	r5, r3
 8000484:	1b2d      	subs	r5, r5, r4
 8000486:	fa1f fe8e 	uxth.w	lr, lr
 800048a:	fbb5 f0fc 	udiv	r0, r5, ip
 800048e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000492:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000496:	fb00 f808 	mul.w	r8, r0, r8
 800049a:	45a0      	cmp	r8, r4
 800049c:	d907      	bls.n	80004ae <__udivmoddi4+0x26e>
 800049e:	18e4      	adds	r4, r4, r3
 80004a0:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80004a4:	d229      	bcs.n	80004fa <__udivmoddi4+0x2ba>
 80004a6:	45a0      	cmp	r8, r4
 80004a8:	d927      	bls.n	80004fa <__udivmoddi4+0x2ba>
 80004aa:	3802      	subs	r0, #2
 80004ac:	441c      	add	r4, r3
 80004ae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004b2:	eba4 0408 	sub.w	r4, r4, r8
 80004b6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ba:	454c      	cmp	r4, r9
 80004bc:	46c6      	mov	lr, r8
 80004be:	464d      	mov	r5, r9
 80004c0:	d315      	bcc.n	80004ee <__udivmoddi4+0x2ae>
 80004c2:	d012      	beq.n	80004ea <__udivmoddi4+0x2aa>
 80004c4:	b156      	cbz	r6, 80004dc <__udivmoddi4+0x29c>
 80004c6:	ebba 030e 	subs.w	r3, sl, lr
 80004ca:	eb64 0405 	sbc.w	r4, r4, r5
 80004ce:	fa04 f707 	lsl.w	r7, r4, r7
 80004d2:	40cb      	lsrs	r3, r1
 80004d4:	431f      	orrs	r7, r3
 80004d6:	40cc      	lsrs	r4, r1
 80004d8:	6037      	str	r7, [r6, #0]
 80004da:	6074      	str	r4, [r6, #4]
 80004dc:	2100      	movs	r1, #0
 80004de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e2:	4618      	mov	r0, r3
 80004e4:	e6f8      	b.n	80002d8 <__udivmoddi4+0x98>
 80004e6:	4690      	mov	r8, r2
 80004e8:	e6e0      	b.n	80002ac <__udivmoddi4+0x6c>
 80004ea:	45c2      	cmp	sl, r8
 80004ec:	d2ea      	bcs.n	80004c4 <__udivmoddi4+0x284>
 80004ee:	ebb8 0e02 	subs.w	lr, r8, r2
 80004f2:	eb69 0503 	sbc.w	r5, r9, r3
 80004f6:	3801      	subs	r0, #1
 80004f8:	e7e4      	b.n	80004c4 <__udivmoddi4+0x284>
 80004fa:	4628      	mov	r0, r5
 80004fc:	e7d7      	b.n	80004ae <__udivmoddi4+0x26e>
 80004fe:	4640      	mov	r0, r8
 8000500:	e791      	b.n	8000426 <__udivmoddi4+0x1e6>
 8000502:	4681      	mov	r9, r0
 8000504:	e7be      	b.n	8000484 <__udivmoddi4+0x244>
 8000506:	4601      	mov	r1, r0
 8000508:	e778      	b.n	80003fc <__udivmoddi4+0x1bc>
 800050a:	3802      	subs	r0, #2
 800050c:	443c      	add	r4, r7
 800050e:	e745      	b.n	800039c <__udivmoddi4+0x15c>
 8000510:	4608      	mov	r0, r1
 8000512:	e708      	b.n	8000326 <__udivmoddi4+0xe6>
 8000514:	f1a8 0802 	sub.w	r8, r8, #2
 8000518:	443d      	add	r5, r7
 800051a:	e72b      	b.n	8000374 <__udivmoddi4+0x134>

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000520:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <HAL_InitTick+0x3c>)
{
 8000524:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000526:	4a0e      	ldr	r2, [pc, #56]	; (8000560 <HAL_InitTick+0x40>)
 8000528:	7818      	ldrb	r0, [r3, #0]
 800052a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800052e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000532:	6810      	ldr	r0, [r2, #0]
 8000534:	fbb0 f0f3 	udiv	r0, r0, r3
 8000538:	f000 f890 	bl	800065c <HAL_SYSTICK_Config>
 800053c:	4604      	mov	r4, r0
 800053e:	b958      	cbnz	r0, 8000558 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000540:	2d0f      	cmp	r5, #15
 8000542:	d809      	bhi.n	8000558 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000544:	4602      	mov	r2, r0
 8000546:	4629      	mov	r1, r5
 8000548:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800054c:	f000 f84e 	bl	80005ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000550:	4b04      	ldr	r3, [pc, #16]	; (8000564 <HAL_InitTick+0x44>)
 8000552:	4620      	mov	r0, r4
 8000554:	601d      	str	r5, [r3, #0]
 8000556:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000558:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800055a:	bd38      	pop	{r3, r4, r5, pc}
 800055c:	20000000 	.word	0x20000000
 8000560:	2000000c 	.word	0x2000000c
 8000564:	20000004 	.word	0x20000004

08000568 <HAL_Init>:
{
 8000568:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800056a:	2003      	movs	r0, #3
 800056c:	f000 f82c 	bl	80005c8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000570:	200f      	movs	r0, #15
 8000572:	f7ff ffd5 	bl	8000520 <HAL_InitTick>
  HAL_MspInit();
 8000576:	f002 fc75 	bl	8002e64 <HAL_MspInit>
}
 800057a:	2000      	movs	r0, #0
 800057c:	bd08      	pop	{r3, pc}
	...

08000580 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000580:	4a03      	ldr	r2, [pc, #12]	; (8000590 <HAL_IncTick+0x10>)
 8000582:	4b04      	ldr	r3, [pc, #16]	; (8000594 <HAL_IncTick+0x14>)
 8000584:	6811      	ldr	r1, [r2, #0]
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	440b      	add	r3, r1
 800058a:	6013      	str	r3, [r2, #0]
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	20003ff0 	.word	0x20003ff0
 8000594:	20000000 	.word	0x20000000

08000598 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000598:	4b01      	ldr	r3, [pc, #4]	; (80005a0 <HAL_GetTick+0x8>)
 800059a:	6818      	ldr	r0, [r3, #0]
}
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	20003ff0 	.word	0x20003ff0

080005a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005a4:	b538      	push	{r3, r4, r5, lr}
 80005a6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005a8:	f7ff fff6 	bl	8000598 <HAL_GetTick>
 80005ac:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ae:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005b0:	bf1e      	ittt	ne
 80005b2:	4b04      	ldrne	r3, [pc, #16]	; (80005c4 <HAL_Delay+0x20>)
 80005b4:	781b      	ldrbne	r3, [r3, #0]
 80005b6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005b8:	f7ff ffee 	bl	8000598 <HAL_GetTick>
 80005bc:	1b40      	subs	r0, r0, r5
 80005be:	4284      	cmp	r4, r0
 80005c0:	d8fa      	bhi.n	80005b8 <HAL_Delay+0x14>
  {
  }
}
 80005c2:	bd38      	pop	{r3, r4, r5, pc}
 80005c4:	20000000 	.word	0x20000000

080005c8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c8:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ca:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005cc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ce:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005d6:	041b      	lsls	r3, r3, #16
 80005d8:	0c1b      	lsrs	r3, r3, #16
 80005da:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80005e2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005e4:	60d3      	str	r3, [r2, #12]
 80005e6:	4770      	bx	lr
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005ec:	4b19      	ldr	r3, [pc, #100]	; (8000654 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	68dc      	ldr	r4, [r3, #12]
 80005f2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005fa:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005fc:	2b04      	cmp	r3, #4
 80005fe:	bf28      	it	cs
 8000600:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000602:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000604:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000608:	bf8c      	ite	hi
 800060a:	3c03      	subhi	r4, #3
 800060c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800060e:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8000612:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000614:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8000618:	ea01 0103 	and.w	r1, r1, r3
 800061c:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000620:	fa05 f404 	lsl.w	r4, r5, r4
 8000624:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8000628:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	ea42 0201 	orr.w	r2, r2, r1
 8000630:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 8000634:	db07      	blt.n	8000646 <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800063a:	b2d2      	uxtb	r2, r2
 800063c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000640:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000644:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000646:	f000 000f 	and.w	r0, r0, #15
 800064a:	b2d2      	uxtb	r2, r2
 800064c:	4b02      	ldr	r3, [pc, #8]	; (8000658 <HAL_NVIC_SetPriority+0x6c>)
 800064e:	541a      	strb	r2, [r3, r0]
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	bf00      	nop
 8000654:	e000ed00 	.word	0xe000ed00
 8000658:	e000ed14 	.word	0xe000ed14

0800065c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800065c:	3801      	subs	r0, #1
 800065e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000662:	d20a      	bcs.n	800067a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000666:	21f0      	movs	r1, #240	; 0xf0
 8000668:	4a06      	ldr	r2, [pc, #24]	; (8000684 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800066a:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800066c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000672:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000674:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800067a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	e000e010 	.word	0xe000e010
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000688:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800068c:	4a04      	ldr	r2, [pc, #16]	; (80006a0 <HAL_MPU_Disable+0x18>)
 800068e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000690:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000694:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000696:	2200      	movs	r2, #0
 8000698:	4b02      	ldr	r3, [pc, #8]	; (80006a4 <HAL_MPU_Disable+0x1c>)
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	e000ed00 	.word	0xe000ed00
 80006a4:	e000ed90 	.word	0xe000ed90

080006a8 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80006a8:	4a06      	ldr	r2, [pc, #24]	; (80006c4 <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80006aa:	f040 0001 	orr.w	r0, r0, #1
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <HAL_MPU_Enable+0x20>)
 80006b0:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80006b2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80006b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006b8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80006ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80006be:	f3bf 8f6f 	isb	sy
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	e000ed90 	.word	0xe000ed90

080006cc <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80006cc:	7843      	ldrb	r3, [r0, #1]
 80006ce:	4a12      	ldr	r2, [pc, #72]	; (8000718 <HAL_MPU_ConfigRegion+0x4c>)
{
 80006d0:	b510      	push	{r4, lr}
  MPU->RNR = MPU_Init->Number;
 80006d2:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 80006d4:	7801      	ldrb	r1, [r0, #0]
 80006d6:	b1d9      	cbz	r1, 8000710 <HAL_MPU_ConfigRegion+0x44>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 80006d8:	6843      	ldr	r3, [r0, #4]
 80006da:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80006dc:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80006de:	7b04      	ldrb	r4, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80006e0:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80006e2:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80006e6:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80006e8:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80006ea:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80006ee:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80006f0:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80006f4:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80006f6:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80006fa:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80006fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000700:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000702:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000706:	7a01      	ldrb	r1, [r0, #8]
 8000708:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800070c:	6113      	str	r3, [r2, #16]
 800070e:	bd10      	pop	{r4, pc}
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 8000710:	60d1      	str	r1, [r2, #12]
    MPU->RASR = 0x00;
 8000712:	6111      	str	r1, [r2, #16]
 8000714:	bd10      	pop	{r4, pc}
 8000716:	bf00      	nop
 8000718:	e000ed90 	.word	0xe000ed90

0800071c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800071c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000720:	680b      	ldr	r3, [r1, #0]
{
 8000722:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000724:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80008e8 <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000728:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 800072a:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800072c:	4a6c      	ldr	r2, [pc, #432]	; (80008e0 <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800072e:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 80008ec <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8000732:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000734:	9d01      	ldr	r5, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8000736:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000738:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800073a:	42ac      	cmp	r4, r5
 800073c:	f040 80b6 	bne.w	80008ac <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000740:	684c      	ldr	r4, [r1, #4]
 8000742:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000746:	f024 0c10 	bic.w	ip, r4, #16
 800074a:	f10c 36ff 	add.w	r6, ip, #4294967295	; 0xffffffff
 800074e:	2e01      	cmp	r6, #1
 8000750:	d812      	bhi.n	8000778 <HAL_GPIO_Init+0x5c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000752:	2603      	movs	r6, #3
        temp = GPIOx->OSPEEDR; 
 8000754:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000756:	fa06 f60e 	lsl.w	r6, r6, lr
 800075a:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2));
 800075e:	68ce      	ldr	r6, [r1, #12]
 8000760:	fa06 f60e 	lsl.w	r6, r6, lr
 8000764:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000766:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000768:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OTYPER;
 800076c:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800076e:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000770:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000774:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000776:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000778:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 800077a:	68c7      	ldr	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800077c:	f1bc 0f02 	cmp.w	ip, #2
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000780:	fa06 f60e 	lsl.w	r6, r6, lr
 8000784:	ea6f 0606 	mvn.w	r6, r6
 8000788:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800078c:	688f      	ldr	r7, [r1, #8]
 800078e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000792:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->PUPDR = temp;
 8000796:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000798:	d116      	bne.n	80007c8 <HAL_GPIO_Init+0xac>
        temp = GPIOx->AFR[position >> 3];
 800079a:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800079e:	f003 0b07 	and.w	fp, r3, #7
 80007a2:	f04f 0c0f 	mov.w	ip, #15
 80007a6:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80007aa:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80007ae:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80007b2:	fa0c fc0b 	lsl.w	ip, ip, fp
 80007b6:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80007ba:	690f      	ldr	r7, [r1, #16]
 80007bc:	fa07 f70b 	lsl.w	r7, r7, fp
 80007c0:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3] = temp;
 80007c4:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80007c8:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80007ca:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007cc:	f004 0703 	and.w	r7, r4, #3
 80007d0:	fa07 fe0e 	lsl.w	lr, r7, lr
 80007d4:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80007d8:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007da:	00e6      	lsls	r6, r4, #3
 80007dc:	d566      	bpl.n	80008ac <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007de:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 80007e2:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007e6:	f003 0e03 	and.w	lr, r3, #3
 80007ea:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ee:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80007f2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007f6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fa:	f8c8 6044 	str.w	r6, [r8, #68]	; 0x44
 80007fe:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000802:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000806:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 800080a:	9603      	str	r6, [sp, #12]
 800080c:	9e03      	ldr	r6, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800080e:	fa0c f60e 	lsl.w	r6, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8000812:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000816:	ea2a 0c06 	bic.w	ip, sl, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800081a:	4e32      	ldr	r6, [pc, #200]	; (80008e4 <HAL_GPIO_Init+0x1c8>)
 800081c:	42b0      	cmp	r0, r6
 800081e:	d04c      	beq.n	80008ba <HAL_GPIO_Init+0x19e>
 8000820:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000824:	42b0      	cmp	r0, r6
 8000826:	d04a      	beq.n	80008be <HAL_GPIO_Init+0x1a2>
 8000828:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800082c:	42b0      	cmp	r0, r6
 800082e:	d048      	beq.n	80008c2 <HAL_GPIO_Init+0x1a6>
 8000830:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000834:	42b0      	cmp	r0, r6
 8000836:	d046      	beq.n	80008c6 <HAL_GPIO_Init+0x1aa>
 8000838:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800083c:	42b0      	cmp	r0, r6
 800083e:	d044      	beq.n	80008ca <HAL_GPIO_Init+0x1ae>
 8000840:	4548      	cmp	r0, r9
 8000842:	d044      	beq.n	80008ce <HAL_GPIO_Init+0x1b2>
 8000844:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000848:	42b0      	cmp	r0, r6
 800084a:	d042      	beq.n	80008d2 <HAL_GPIO_Init+0x1b6>
 800084c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000850:	42b0      	cmp	r0, r6
 8000852:	d040      	beq.n	80008d6 <HAL_GPIO_Init+0x1ba>
 8000854:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000858:	42b0      	cmp	r0, r6
 800085a:	d03e      	beq.n	80008da <HAL_GPIO_Init+0x1be>
 800085c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000860:	42b0      	cmp	r0, r6
 8000862:	bf14      	ite	ne
 8000864:	260a      	movne	r6, #10
 8000866:	2609      	moveq	r6, #9
 8000868:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800086c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000870:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000874:	60be      	str	r6, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000876:	ea6f 0705 	mvn.w	r7, r5
        temp = EXTI->IMR;
 800087a:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800087c:	bf0c      	ite	eq
 800087e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000880:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000882:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000886:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000888:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 800088a:	bf0c      	ite	eq
 800088c:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800088e:	432e      	orrne	r6, r5
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000890:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000894:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000896:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000898:	bf0c      	ite	eq
 800089a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800089c:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800089e:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 80008a0:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 80008a2:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 80008a4:	bf54      	ite	pl
 80008a6:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 80008a8:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 80008aa:	60d6      	str	r6, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80008ac:	3301      	adds	r3, #1
 80008ae:	2b10      	cmp	r3, #16
 80008b0:	f47f af3f 	bne.w	8000732 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008b4:	b005      	add	sp, #20
 80008b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80008ba:	2600      	movs	r6, #0
 80008bc:	e7d4      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008be:	2601      	movs	r6, #1
 80008c0:	e7d2      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008c2:	2602      	movs	r6, #2
 80008c4:	e7d0      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008c6:	2603      	movs	r6, #3
 80008c8:	e7ce      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008ca:	2604      	movs	r6, #4
 80008cc:	e7cc      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008ce:	2605      	movs	r6, #5
 80008d0:	e7ca      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008d2:	2606      	movs	r6, #6
 80008d4:	e7c8      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008d6:	2607      	movs	r6, #7
 80008d8:	e7c6      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008da:	2608      	movs	r6, #8
 80008dc:	e7c4      	b.n	8000868 <HAL_GPIO_Init+0x14c>
 80008de:	bf00      	nop
 80008e0:	40013c00 	.word	0x40013c00
 80008e4:	40020000 	.word	0x40020000
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40021400 	.word	0x40021400

080008f0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008f0:	b10a      	cbz	r2, 80008f6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80008f2:	6181      	str	r1, [r0, #24]
 80008f4:	4770      	bx	lr
 80008f6:	0409      	lsls	r1, r1, #16
 80008f8:	e7fb      	b.n	80008f2 <HAL_GPIO_WritePin+0x2>

080008fa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80008fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80008fe:	4607      	mov	r7, r0
{
 8000900:	b08a      	sub	sp, #40	; 0x28
  if (hhcd == NULL)
 8000902:	2800      	cmp	r0, #0
 8000904:	d041      	beq.n	800098a <HAL_HCD_Init+0x90>
  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000906:	f890 32b9 	ldrb.w	r3, [r0, #697]	; 0x2b9
  USBx = hhcd->Instance;
 800090a:	6804      	ldr	r4, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 800090c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000910:	b91b      	cbnz	r3, 800091a <HAL_HCD_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000912:	f880 22b8 	strb.w	r2, [r0, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000916:	f002 fb51 	bl	8002fbc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800091a:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800091c:	466d      	mov	r5, sp
 800091e:	f107 0804 	add.w	r8, r7, #4

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000922:	463e      	mov	r6, r7
  hhcd->State = HAL_HCD_STATE_BUSY;
 8000924:	f887 32b9 	strb.w	r3, [r7, #697]	; 0x2b9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000928:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  __HAL_HCD_DISABLE(hhcd);
 800092a:	463c      	mov	r4, r7
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800092c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_HCD_DISABLE(hhcd);
 8000930:	f854 0b10 	ldr.w	r0, [r4], #16
    hhcd->Init.dma_enable = 0U;
 8000934:	bf08      	it	eq
 8000936:	613b      	streq	r3, [r7, #16]
  __HAL_HCD_DISABLE(hhcd);
 8000938:	f001 f807 	bl	800194a <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800093c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800093e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000940:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000942:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000944:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000948:	e885 0003 	stmia.w	r5, {r0, r1}
 800094c:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000950:	6838      	ldr	r0, [r7, #0]

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000952:	466d      	mov	r5, sp
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000954:	f000 ffbe 	bl	80018d4 <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000958:	f856 0b10 	ldr.w	r0, [r6], #16
 800095c:	2101      	movs	r1, #1
 800095e:	f000 fffa 	bl	8001956 <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000962:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000964:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000966:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000968:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800096a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800096e:	e885 0003 	stmia.w	r5, {r0, r1}
 8000972:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000976:	6838      	ldr	r0, [r7, #0]
 8000978:	f001 f846 	bl	8001a08 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800097c:	2301      	movs	r3, #1

  return HAL_OK;
 800097e:	2000      	movs	r0, #0
  hhcd->State = HAL_HCD_STATE_READY;
 8000980:	f887 32b9 	strb.w	r3, [r7, #697]	; 0x2b9
}
 8000984:	b00a      	add	sp, #40	; 0x28
 8000986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800098a:	2001      	movs	r0, #1
 800098c:	e7fa      	b.n	8000984 <HAL_HCD_Init+0x8a>

0800098e <LTDC_SetConfig>:
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800098e:	01d2      	lsls	r2, r2, #7

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8000990:	f04f 0c00 	mov.w	ip, #0
{
 8000994:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000998:	3284      	adds	r2, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800099a:	6804      	ldr	r4, [r0, #0]
 800099c:	684f      	ldr	r7, [r1, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800099e:	18a3      	adds	r3, r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80009a0:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80009a2:	f8d1 e000 	ldr.w	lr, [r1]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80009a6:	6858      	ldr	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80009a8:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80009ac:	f10e 0601 	add.w	r6, lr, #1
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80009b0:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80009b4:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80009b8:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80009ba:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80009bc:	68e0      	ldr	r0, [r4, #12]
 80009be:	f3c0 400b 	ubfx	r0, r0, #16, #12
 80009c2:	4430      	add	r0, r6
 80009c4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80009c8:	68cd      	ldr	r5, [r1, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80009ca:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80009cc:	68e0      	ldr	r0, [r4, #12]
 80009ce:	f3c0 000a 	ubfx	r0, r0, #0, #11
 80009d2:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80009d4:	6898      	ldr	r0, [r3, #8]
 80009d6:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 80009da:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80009dc:	6888      	ldr	r0, [r1, #8]
 80009de:	68e6      	ldr	r6, [r4, #12]
 80009e0:	3001      	adds	r0, #1
 80009e2:	f3c6 060a 	ubfx	r6, r6, #0, #11
 80009e6:	4430      	add	r0, r6
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80009e8:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80009ea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80009ee:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80009f0:	6918      	ldr	r0, [r3, #16]
 80009f2:	f020 0007 	bic.w	r0, r0, #7
 80009f6:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80009f8:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80009fa:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80009fc:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8000a00:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8000a04:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8000a08:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8000a0c:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
 8000a10:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 8000a14:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000a18:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8000a1a:	6958      	ldr	r0, [r3, #20]
 8000a1c:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8000a20:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8000a22:	6948      	ldr	r0, [r1, #20]
 8000a24:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8000a26:	69d8      	ldr	r0, [r3, #28]
 8000a28:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8000a2c:	f020 0007 	bic.w	r0, r0, #7
 8000a30:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8000a32:	6a08      	ldr	r0, [r1, #32]
 8000a34:	69cd      	ldr	r5, [r1, #28]
 8000a36:	4305      	orrs	r5, r0
 8000a38:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8000a3a:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8000a3c:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8000a3e:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8000a42:	6298      	str	r0, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8000a44:	b31e      	cbz	r6, 8000a8e <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8000a46:	2e01      	cmp	r6, #1
 8000a48:	d023      	beq.n	8000a92 <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8000a4a:	1eb0      	subs	r0, r6, #2
 8000a4c:	2802      	cmp	r0, #2
 8000a4e:	d922      	bls.n	8000a96 <LTDC_SetConfig+0x108>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8000a50:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8000a52:	bf0c      	ite	eq
 8000a54:	2002      	moveq	r0, #2
 8000a56:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8000a58:	6add      	ldr	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8000a5a:	eba7 070e 	sub.w	r7, r7, lr
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8000a5e:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8000a62:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8000a64:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8000a66:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8000a68:	4345      	muls	r5, r0
 8000a6a:	4378      	muls	r0, r7
 8000a6c:	3003      	adds	r0, #3
 8000a6e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000a72:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8000a74:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000a76:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8000a7a:	f020 0007 	bic.w	r0, r0, #7
 8000a7e:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8000a80:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8000a82:	58a3      	ldr	r3, [r4, r2]
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	50a3      	str	r3, [r4, r2]
 8000a8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
 8000a8e:	2004      	movs	r0, #4
 8000a90:	e7e2      	b.n	8000a58 <LTDC_SetConfig+0xca>
    tmp = 3U;
 8000a92:	2003      	movs	r0, #3
 8000a94:	e7e0      	b.n	8000a58 <LTDC_SetConfig+0xca>
    tmp = 2U;
 8000a96:	2002      	movs	r0, #2
 8000a98:	e7de      	b.n	8000a58 <LTDC_SetConfig+0xca>
	...

08000a9c <HAL_LTDC_Init>:
{
 8000a9c:	b538      	push	{r3, r4, r5, lr}
  if (hltdc == NULL)
 8000a9e:	4604      	mov	r4, r0
 8000aa0:	2800      	cmp	r0, #0
 8000aa2:	d063      	beq.n	8000b6c <HAL_LTDC_Init+0xd0>
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8000aa4:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8000aa8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000aac:	b91b      	cbnz	r3, 8000ab6 <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
 8000aae:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8000ab2:	f002 f9f7 	bl	8002ea4 <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000ab6:	2302      	movs	r3, #2
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8000ab8:	68a0      	ldr	r0, [r4, #8]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000aba:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8000abe:	6823      	ldr	r3, [r4, #0]
 8000ac0:	699a      	ldr	r2, [r3, #24]
 8000ac2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8000ac6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8000ac8:	6862      	ldr	r2, [r4, #4]
 8000aca:	6999      	ldr	r1, [r3, #24]
 8000acc:	4302      	orrs	r2, r0
 8000ace:	68e0      	ldr	r0, [r4, #12]
 8000ad0:	4302      	orrs	r2, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8000ad2:	6920      	ldr	r0, [r4, #16]
 8000ad4:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8000ad6:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8000ad8:	430a      	orrs	r2, r1
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8000ada:	4925      	ldr	r1, [pc, #148]	; (8000b70 <HAL_LTDC_Init+0xd4>)
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8000adc:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8000ade:	689a      	ldr	r2, [r3, #8]
 8000ae0:	400a      	ands	r2, r1
 8000ae2:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8000ae4:	689a      	ldr	r2, [r3, #8]
 8000ae6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000aea:	69a0      	ldr	r0, [r4, #24]
 8000aec:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8000aee:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8000af0:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8000af2:	68da      	ldr	r2, [r3, #12]
 8000af4:	400a      	ands	r2, r1
 8000af6:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8000af8:	68da      	ldr	r2, [r3, #12]
 8000afa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000afe:	6a20      	ldr	r0, [r4, #32]
 8000b00:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8000b02:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8000b04:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8000b06:	691a      	ldr	r2, [r3, #16]
 8000b08:	400a      	ands	r2, r1
 8000b0a:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8000b0c:	691a      	ldr	r2, [r3, #16]
 8000b0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b12:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000b14:	4302      	orrs	r2, r0
 8000b16:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8000b18:	695a      	ldr	r2, [r3, #20]
 8000b1a:	4011      	ands	r1, r2
 8000b1c:	6159      	str	r1, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8000b1e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8000b20:	695a      	ldr	r2, [r3, #20]
 8000b22:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b26:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000b28:	430a      	orrs	r2, r1
 8000b2a:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8000b2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8000b2e:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8000b32:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8000b36:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8000b3a:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8000b3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b3e:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8000b42:	430a      	orrs	r2, r1
 8000b44:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8000b48:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8000b4c:	2000      	movs	r0, #0
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8000b4e:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8000b50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b52:	f042 0206 	orr.w	r2, r2, #6
 8000b56:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8000b58:	699a      	ldr	r2, [r3, #24]
 8000b5a:	f042 0201 	orr.w	r2, r2, #1
 8000b5e:	619a      	str	r2, [r3, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 8000b60:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8000b62:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8000b66:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  return HAL_OK;
 8000b6a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000b6c:	2001      	movs	r0, #1
}
 8000b6e:	bd38      	pop	{r3, r4, r5, pc}
 8000b70:	f000f800 	.word	0xf000f800

08000b74 <HAL_LTDC_ConfigLayer>:
{
 8000b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 8000b76:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
{
 8000b7a:	4606      	mov	r6, r0
 8000b7c:	468e      	mov	lr, r1
 8000b7e:	4694      	mov	ip, r2
  __HAL_LOCK(hltdc);
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	f04f 0002 	mov.w	r0, #2
 8000b86:	d01d      	beq.n	8000bc4 <HAL_LTDC_ConfigLayer+0x50>
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000b88:	2434      	movs	r4, #52	; 0x34
 8000b8a:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000b8c:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  __HAL_LOCK(hltdc);
 8000b90:	2701      	movs	r7, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000b92:	fb04 6402 	mla	r4, r4, r2, r6
  __HAL_LOCK(hltdc);
 8000b96:	f886 70a0 	strb.w	r7, [r6, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000b9a:	3438      	adds	r4, #56	; 0x38
 8000b9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba8:	682b      	ldr	r3, [r5, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8000baa:	4630      	mov	r0, r6
 8000bac:	4662      	mov	r2, ip
 8000bae:	4671      	mov	r1, lr
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8000bb0:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8000bb2:	f7ff feec 	bl	800098e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000bb6:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
 8000bb8:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000bba:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8000bbc:	f886 70a1 	strb.w	r7, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8000bc0:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8000bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000bc6 <HAL_LTDC_SetAddress>:
  __HAL_LOCK(hltdc);
 8000bc6:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	f04f 0302 	mov.w	r3, #2
{
 8000bd0:	b570      	push	{r4, r5, r6, lr}
 8000bd2:	4604      	mov	r4, r0
  __HAL_LOCK(hltdc);
 8000bd4:	d015      	beq.n	8000c02 <HAL_LTDC_SetAddress+0x3c>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8000bd6:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  pLayerCfg->FBStartAdress = Address;
 8000bda:	2334      	movs	r3, #52	; 0x34
  __HAL_LOCK(hltdc);
 8000bdc:	2501      	movs	r5, #1
  pLayerCfg->FBStartAdress = Address;
 8000bde:	4353      	muls	r3, r2
  __HAL_LOCK(hltdc);
 8000be0:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0
  pLayerCfg->FBStartAdress = Address;
 8000be4:	18c6      	adds	r6, r0, r3
 8000be6:	65f1      	str	r1, [r6, #92]	; 0x5c
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8000be8:	f103 0138 	add.w	r1, r3, #56	; 0x38
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8000bec:	4401      	add	r1, r0
 8000bee:	f7ff fece 	bl	800098e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000bf2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hltdc);
 8000bf4:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8000bf6:	625d      	str	r5, [r3, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 8000bf8:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8000bfc:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
  return HAL_OK;
 8000c00:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hltdc);
 8000c02:	4618      	mov	r0, r3
}
 8000c04:	bd70      	pop	{r4, r5, r6, pc}
	...

08000c08 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c08:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <HAL_PWREx_EnableOverDrive+0x68>)
{
 8000c0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000c0e:	4c19      	ldr	r4, [pc, #100]	; (8000c74 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c10:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c14:	641a      	str	r2, [r3, #64]	; 0x40
 8000c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c1c:	9301      	str	r3, [sp, #4]
 8000c1e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000c20:	6823      	ldr	r3, [r4, #0]
 8000c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c26:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c28:	f7ff fcb6 	bl	8000598 <HAL_GetTick>
 8000c2c:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000c2e:	6863      	ldr	r3, [r4, #4]
 8000c30:	03da      	lsls	r2, r3, #15
 8000c32:	d50c      	bpl.n	8000c4e <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c3a:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c3c:	f7ff fcac 	bl	8000598 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000c40:	4c0c      	ldr	r4, [pc, #48]	; (8000c74 <HAL_PWREx_EnableOverDrive+0x6c>)
  tickstart = HAL_GetTick();
 8000c42:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000c44:	6863      	ldr	r3, [r4, #4]
 8000c46:	039b      	lsls	r3, r3, #14
 8000c48:	d50a      	bpl.n	8000c60 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	e006      	b.n	8000c5c <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000c4e:	f7ff fca3 	bl	8000598 <HAL_GetTick>
 8000c52:	1b40      	subs	r0, r0, r5
 8000c54:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000c58:	d9e9      	bls.n	8000c2e <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 8000c5a:	2003      	movs	r0, #3
}
 8000c5c:	b003      	add	sp, #12
 8000c5e:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000c60:	f7ff fc9a 	bl	8000598 <HAL_GetTick>
 8000c64:	1b40      	subs	r0, r0, r5
 8000c66:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000c6a:	d9eb      	bls.n	8000c44 <HAL_PWREx_EnableOverDrive+0x3c>
 8000c6c:	e7f5      	b.n	8000c5a <HAL_PWREx_EnableOverDrive+0x52>
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40007000 	.word	0x40007000

08000c78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c7c:	4604      	mov	r4, r0
 8000c7e:	b908      	cbnz	r0, 8000c84 <HAL_RCC_OscConfig+0xc>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8000c80:	2001      	movs	r0, #1
 8000c82:	e03f      	b.n	8000d04 <HAL_RCC_OscConfig+0x8c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c84:	6803      	ldr	r3, [r0, #0]
 8000c86:	07d8      	lsls	r0, r3, #31
 8000c88:	d410      	bmi.n	8000cac <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c8a:	6823      	ldr	r3, [r4, #0]
 8000c8c:	0799      	lsls	r1, r3, #30
 8000c8e:	d460      	bmi.n	8000d52 <HAL_RCC_OscConfig+0xda>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c90:	6823      	ldr	r3, [r4, #0]
 8000c92:	0719      	lsls	r1, r3, #28
 8000c94:	f100 80a5 	bmi.w	8000de2 <HAL_RCC_OscConfig+0x16a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c98:	6823      	ldr	r3, [r4, #0]
 8000c9a:	075a      	lsls	r2, r3, #29
 8000c9c:	f100 80c6 	bmi.w	8000e2c <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ca0:	69a0      	ldr	r0, [r4, #24]
 8000ca2:	2800      	cmp	r0, #0
 8000ca4:	f040 8130 	bne.w	8000f08 <HAL_RCC_OscConfig+0x290>
      }
    }
  }
  return HAL_OK;
 8000ca8:	2000      	movs	r0, #0
 8000caa:	e02b      	b.n	8000d04 <HAL_RCC_OscConfig+0x8c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cac:	4b94      	ldr	r3, [pc, #592]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000cae:	689a      	ldr	r2, [r3, #8]
 8000cb0:	f002 020c 	and.w	r2, r2, #12
 8000cb4:	2a04      	cmp	r2, #4
 8000cb6:	d007      	beq.n	8000cc8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cb8:	689a      	ldr	r2, [r3, #8]
 8000cba:	f002 020c 	and.w	r2, r2, #12
 8000cbe:	2a08      	cmp	r2, #8
 8000cc0:	d10a      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x60>
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	025a      	lsls	r2, r3, #9
 8000cc6:	d507      	bpl.n	8000cd8 <HAL_RCC_OscConfig+0x60>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc8:	4b8d      	ldr	r3, [pc, #564]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	039b      	lsls	r3, r3, #14
 8000cce:	d5dc      	bpl.n	8000c8a <HAL_RCC_OscConfig+0x12>
 8000cd0:	6863      	ldr	r3, [r4, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d1d9      	bne.n	8000c8a <HAL_RCC_OscConfig+0x12>
 8000cd6:	e7d3      	b.n	8000c80 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cd8:	6863      	ldr	r3, [r4, #4]
 8000cda:	4d89      	ldr	r5, [pc, #548]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ce0:	d113      	bne.n	8000d0a <HAL_RCC_OscConfig+0x92>
 8000ce2:	682b      	ldr	r3, [r5, #0]
 8000ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ce8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000cea:	f7ff fc55 	bl	8000598 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cee:	4d84      	ldr	r5, [pc, #528]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000cf0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf2:	682b      	ldr	r3, [r5, #0]
 8000cf4:	039f      	lsls	r7, r3, #14
 8000cf6:	d4c8      	bmi.n	8000c8a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cf8:	f7ff fc4e 	bl	8000598 <HAL_GetTick>
 8000cfc:	1b80      	subs	r0, r0, r6
 8000cfe:	2864      	cmp	r0, #100	; 0x64
 8000d00:	d9f7      	bls.n	8000cf2 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8000d02:	2003      	movs	r0, #3
}
 8000d04:	b002      	add	sp, #8
 8000d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d0a:	b99b      	cbnz	r3, 8000d34 <HAL_RCC_OscConfig+0xbc>
 8000d0c:	682b      	ldr	r3, [r5, #0]
 8000d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d12:	602b      	str	r3, [r5, #0]
 8000d14:	682b      	ldr	r3, [r5, #0]
 8000d16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d1a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d1c:	f7ff fc3c 	bl	8000598 <HAL_GetTick>
 8000d20:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d22:	682b      	ldr	r3, [r5, #0]
 8000d24:	0398      	lsls	r0, r3, #14
 8000d26:	d5b0      	bpl.n	8000c8a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d28:	f7ff fc36 	bl	8000598 <HAL_GetTick>
 8000d2c:	1b80      	subs	r0, r0, r6
 8000d2e:	2864      	cmp	r0, #100	; 0x64
 8000d30:	d9f7      	bls.n	8000d22 <HAL_RCC_OscConfig+0xaa>
 8000d32:	e7e6      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d38:	682b      	ldr	r3, [r5, #0]
 8000d3a:	d103      	bne.n	8000d44 <HAL_RCC_OscConfig+0xcc>
 8000d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d40:	602b      	str	r3, [r5, #0]
 8000d42:	e7ce      	b.n	8000ce2 <HAL_RCC_OscConfig+0x6a>
 8000d44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d48:	602b      	str	r3, [r5, #0]
 8000d4a:	682b      	ldr	r3, [r5, #0]
 8000d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d50:	e7ca      	b.n	8000ce8 <HAL_RCC_OscConfig+0x70>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d52:	4b6b      	ldr	r3, [pc, #428]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	f012 0f0c 	tst.w	r2, #12
 8000d5a:	d007      	beq.n	8000d6c <HAL_RCC_OscConfig+0xf4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d5c:	689a      	ldr	r2, [r3, #8]
 8000d5e:	f002 020c 	and.w	r2, r2, #12
 8000d62:	2a08      	cmp	r2, #8
 8000d64:	d111      	bne.n	8000d8a <HAL_RCC_OscConfig+0x112>
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	0259      	lsls	r1, r3, #9
 8000d6a:	d40e      	bmi.n	8000d8a <HAL_RCC_OscConfig+0x112>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d6c:	4b64      	ldr	r3, [pc, #400]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	0792      	lsls	r2, r2, #30
 8000d72:	d502      	bpl.n	8000d7a <HAL_RCC_OscConfig+0x102>
 8000d74:	68e2      	ldr	r2, [r4, #12]
 8000d76:	2a01      	cmp	r2, #1
 8000d78:	d182      	bne.n	8000c80 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	6921      	ldr	r1, [r4, #16]
 8000d7e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000d82:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000d86:	601a      	str	r2, [r3, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d88:	e782      	b.n	8000c90 <HAL_RCC_OscConfig+0x18>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000d8a:	68e3      	ldr	r3, [r4, #12]
 8000d8c:	4d5c      	ldr	r5, [pc, #368]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000d8e:	b1bb      	cbz	r3, 8000dc0 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 8000d90:	682b      	ldr	r3, [r5, #0]
 8000d92:	f043 0301 	orr.w	r3, r3, #1
 8000d96:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d98:	f7ff fbfe 	bl	8000598 <HAL_GetTick>
 8000d9c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9e:	682b      	ldr	r3, [r5, #0]
 8000da0:	079f      	lsls	r7, r3, #30
 8000da2:	d507      	bpl.n	8000db4 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da4:	682b      	ldr	r3, [r5, #0]
 8000da6:	6922      	ldr	r2, [r4, #16]
 8000da8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000dac:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000db0:	602b      	str	r3, [r5, #0]
 8000db2:	e76d      	b.n	8000c90 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db4:	f7ff fbf0 	bl	8000598 <HAL_GetTick>
 8000db8:	1b80      	subs	r0, r0, r6
 8000dba:	2802      	cmp	r0, #2
 8000dbc:	d9ef      	bls.n	8000d9e <HAL_RCC_OscConfig+0x126>
 8000dbe:	e7a0      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8000dc0:	682b      	ldr	r3, [r5, #0]
 8000dc2:	f023 0301 	bic.w	r3, r3, #1
 8000dc6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000dc8:	f7ff fbe6 	bl	8000598 <HAL_GetTick>
 8000dcc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dce:	682b      	ldr	r3, [r5, #0]
 8000dd0:	0798      	lsls	r0, r3, #30
 8000dd2:	f57f af5d 	bpl.w	8000c90 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dd6:	f7ff fbdf 	bl	8000598 <HAL_GetTick>
 8000dda:	1b80      	subs	r0, r0, r6
 8000ddc:	2802      	cmp	r0, #2
 8000dde:	d9f6      	bls.n	8000dce <HAL_RCC_OscConfig+0x156>
 8000de0:	e78f      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000de2:	6963      	ldr	r3, [r4, #20]
 8000de4:	4d46      	ldr	r5, [pc, #280]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000de6:	b183      	cbz	r3, 8000e0a <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8000de8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000df0:	f7ff fbd2 	bl	8000598 <HAL_GetTick>
 8000df4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000df6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000df8:	079b      	lsls	r3, r3, #30
 8000dfa:	f53f af4d 	bmi.w	8000c98 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dfe:	f7ff fbcb 	bl	8000598 <HAL_GetTick>
 8000e02:	1b80      	subs	r0, r0, r6
 8000e04:	2802      	cmp	r0, #2
 8000e06:	d9f6      	bls.n	8000df6 <HAL_RCC_OscConfig+0x17e>
 8000e08:	e77b      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8000e0a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e0c:	f023 0301 	bic.w	r3, r3, #1
 8000e10:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000e12:	f7ff fbc1 	bl	8000598 <HAL_GetTick>
 8000e16:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e18:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e1a:	079f      	lsls	r7, r3, #30
 8000e1c:	f57f af3c 	bpl.w	8000c98 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e20:	f7ff fbba 	bl	8000598 <HAL_GetTick>
 8000e24:	1b80      	subs	r0, r0, r6
 8000e26:	2802      	cmp	r0, #2
 8000e28:	d9f6      	bls.n	8000e18 <HAL_RCC_OscConfig+0x1a0>
 8000e2a:	e76a      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e2c:	4b34      	ldr	r3, [pc, #208]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000e2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e30:	00d0      	lsls	r0, r2, #3
 8000e32:	d427      	bmi.n	8000e84 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8000e36:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e3c:	641a      	str	r2, [r3, #64]	; 0x40
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e48:	4d2e      	ldr	r5, [pc, #184]	; (8000f04 <HAL_RCC_OscConfig+0x28c>)
 8000e4a:	682b      	ldr	r3, [r5, #0]
 8000e4c:	05d9      	lsls	r1, r3, #23
 8000e4e:	d51b      	bpl.n	8000e88 <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e50:	68a3      	ldr	r3, [r4, #8]
 8000e52:	4d2b      	ldr	r5, [pc, #172]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d127      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x230>
 8000e58:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	672b      	str	r3, [r5, #112]	; 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e60:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000e64:	f7ff fb98 	bl	8000598 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e68:	4f25      	ldr	r7, [pc, #148]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000e6a:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000e6e:	079b      	lsls	r3, r3, #30
 8000e70:	d53f      	bpl.n	8000ef2 <HAL_RCC_OscConfig+0x27a>
    if (pwrclkchanged == SET)
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f43f af14 	beq.w	8000ca0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e78:	4a21      	ldr	r2, [pc, #132]	; (8000f00 <HAL_RCC_OscConfig+0x288>)
 8000e7a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e80:	6413      	str	r3, [r2, #64]	; 0x40
 8000e82:	e70d      	b.n	8000ca0 <HAL_RCC_OscConfig+0x28>
  FlagStatus pwrclkchanged = RESET;
 8000e84:	2600      	movs	r6, #0
 8000e86:	e7df      	b.n	8000e48 <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 8000e88:	682b      	ldr	r3, [r5, #0]
 8000e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e8e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000e90:	f7ff fb82 	bl	8000598 <HAL_GetTick>
 8000e94:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e96:	682b      	ldr	r3, [r5, #0]
 8000e98:	05da      	lsls	r2, r3, #23
 8000e9a:	d4d9      	bmi.n	8000e50 <HAL_RCC_OscConfig+0x1d8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e9c:	f7ff fb7c 	bl	8000598 <HAL_GetTick>
 8000ea0:	1bc0      	subs	r0, r0, r7
 8000ea2:	2864      	cmp	r0, #100	; 0x64
 8000ea4:	d9f7      	bls.n	8000e96 <HAL_RCC_OscConfig+0x21e>
 8000ea6:	e72c      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea8:	b9ab      	cbnz	r3, 8000ed6 <HAL_RCC_OscConfig+0x25e>
 8000eaa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eac:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb0:	f023 0301 	bic.w	r3, r3, #1
 8000eb4:	672b      	str	r3, [r5, #112]	; 0x70
 8000eb6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000eb8:	f023 0304 	bic.w	r3, r3, #4
 8000ebc:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ebe:	f7ff fb6b 	bl	8000598 <HAL_GetTick>
 8000ec2:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ec4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ec6:	0798      	lsls	r0, r3, #30
 8000ec8:	d5d3      	bpl.n	8000e72 <HAL_RCC_OscConfig+0x1fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eca:	f7ff fb65 	bl	8000598 <HAL_GetTick>
 8000ece:	1bc0      	subs	r0, r0, r7
 8000ed0:	4540      	cmp	r0, r8
 8000ed2:	d9f7      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x24c>
 8000ed4:	e715      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed6:	2b05      	cmp	r3, #5
 8000ed8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000eda:	d103      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x26c>
 8000edc:	f043 0304 	orr.w	r3, r3, #4
 8000ee0:	672b      	str	r3, [r5, #112]	; 0x70
 8000ee2:	e7b9      	b.n	8000e58 <HAL_RCC_OscConfig+0x1e0>
 8000ee4:	f023 0301 	bic.w	r3, r3, #1
 8000ee8:	672b      	str	r3, [r5, #112]	; 0x70
 8000eea:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000eec:	f023 0304 	bic.w	r3, r3, #4
 8000ef0:	e7b5      	b.n	8000e5e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fb51 	bl	8000598 <HAL_GetTick>
 8000ef6:	eba0 0008 	sub.w	r0, r0, r8
 8000efa:	42a8      	cmp	r0, r5
 8000efc:	d9b6      	bls.n	8000e6c <HAL_RCC_OscConfig+0x1f4>
 8000efe:	e700      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
 8000f00:	40023800 	.word	0x40023800
 8000f04:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f08:	4d38      	ldr	r5, [pc, #224]	; (8000fec <HAL_RCC_OscConfig+0x374>)
 8000f0a:	68ab      	ldr	r3, [r5, #8]
 8000f0c:	f003 030c 	and.w	r3, r3, #12
 8000f10:	2b08      	cmp	r3, #8
 8000f12:	d041      	beq.n	8000f98 <HAL_RCC_OscConfig+0x320>
        __HAL_RCC_PLL_DISABLE();
 8000f14:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f16:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000f18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f1c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f1e:	d12e      	bne.n	8000f7e <HAL_RCC_OscConfig+0x306>
        tickstart = HAL_GetTick();
 8000f20:	f7ff fb3a 	bl	8000598 <HAL_GetTick>
 8000f24:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f26:	682b      	ldr	r3, [r5, #0]
 8000f28:	0199      	lsls	r1, r3, #6
 8000f2a:	d422      	bmi.n	8000f72 <HAL_RCC_OscConfig+0x2fa>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f2c:	6a22      	ldr	r2, [r4, #32]
 8000f2e:	69e3      	ldr	r3, [r4, #28]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000f38:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000f3c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000f3e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000f42:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f44:	4c29      	ldr	r4, [pc, #164]	; (8000fec <HAL_RCC_OscConfig+0x374>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f46:	0852      	lsrs	r2, r2, #1
 8000f48:	3a01      	subs	r2, #1
 8000f4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f4e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000f50:	682b      	ldr	r3, [r5, #0]
 8000f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f56:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f58:	f7ff fb1e 	bl	8000598 <HAL_GetTick>
 8000f5c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	019a      	lsls	r2, r3, #6
 8000f62:	f53f aea1 	bmi.w	8000ca8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f66:	f7ff fb17 	bl	8000598 <HAL_GetTick>
 8000f6a:	1b40      	subs	r0, r0, r5
 8000f6c:	2802      	cmp	r0, #2
 8000f6e:	d9f6      	bls.n	8000f5e <HAL_RCC_OscConfig+0x2e6>
 8000f70:	e6c7      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f72:	f7ff fb11 	bl	8000598 <HAL_GetTick>
 8000f76:	1b80      	subs	r0, r0, r6
 8000f78:	2802      	cmp	r0, #2
 8000f7a:	d9d4      	bls.n	8000f26 <HAL_RCC_OscConfig+0x2ae>
 8000f7c:	e6c1      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8000f7e:	f7ff fb0b 	bl	8000598 <HAL_GetTick>
 8000f82:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f84:	682b      	ldr	r3, [r5, #0]
 8000f86:	019b      	lsls	r3, r3, #6
 8000f88:	f57f ae8e 	bpl.w	8000ca8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f8c:	f7ff fb04 	bl	8000598 <HAL_GetTick>
 8000f90:	1b00      	subs	r0, r0, r4
 8000f92:	2802      	cmp	r0, #2
 8000f94:	d9f6      	bls.n	8000f84 <HAL_RCC_OscConfig+0x30c>
 8000f96:	e6b4      	b.n	8000d02 <HAL_RCC_OscConfig+0x8a>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f98:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 8000f9a:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000f9c:	f43f aeb2 	beq.w	8000d04 <HAL_RCC_OscConfig+0x8c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fa0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000fa4:	69e1      	ldr	r1, [r4, #28]
 8000fa6:	428a      	cmp	r2, r1
 8000fa8:	f47f ae6a 	bne.w	8000c80 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fb0:	6a21      	ldr	r1, [r4, #32]
 8000fb2:	428a      	cmp	r2, r1
 8000fb4:	f47f ae64 	bne.w	8000c80 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fb8:	f647 72c0 	movw	r2, #32704	; 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fbc:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8000fc4:	f47f ae5c 	bne.w	8000c80 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8000fc8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000fca:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8000fce:	0852      	lsrs	r2, r2, #1
 8000fd0:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fd2:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8000fd6:	f47f ae53 	bne.w	8000c80 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000fda:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000fdc:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8000fe0:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
    return HAL_ERROR;
 8000fe4:	bf14      	ite	ne
 8000fe6:	2001      	movne	r0, #1
 8000fe8:	2000      	moveq	r0, #0
 8000fea:	e68b      	b.n	8000d04 <HAL_RCC_OscConfig+0x8c>
 8000fec:	40023800 	.word	0x40023800

08000ff0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ff0:	4913      	ldr	r1, [pc, #76]	; (8001040 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000ff2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ff4:	688b      	ldr	r3, [r1, #8]
 8000ff6:	f003 030c 	and.w	r3, r3, #12
 8000ffa:	2b04      	cmp	r3, #4
 8000ffc:	d003      	beq.n	8001006 <HAL_RCC_GetSysClockFreq+0x16>
 8000ffe:	2b08      	cmp	r3, #8
 8001000:	d003      	beq.n	800100a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001002:	4810      	ldr	r0, [pc, #64]	; (8001044 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001004:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001006:	4810      	ldr	r0, [pc, #64]	; (8001048 <HAL_RCC_GetSysClockFreq+0x58>)
 8001008:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800100a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800100c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800100e:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001010:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001014:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001018:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800101c:	bf1a      	itte	ne
 800101e:	480a      	ldrne	r0, [pc, #40]	; (8001048 <HAL_RCC_GetSysClockFreq+0x58>)
 8001020:	2300      	movne	r3, #0
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001022:	4808      	ldreq	r0, [pc, #32]	; (8001044 <HAL_RCC_GetSysClockFreq+0x54>)
 8001024:	fba1 0100 	umull	r0, r1, r1, r0
 8001028:	f7ff f8f2 	bl	8000210 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800102c:	4b04      	ldr	r3, [pc, #16]	; (8001040 <HAL_RCC_GetSysClockFreq+0x50>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001034:	3301      	adds	r3, #1
 8001036:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8001038:	fbb0 f0f3 	udiv	r0, r0, r3
 800103c:	bd08      	pop	{r3, pc}
 800103e:	bf00      	nop
 8001040:	40023800 	.word	0x40023800
 8001044:	00f42400 	.word	0x00f42400
 8001048:	017d7840 	.word	0x017d7840

0800104c <HAL_RCC_ClockConfig>:
{
 800104c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001050:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001052:	4604      	mov	r4, r0
 8001054:	b910      	cbnz	r0, 800105c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001056:	2001      	movs	r0, #1
 8001058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800105c:	4a46      	ldr	r2, [pc, #280]	; (8001178 <HAL_RCC_ClockConfig+0x12c>)
 800105e:	6813      	ldr	r3, [r2, #0]
 8001060:	f003 030f 	and.w	r3, r3, #15
 8001064:	428b      	cmp	r3, r1
 8001066:	d329      	bcc.n	80010bc <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001068:	6821      	ldr	r1, [r4, #0]
 800106a:	078f      	lsls	r7, r1, #30
 800106c:	d431      	bmi.n	80010d2 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800106e:	07c8      	lsls	r0, r1, #31
 8001070:	d444      	bmi.n	80010fc <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001072:	4a41      	ldr	r2, [pc, #260]	; (8001178 <HAL_RCC_ClockConfig+0x12c>)
 8001074:	6813      	ldr	r3, [r2, #0]
 8001076:	f003 030f 	and.w	r3, r3, #15
 800107a:	429d      	cmp	r5, r3
 800107c:	d368      	bcc.n	8001150 <HAL_RCC_ClockConfig+0x104>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800107e:	6822      	ldr	r2, [r4, #0]
 8001080:	0751      	lsls	r1, r2, #29
 8001082:	d471      	bmi.n	8001168 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001084:	0713      	lsls	r3, r2, #28
 8001086:	d507      	bpl.n	8001098 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001088:	4a3c      	ldr	r2, [pc, #240]	; (800117c <HAL_RCC_ClockConfig+0x130>)
 800108a:	6921      	ldr	r1, [r4, #16]
 800108c:	6893      	ldr	r3, [r2, #8]
 800108e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001092:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001096:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001098:	f7ff ffaa 	bl	8000ff0 <HAL_RCC_GetSysClockFreq>
 800109c:	4b37      	ldr	r3, [pc, #220]	; (800117c <HAL_RCC_ClockConfig+0x130>)
 800109e:	4a38      	ldr	r2, [pc, #224]	; (8001180 <HAL_RCC_ClockConfig+0x134>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010a6:	5cd3      	ldrb	r3, [r2, r3]
 80010a8:	40d8      	lsrs	r0, r3
 80010aa:	4b36      	ldr	r3, [pc, #216]	; (8001184 <HAL_RCC_ClockConfig+0x138>)
 80010ac:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80010ae:	4b36      	ldr	r3, [pc, #216]	; (8001188 <HAL_RCC_ClockConfig+0x13c>)
 80010b0:	6818      	ldr	r0, [r3, #0]
 80010b2:	f7ff fa35 	bl	8000520 <HAL_InitTick>
  return HAL_OK;
 80010b6:	2000      	movs	r0, #0
 80010b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010bc:	6813      	ldr	r3, [r2, #0]
 80010be:	f023 030f 	bic.w	r3, r3, #15
 80010c2:	430b      	orrs	r3, r1
 80010c4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010c6:	6813      	ldr	r3, [r2, #0]
 80010c8:	f003 030f 	and.w	r3, r3, #15
 80010cc:	4299      	cmp	r1, r3
 80010ce:	d1c2      	bne.n	8001056 <HAL_RCC_ClockConfig+0xa>
 80010d0:	e7ca      	b.n	8001068 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010d2:	f011 0f04 	tst.w	r1, #4
 80010d6:	4b29      	ldr	r3, [pc, #164]	; (800117c <HAL_RCC_ClockConfig+0x130>)
 80010d8:	d003      	beq.n	80010e2 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010da:	689a      	ldr	r2, [r3, #8]
 80010dc:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80010e0:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010e2:	070e      	lsls	r6, r1, #28
 80010e4:	d503      	bpl.n	80010ee <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010e6:	689a      	ldr	r2, [r3, #8]
 80010e8:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80010ec:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	68a0      	ldr	r0, [r4, #8]
 80010f2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80010f6:	4302      	orrs	r2, r0
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	e7b8      	b.n	800106e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010fc:	6861      	ldr	r1, [r4, #4]
 80010fe:	4b1f      	ldr	r3, [pc, #124]	; (800117c <HAL_RCC_ClockConfig+0x130>)
 8001100:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001102:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001104:	d11c      	bne.n	8001140 <HAL_RCC_ClockConfig+0xf4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001106:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110a:	d0a4      	beq.n	8001056 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800110c:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800110e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001112:	4e1a      	ldr	r6, [pc, #104]	; (800117c <HAL_RCC_ClockConfig+0x130>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001114:	f022 0203 	bic.w	r2, r2, #3
 8001118:	430a      	orrs	r2, r1
 800111a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800111c:	f7ff fa3c 	bl	8000598 <HAL_GetTick>
 8001120:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001122:	68b3      	ldr	r3, [r6, #8]
 8001124:	6862      	ldr	r2, [r4, #4]
 8001126:	f003 030c 	and.w	r3, r3, #12
 800112a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800112e:	d0a0      	beq.n	8001072 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001130:	f7ff fa32 	bl	8000598 <HAL_GetTick>
 8001134:	1bc0      	subs	r0, r0, r7
 8001136:	4540      	cmp	r0, r8
 8001138:	d9f3      	bls.n	8001122 <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 800113a:	2003      	movs	r0, #3
}
 800113c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001140:	2902      	cmp	r1, #2
 8001142:	d102      	bne.n	800114a <HAL_RCC_ClockConfig+0xfe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001144:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001148:	e7df      	b.n	800110a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800114a:	f012 0f02 	tst.w	r2, #2
 800114e:	e7dc      	b.n	800110a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001150:	6813      	ldr	r3, [r2, #0]
 8001152:	f023 030f 	bic.w	r3, r3, #15
 8001156:	432b      	orrs	r3, r5
 8001158:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800115a:	6813      	ldr	r3, [r2, #0]
 800115c:	f003 030f 	and.w	r3, r3, #15
 8001160:	429d      	cmp	r5, r3
 8001162:	f47f af78 	bne.w	8001056 <HAL_RCC_ClockConfig+0xa>
 8001166:	e78a      	b.n	800107e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001168:	4904      	ldr	r1, [pc, #16]	; (800117c <HAL_RCC_ClockConfig+0x130>)
 800116a:	68e0      	ldr	r0, [r4, #12]
 800116c:	688b      	ldr	r3, [r1, #8]
 800116e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001172:	4303      	orrs	r3, r0
 8001174:	608b      	str	r3, [r1, #8]
 8001176:	e785      	b.n	8001084 <HAL_RCC_ClockConfig+0x38>
 8001178:	40023c00 	.word	0x40023c00
 800117c:	40023800 	.word	0x40023800
 8001180:	0800325d 	.word	0x0800325d
 8001184:	2000000c 	.word	0x2000000c
 8001188:	20000004 	.word	0x20000004

0800118c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800118c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001190:	6802      	ldr	r2, [r0, #0]
{
 8001192:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001194:	f012 0601 	ands.w	r6, r2, #1
 8001198:	d00b      	beq.n	80011b2 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800119a:	4bb8      	ldr	r3, [pc, #736]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800119c:	6899      	ldr	r1, [r3, #8]
 800119e:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 80011a2:	6099      	str	r1, [r3, #8]
 80011a4:	6b46      	ldr	r6, [r0, #52]	; 0x34
 80011a6:	6899      	ldr	r1, [r3, #8]
 80011a8:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80011aa:	fab6 f686 	clz	r6, r6
 80011ae:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80011b0:	6099      	str	r1, [r3, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80011b2:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 80011b6:	d012      	beq.n	80011de <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80011b8:	49b0      	ldr	r1, [pc, #704]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80011ba:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80011bc:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80011c0:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80011c4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1;
 80011c8:	bf08      	it	eq
 80011ca:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80011cc:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80011d0:	bf16      	itet	ne
 80011d2:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 80011d6:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80011d8:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80011da:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80011de:	02d1      	lsls	r1, r2, #11
 80011e0:	d510      	bpl.n	8001204 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80011e2:	48a6      	ldr	r0, [pc, #664]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80011e4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011e6:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80011ea:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80011ee:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80011f2:	ea43 0301 	orr.w	r3, r3, r1
 80011f6:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80011fa:	f000 8185 	beq.w	8001508 <HAL_RCCEx_PeriphCLKConfig+0x37c>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80011fe:	2900      	cmp	r1, #0
 8001200:	bf08      	it	eq
 8001202:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8001204:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8001208:	bf18      	it	ne
 800120a:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800120c:	0692      	lsls	r2, r2, #26
 800120e:	d531      	bpl.n	8001274 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001210:	4b9a      	ldr	r3, [pc, #616]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001212:	4f9b      	ldr	r7, [pc, #620]	; (8001480 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001214:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001216:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800121a:	641a      	str	r2, [r3, #64]	; 0x40
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800122c:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800122e:	f7ff f9b3 	bl	8000598 <HAL_GetTick>
 8001232:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	05db      	lsls	r3, r3, #23
 8001238:	f140 8168 	bpl.w	800150c <HAL_RCCEx_PeriphCLKConfig+0x380>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800123c:	4f8f      	ldr	r7, [pc, #572]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800123e:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001240:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001244:	f040 816d 	bne.w	8001522 <HAL_RCCEx_PeriphCLKConfig+0x396>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001248:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800124a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800124e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001252:	4a8a      	ldr	r2, [pc, #552]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001254:	f040 818b 	bne.w	800156e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8001258:	6891      	ldr	r1, [r2, #8]
 800125a:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 800125e:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001262:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001266:	4301      	orrs	r1, r0
 8001268:	6091      	str	r1, [r2, #8]
 800126a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800126e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001270:	430b      	orrs	r3, r1
 8001272:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001274:	6823      	ldr	r3, [r4, #0]
 8001276:	06da      	lsls	r2, r3, #27
 8001278:	d50c      	bpl.n	8001294 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800127a:	4a80      	ldr	r2, [pc, #512]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800127c:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001280:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8001284:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001288:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800128c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800128e:	4301      	orrs	r1, r0
 8001290:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001294:	045f      	lsls	r7, r3, #17
 8001296:	d508      	bpl.n	80012aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001298:	4978      	ldr	r1, [pc, #480]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800129a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800129c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80012a0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80012a4:	4302      	orrs	r2, r0
 80012a6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80012aa:	0418      	lsls	r0, r3, #16
 80012ac:	d508      	bpl.n	80012c0 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80012ae:	4973      	ldr	r1, [pc, #460]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80012b0:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80012b2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80012b6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80012ba:	4302      	orrs	r2, r0
 80012bc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80012c0:	03d9      	lsls	r1, r3, #15
 80012c2:	d508      	bpl.n	80012d6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80012c4:	496d      	ldr	r1, [pc, #436]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80012c6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80012c8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80012cc:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80012d0:	4302      	orrs	r2, r0
 80012d2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80012d6:	039a      	lsls	r2, r3, #14
 80012d8:	d508      	bpl.n	80012ec <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80012da:	4968      	ldr	r1, [pc, #416]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80012dc:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80012de:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80012e2:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80012e6:	4302      	orrs	r2, r0
 80012e8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80012ec:	065f      	lsls	r7, r3, #25
 80012ee:	d508      	bpl.n	8001302 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80012f0:	4962      	ldr	r1, [pc, #392]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80012f2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80012f4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80012f8:	f022 0203 	bic.w	r2, r2, #3
 80012fc:	4302      	orrs	r2, r0
 80012fe:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001302:	0618      	lsls	r0, r3, #24
 8001304:	d508      	bpl.n	8001318 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001306:	495d      	ldr	r1, [pc, #372]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001308:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800130a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800130e:	f022 020c 	bic.w	r2, r2, #12
 8001312:	4302      	orrs	r2, r0
 8001314:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001318:	05d9      	lsls	r1, r3, #23
 800131a:	d508      	bpl.n	800132e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800131c:	4957      	ldr	r1, [pc, #348]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800131e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001320:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001324:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001328:	4302      	orrs	r2, r0
 800132a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800132e:	059a      	lsls	r2, r3, #22
 8001330:	d508      	bpl.n	8001344 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001332:	4952      	ldr	r1, [pc, #328]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001334:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001336:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800133a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800133e:	4302      	orrs	r2, r0
 8001340:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001344:	055f      	lsls	r7, r3, #21
 8001346:	d508      	bpl.n	800135a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001348:	494c      	ldr	r1, [pc, #304]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800134a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800134c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001350:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001354:	4302      	orrs	r2, r0
 8001356:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800135a:	0518      	lsls	r0, r3, #20
 800135c:	d508      	bpl.n	8001370 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800135e:	4947      	ldr	r1, [pc, #284]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001360:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001362:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001366:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800136a:	4302      	orrs	r2, r0
 800136c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001370:	04d9      	lsls	r1, r3, #19
 8001372:	d508      	bpl.n	8001386 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001374:	4941      	ldr	r1, [pc, #260]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001376:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001378:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800137c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001380:	4302      	orrs	r2, r0
 8001382:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001386:	049a      	lsls	r2, r3, #18
 8001388:	d508      	bpl.n	800139c <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800138a:	493c      	ldr	r1, [pc, #240]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800138c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800138e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001392:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001396:	4302      	orrs	r2, r0
 8001398:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800139c:	025f      	lsls	r7, r3, #9
 800139e:	d508      	bpl.n	80013b2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80013a0:	4936      	ldr	r1, [pc, #216]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80013a2:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80013a4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80013a8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80013ac:	4302      	orrs	r2, r0
 80013ae:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80013b2:	0298      	lsls	r0, r3, #10
 80013b4:	d50c      	bpl.n	80013d0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80013b6:	4831      	ldr	r0, [pc, #196]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80013b8:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80013ba:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 80013be:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80013c2:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 80013c6:	bf08      	it	eq
 80013c8:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80013ca:	430a      	orrs	r2, r1
 80013cc:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 80013d0:	f013 0f08 	tst.w	r3, #8
 80013d4:	bf18      	it	ne
 80013d6:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80013d8:	0359      	lsls	r1, r3, #13
 80013da:	d508      	bpl.n	80013ee <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80013dc:	4927      	ldr	r1, [pc, #156]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80013de:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80013e0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80013e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013e8:	4302      	orrs	r2, r0
 80013ea:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80013ee:	021a      	lsls	r2, r3, #8
 80013f0:	d509      	bpl.n	8001406 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80013f2:	4922      	ldr	r1, [pc, #136]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80013f4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80013f8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80013fc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001400:	4302      	orrs	r2, r0
 8001402:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001406:	2e01      	cmp	r6, #1
 8001408:	f000 80b5 	beq.w	8001576 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800140c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001410:	f000 80b1 	beq.w	8001576 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001414:	2d01      	cmp	r5, #1
 8001416:	d175      	bne.n	8001504 <HAL_RCCEx_PeriphCLKConfig+0x378>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001418:	4d18      	ldr	r5, [pc, #96]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800141a:	682b      	ldr	r3, [r5, #0]
 800141c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001420:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001422:	f7ff f8b9 	bl	8000598 <HAL_GetTick>
 8001426:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001428:	682b      	ldr	r3, [r5, #0]
 800142a:	009f      	lsls	r7, r3, #2
 800142c:	f100 8127 	bmi.w	800167e <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001430:	6821      	ldr	r1, [r4, #0]
 8001432:	030e      	lsls	r6, r1, #12
 8001434:	d501      	bpl.n	800143a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 8001436:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001438:	b11b      	cbz	r3, 8001442 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800143a:	02cd      	lsls	r5, r1, #11
 800143c:	d522      	bpl.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800143e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001440:	bb03      	cbnz	r3, 8001484 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001442:	4a0e      	ldr	r2, [pc, #56]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001444:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001448:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800144c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001450:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001454:	4303      	orrs	r3, r0
 8001456:	6960      	ldr	r0, [r4, #20]
 8001458:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800145c:	69a0      	ldr	r0, [r4, #24]
 800145e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001462:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001466:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800146a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800146c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001470:	3801      	subs	r0, #1
 8001472:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001476:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800147a:	e003      	b.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 800147c:	40023800 	.word	0x40023800
 8001480:	40007000 	.word	0x40007000
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001484:	0288      	lsls	r0, r1, #10
 8001486:	d515      	bpl.n	80014b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8001488:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800148a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800148e:	d111      	bne.n	80014b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001490:	4a82      	ldr	r2, [pc, #520]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001492:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001496:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800149a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800149e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80014a2:	4303      	orrs	r3, r0
 80014a4:	6960      	ldr	r0, [r4, #20]
 80014a6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80014aa:	6a20      	ldr	r0, [r4, #32]
 80014ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80014b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80014b4:	070a      	lsls	r2, r1, #28
 80014b6:	d519      	bpl.n	80014ec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80014b8:	4978      	ldr	r1, [pc, #480]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80014ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80014be:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80014c2:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80014c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014ca:	4313      	orrs	r3, r2
 80014cc:	6962      	ldr	r2, [r4, #20]
 80014ce:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80014d2:	69e2      	ldr	r2, [r4, #28]
 80014d4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80014d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80014dc:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 80014e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80014e2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80014e6:	4313      	orrs	r3, r2
 80014e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80014ec:	4c6b      	ldr	r4, [pc, #428]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80014ee:	6823      	ldr	r3, [r4, #0]
 80014f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014f6:	f7ff f84f 	bl	8000598 <HAL_GetTick>
 80014fa:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80014fc:	6823      	ldr	r3, [r4, #0]
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	f140 80c4 	bpl.w	800168c <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001504:	2000      	movs	r0, #0
 8001506:	e009      	b.n	800151c <HAL_RCCEx_PeriphCLKConfig+0x390>
      plli2sused = 1;
 8001508:	2601      	movs	r6, #1
 800150a:	e67b      	b.n	8001204 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150c:	f7ff f844 	bl	8000598 <HAL_GetTick>
 8001510:	eba0 0008 	sub.w	r0, r0, r8
 8001514:	2864      	cmp	r0, #100	; 0x64
 8001516:	f67f ae8d 	bls.w	8001234 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 800151a:	2003      	movs	r0, #3
}
 800151c:	b003      	add	sp, #12
 800151e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001522:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001524:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001528:	4293      	cmp	r3, r2
 800152a:	f43f ae8d 	beq.w	8001248 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800152e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001530:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001536:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800153a:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800153c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800153e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001542:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001544:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001546:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001548:	07d8      	lsls	r0, r3, #31
 800154a:	f57f ae7d 	bpl.w	8001248 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 800154e:	f7ff f823 	bl	8000598 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001552:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001556:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001558:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800155a:	0799      	lsls	r1, r3, #30
 800155c:	f53f ae74 	bmi.w	8001248 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001560:	f7ff f81a 	bl	8000598 <HAL_GetTick>
 8001564:	eba0 0008 	sub.w	r0, r0, r8
 8001568:	4548      	cmp	r0, r9
 800156a:	d9f5      	bls.n	8001558 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800156c:	e7d5      	b.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800156e:	6891      	ldr	r1, [r2, #8]
 8001570:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001574:	e678      	b.n	8001268 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
 8001576:	4e49      	ldr	r6, [pc, #292]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001578:	6833      	ldr	r3, [r6, #0]
 800157a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800157e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001580:	f7ff f80a 	bl	8000598 <HAL_GetTick>
 8001584:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001586:	6833      	ldr	r3, [r6, #0]
 8001588:	011b      	lsls	r3, r3, #4
 800158a:	d472      	bmi.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800158c:	6822      	ldr	r2, [r4, #0]
 800158e:	07d7      	lsls	r7, r2, #31
 8001590:	d512      	bpl.n	80015b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8001592:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001594:	b983      	cbnz	r3, 80015b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001596:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800159a:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800159e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015a2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 80015a6:	430b      	orrs	r3, r1
 80015a8:	6861      	ldr	r1, [r4, #4]
 80015aa:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80015ae:	68a1      	ldr	r1, [r4, #8]
 80015b0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80015b4:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80015b8:	0316      	lsls	r6, r2, #12
 80015ba:	d503      	bpl.n	80015c4 <HAL_RCCEx_PeriphCLKConfig+0x438>
 80015bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80015c2:	d005      	beq.n	80015d0 <HAL_RCCEx_PeriphCLKConfig+0x444>
 80015c4:	02d0      	lsls	r0, r2, #11
 80015c6:	d51e      	bpl.n	8001606 <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80015c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015ce:	d11a      	bne.n	8001606 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80015d0:	4932      	ldr	r1, [pc, #200]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80015d2:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80015d6:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80015da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015de:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80015e2:	4303      	orrs	r3, r0
 80015e4:	6860      	ldr	r0, [r4, #4]
 80015e6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80015ea:	68e0      	ldr	r0, [r4, #12]
 80015ec:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80015f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80015f4:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 80015f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015fa:	f020 001f 	bic.w	r0, r0, #31
 80015fe:	3b01      	subs	r3, #1
 8001600:	4303      	orrs	r3, r0
 8001602:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001606:	01d1      	lsls	r1, r2, #7
 8001608:	d511      	bpl.n	800162e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800160a:	4924      	ldr	r1, [pc, #144]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800160c:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001610:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001614:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001618:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800161c:	4303      	orrs	r3, r0
 800161e:	6860      	ldr	r0, [r4, #4]
 8001620:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001624:	6920      	ldr	r0, [r4, #16]
 8001626:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800162a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800162e:	0192      	lsls	r2, r2, #6
 8001630:	d50d      	bpl.n	800164e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001632:	6923      	ldr	r3, [r4, #16]
 8001634:	6862      	ldr	r2, [r4, #4]
 8001636:	041b      	lsls	r3, r3, #16
 8001638:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800163c:	68e2      	ldr	r2, [r4, #12]
 800163e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001642:	68a2      	ldr	r2, [r4, #8]
 8001644:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001648:	4a14      	ldr	r2, [pc, #80]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800164a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800164e:	4e13      	ldr	r6, [pc, #76]	; (800169c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001650:	6833      	ldr	r3, [r6, #0]
 8001652:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001656:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001658:	f7fe ff9e 	bl	8000598 <HAL_GetTick>
 800165c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800165e:	6833      	ldr	r3, [r6, #0]
 8001660:	011b      	lsls	r3, r3, #4
 8001662:	f53f aed7 	bmi.w	8001414 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001666:	f7fe ff97 	bl	8000598 <HAL_GetTick>
 800166a:	1bc0      	subs	r0, r0, r7
 800166c:	2864      	cmp	r0, #100	; 0x64
 800166e:	d9f6      	bls.n	800165e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8001670:	e753      	b.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001672:	f7fe ff91 	bl	8000598 <HAL_GetTick>
 8001676:	1bc0      	subs	r0, r0, r7
 8001678:	2864      	cmp	r0, #100	; 0x64
 800167a:	d984      	bls.n	8001586 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800167c:	e74d      	b.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800167e:	f7fe ff8b 	bl	8000598 <HAL_GetTick>
 8001682:	1b80      	subs	r0, r0, r6
 8001684:	2864      	cmp	r0, #100	; 0x64
 8001686:	f67f aecf 	bls.w	8001428 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800168a:	e746      	b.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800168c:	f7fe ff84 	bl	8000598 <HAL_GetTick>
 8001690:	1b40      	subs	r0, r0, r5
 8001692:	2864      	cmp	r0, #100	; 0x64
 8001694:	f67f af32 	bls.w	80014fc <HAL_RCCEx_PeriphCLKConfig+0x370>
 8001698:	e73f      	b.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x38e>
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800

080016a0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80016a0:	b510      	push	{r4, lr}
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80016a2:	4604      	mov	r4, r0
 80016a4:	b190      	cbz	r0, 80016cc <HAL_RNG_Init+0x2c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80016a6:	7943      	ldrb	r3, [r0, #5]
 80016a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016ac:	b913      	cbnz	r3, 80016b4 <HAL_RNG_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80016ae:	7102      	strb	r2, [r0, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80016b0:	f001 fc6e 	bl	8002f90 <HAL_RNG_MspInit>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80016b4:	6822      	ldr	r2, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 80016b6:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80016b8:	2000      	movs	r0, #0
  hrng->State = HAL_RNG_STATE_BUSY;
 80016ba:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 80016bc:	6813      	ldr	r3, [r2, #0]
 80016be:	f043 0304 	orr.w	r3, r3, #4
 80016c2:	6013      	str	r3, [r2, #0]
  hrng->State = HAL_RNG_STATE_READY;
 80016c4:	2301      	movs	r3, #1
 80016c6:	7163      	strb	r3, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80016c8:	60a0      	str	r0, [r4, #8]

  /* Return function status */
  return HAL_OK;
 80016ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016cc:	2001      	movs	r0, #1
}
 80016ce:	bd10      	pop	{r4, pc}

080016d0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80016d0:	b538      	push	{r3, r4, r5, lr}
 80016d2:	460d      	mov	r5, r1
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80016d4:	4604      	mov	r4, r0
 80016d6:	b1c8      	cbz	r0, 800170c <HAL_SDRAM_Init+0x3c>
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80016d8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80016dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016e0:	b91b      	cbnz	r3, 80016ea <HAL_SDRAM_Init+0x1a>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80016e2:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80016e6:	f001 fc9f 	bl	8003028 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80016ea:	2302      	movs	r3, #2
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80016ec:	1d21      	adds	r1, r4, #4
 80016ee:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80016f0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80016f4:	f000 f835 	bl	8001762 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80016f8:	6862      	ldr	r2, [r4, #4]
 80016fa:	4629      	mov	r1, r5
 80016fc:	6820      	ldr	r0, [r4, #0]
 80016fe:	f000 f86f 	bl	80017e0 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8001702:	2301      	movs	r3, #1
  
  return HAL_OK;
 8001704:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
 8001706:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800170a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800170c:	2001      	movs	r0, #1
}
 800170e:	bd38      	pop	{r3, r4, r5, pc}

08001710 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8001710:	b538      	push	{r3, r4, r5, lr}
 8001712:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001714:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
{
 8001718:	460d      	mov	r5, r1
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800171a:	b2c0      	uxtb	r0, r0
 800171c:	2802      	cmp	r0, #2
 800171e:	d00d      	beq.n	800173c <HAL_SDRAM_SendCommand+0x2c>
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001720:	2302      	movs	r3, #2
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8001722:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001724:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8001728:	f000 f8a2 	bl	8001870 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800172c:	682b      	ldr	r3, [r5, #0]
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  
  return HAL_OK;  
 800172e:	2000      	movs	r0, #0
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8001730:	2b02      	cmp	r3, #2
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8001732:	bf0c      	ite	eq
 8001734:	2305      	moveq	r3, #5
    hsdram->State = HAL_SDRAM_STATE_READY;
 8001736:	2301      	movne	r3, #1
 8001738:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 800173c:	bd38      	pop	{r3, r4, r5, pc}

0800173e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800173e:	b510      	push	{r4, lr}
 8001740:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001742:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8001746:	b2c0      	uxtb	r0, r0
 8001748:	2802      	cmp	r0, #2
 800174a:	d009      	beq.n	8001760 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800174c:	2302      	movs	r3, #2
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800174e:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001750:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8001754:	f000 f89f 	bl	8001896 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8001758:	2301      	movs	r3, #1
  
  return HAL_OK;   
 800175a:	2000      	movs	r0, #0
  hsdram->State = HAL_SDRAM_STATE_READY;
 800175c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 8001760:	bd10      	pop	{r4, pc}

08001762 <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8001762:	680b      	ldr	r3, [r1, #0]
 8001764:	684a      	ldr	r2, [r1, #4]
 8001766:	2b01      	cmp	r3, #1
 8001768:	f8d1 c010 	ldr.w	ip, [r1, #16]
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800176c:	6803      	ldr	r3, [r0, #0]
{
 800176e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001772:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8001776:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800177a:	694d      	ldr	r5, [r1, #20]
 800177c:	698c      	ldr	r4, [r1, #24]
 800177e:	f8d1 e01c 	ldr.w	lr, [r1, #28]
 8001782:	6a0f      	ldr	r7, [r1, #32]
 8001784:	6a4e      	ldr	r6, [r1, #36]	; 0x24
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8001786:	d014      	beq.n	80017b2 <FMC_SDRAM_Init+0x50>
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8001788:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800178c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001790:	431a      	orrs	r2, r3
 8001792:	ea42 0209 	orr.w	r2, r2, r9
 8001796:	ea42 0208 	orr.w	r2, r2, r8
 800179a:	ea42 030c 	orr.w	r3, r2, ip
 800179e:	432b      	orrs	r3, r5
 80017a0:	4323      	orrs	r3, r4
 80017a2:	ea43 030e 	orr.w	r3, r3, lr
 80017a6:	433b      	orrs	r3, r7
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80017a8:	4333      	orrs	r3, r6
                        Init->WriteProtection    |\
                        Init->SDClockPeriod      |\
                        Init->ReadBurst          |\
                        Init->ReadPipeDelay
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80017aa:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 80017ac:	2000      	movs	r0, #0
 80017ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80017b2:	6841      	ldr	r1, [r0, #4]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80017b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80017b8:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 80017bc:	ea43 030e 	orr.w	r3, r3, lr
 80017c0:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80017c4:	433b      	orrs	r3, r7
 80017c6:	430a      	orrs	r2, r1
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80017c8:	431e      	orrs	r6, r3
 80017ca:	ea42 0209 	orr.w	r2, r2, r9
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80017ce:	6006      	str	r6, [r0, #0]
 80017d0:	ea42 0208 	orr.w	r2, r2, r8
 80017d4:	ea42 030c 	orr.w	r3, r2, ip
 80017d8:	432b      	orrs	r3, r5
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80017da:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80017dc:	6043      	str	r3, [r0, #4]
 80017de:	e7e5      	b.n	80017ac <FMC_SDRAM_Init+0x4a>

080017e0 <FMC_SDRAM_Timing_Init>:
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80017e0:	2a01      	cmp	r2, #1
 80017e2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
{
 80017e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017e8:	e891 4008 	ldmia.w	r1, {r3, lr}
 80017ec:	688f      	ldr	r7, [r1, #8]
 80017ee:	690d      	ldr	r5, [r1, #16]
 80017f0:	694e      	ldr	r6, [r1, #20]
 80017f2:	6989      	ldr	r1, [r1, #24]
  if (Bank != FMC_SDRAM_BANK2) 
 80017f4:	d01b      	beq.n	800182e <FMC_SDRAM_Timing_Init+0x4e>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80017f6:	6882      	ldr	r2, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80017f8:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80017fc:	3b01      	subs	r3, #1
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80017fe:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8001802:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8001806:	3d01      	subs	r5, #1
                       (((Timing->RPDelay)-1) << 20)             |\
 8001808:	3e01      	subs	r6, #1
                       (((Timing->RCDDelay)-1) << 24));
 800180a:	3901      	subs	r1, #1
 800180c:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 8001810:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8001812:	1e7b      	subs	r3, r7, #1
 8001814:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001818:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 800181c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001820:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8001824:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8001828:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 800182a:	2000      	movs	r0, #0
 800182c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800182e:	6884      	ldr	r4, [r0, #8]
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8001830:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8001834:	68c2      	ldr	r2, [r0, #12]
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8001836:	3b01      	subs	r3, #1
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8001838:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800183c:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8001840:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                        (((Timing->RPDelay)-1) << 20)); 
 8001844:	3e01      	subs	r6, #1
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8001846:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
                       (((Timing->RCDDelay)-1) << 24));   
 800184a:	3901      	subs	r1, #1
 800184c:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 8001850:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
 8001854:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8001856:	1e7b      	subs	r3, r7, #1
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8001858:	ea44 5606 	orr.w	r6, r4, r6, lsl #20
 800185c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8001860:	1e6b      	subs	r3, r5, #1
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8001862:	6086      	str	r6, [r0, #8]
 8001864:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8001868:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800186c:	60c3      	str	r3, [r0, #12]
 800186e:	e7dc      	b.n	800182a <FMC_SDRAM_Timing_Init+0x4a>

08001870 <FMC_SDRAM_SendCommand>:
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8001870:	e891 000c 	ldmia.w	r1, {r2, r3}
{
 8001874:	b513      	push	{r0, r1, r4, lr}
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8001876:	4313      	orrs	r3, r2
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1) << 5) |\
                    ((Command->ModeRegisterDefinition) << 9)
 8001878:	68ca      	ldr	r2, [r1, #12]
{
 800187a:	4604      	mov	r4, r0
  __IO uint32_t tmpr = 0;
 800187c:	2000      	movs	r0, #0
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800187e:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8001882:	688a      	ldr	r2, [r1, #8]
  __IO uint32_t tmpr = 0;
 8001884:	9001      	str	r0, [sp, #4]
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8001886:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8001888:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800188c:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 800188e:	9b01      	ldr	r3, [sp, #4]
 8001890:	6123      	str	r3, [r4, #16]
  
  return HAL_OK;  
}
 8001892:	b002      	add	sp, #8
 8001894:	bd10      	pop	{r4, pc}

08001896 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8001896:	6943      	ldr	r3, [r0, #20]
 8001898:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 800189c:	6141      	str	r1, [r0, #20]
  
  return HAL_OK;   
}
 800189e:	2000      	movs	r0, #0
 80018a0:	4770      	bx	lr
	...

080018a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80018a6:	3b01      	subs	r3, #1
 80018a8:	d101      	bne.n	80018ae <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80018aa:	2003      	movs	r0, #3
 80018ac:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80018ae:	6902      	ldr	r2, [r0, #16]
 80018b0:	2a00      	cmp	r2, #0
 80018b2:	daf8      	bge.n	80018a6 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80018b4:	6903      	ldr	r3, [r0, #16]
 80018b6:	4a06      	ldr	r2, [pc, #24]	; (80018d0 <USB_CoreReset+0x2c>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80018be:	3a01      	subs	r2, #1
 80018c0:	d0f3      	beq.n	80018aa <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80018c2:	6903      	ldr	r3, [r0, #16]
 80018c4:	f013 0301 	ands.w	r3, r3, #1
 80018c8:	d1f9      	bne.n	80018be <USB_CoreReset+0x1a>

  return HAL_OK;
 80018ca:	4618      	mov	r0, r3
}
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	00030d41 	.word	0x00030d41

080018d4 <USB_CoreInit>:
{
 80018d4:	b084      	sub	sp, #16
 80018d6:	b538      	push	{r3, r4, r5, lr}
 80018d8:	ad05      	add	r5, sp, #20
 80018da:	4604      	mov	r4, r0
 80018dc:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80018e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d126      	bne.n	8001934 <USB_CoreInit+0x60>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80018e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80018e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ec:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80018ee:	68c3      	ldr	r3, [r0, #12]
 80018f0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80018f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80018f8:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80018fa:	68c3      	ldr	r3, [r0, #12]
 80018fc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001900:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8001902:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001904:	2b01      	cmp	r3, #1
 8001906:	d103      	bne.n	8001910 <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8001908:	68c3      	ldr	r3, [r0, #12]
 800190a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800190e:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8001910:	4620      	mov	r0, r4
 8001912:	f7ff ffc7 	bl	80018a4 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8001916:	9b08      	ldr	r3, [sp, #32]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d107      	bne.n	800192c <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800191c:	68a3      	ldr	r3, [r4, #8]
 800191e:	f043 0306 	orr.w	r3, r3, #6
 8001922:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8001924:	68a3      	ldr	r3, [r4, #8]
 8001926:	f043 0320 	orr.w	r3, r3, #32
 800192a:	60a3      	str	r3, [r4, #8]
}
 800192c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001930:	b004      	add	sp, #16
 8001932:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8001934:	68c3      	ldr	r3, [r0, #12]
 8001936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800193a:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800193c:	f7ff ffb2 	bl	80018a4 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001940:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001946:	63a3      	str	r3, [r4, #56]	; 0x38
 8001948:	e7e5      	b.n	8001916 <USB_CoreInit+0x42>

0800194a <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800194a:	6883      	ldr	r3, [r0, #8]
 800194c:	f023 0301 	bic.w	r3, r3, #1
 8001950:	6083      	str	r3, [r0, #8]
}
 8001952:	2000      	movs	r0, #0
 8001954:	4770      	bx	lr

08001956 <USB_SetCurrentMode>:
{
 8001956:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8001958:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800195a:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800195c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001960:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8001962:	d108      	bne.n	8001976 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8001964:	68c3      	ldr	r3, [r0, #12]
 8001966:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800196a:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800196c:	2032      	movs	r0, #50	; 0x32
 800196e:	f7fe fe19 	bl	80005a4 <HAL_Delay>
  return HAL_OK;
 8001972:	2000      	movs	r0, #0
 8001974:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 8001976:	b919      	cbnz	r1, 8001980 <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8001978:	68c3      	ldr	r3, [r0, #12]
 800197a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800197e:	e7f4      	b.n	800196a <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 8001980:	2001      	movs	r0, #1
}
 8001982:	bd08      	pop	{r3, pc}

08001984 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8001984:	0189      	lsls	r1, r1, #6
 8001986:	4a07      	ldr	r2, [pc, #28]	; (80019a4 <USB_FlushTxFifo+0x20>)
 8001988:	f041 0120 	orr.w	r1, r1, #32
 800198c:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800198e:	3a01      	subs	r2, #1
 8001990:	d005      	beq.n	800199e <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8001992:	6903      	ldr	r3, [r0, #16]
 8001994:	f013 0320 	ands.w	r3, r3, #32
 8001998:	d1f9      	bne.n	800198e <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800199a:	4618      	mov	r0, r3
 800199c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800199e:	2003      	movs	r0, #3
}
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	00030d41 	.word	0x00030d41

080019a8 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80019a8:	2310      	movs	r3, #16
 80019aa:	4a06      	ldr	r2, [pc, #24]	; (80019c4 <USB_FlushRxFifo+0x1c>)
 80019ac:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 80019ae:	3a01      	subs	r2, #1
 80019b0:	d005      	beq.n	80019be <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80019b2:	6903      	ldr	r3, [r0, #16]
 80019b4:	f013 0310 	ands.w	r3, r3, #16
 80019b8:	d1f9      	bne.n	80019ae <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80019ba:	4618      	mov	r0, r3
 80019bc:	4770      	bx	lr
      return HAL_TIMEOUT;
 80019be:	2003      	movs	r0, #3
}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	00030d41 	.word	0x00030d41

080019c8 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80019c8:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 80019ce:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 80019d2:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80019d4:	9b01      	ldr	r3, [sp, #4]
 80019d6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80019da:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80019dc:	9b01      	ldr	r3, [sp, #4]
 80019de:	04da      	lsls	r2, r3, #19
 80019e0:	d406      	bmi.n	80019f0 <USB_DriveVbus+0x28>
 80019e2:	2901      	cmp	r1, #1
 80019e4:	d104      	bne.n	80019f0 <USB_DriveVbus+0x28>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80019e6:	9b01      	ldr	r3, [sp, #4]
 80019e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019ec:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80019f0:	9b01      	ldr	r3, [sp, #4]
 80019f2:	04db      	lsls	r3, r3, #19
 80019f4:	d505      	bpl.n	8001a02 <USB_DriveVbus+0x3a>
 80019f6:	b921      	cbnz	r1, 8001a02 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80019f8:	9b01      	ldr	r3, [sp, #4]
 80019fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019fe:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK;
}
 8001a02:	2000      	movs	r0, #0
 8001a04:	b002      	add	sp, #8
 8001a06:	4770      	bx	lr

08001a08 <USB_HostInit>:
{
 8001a08:	b084      	sub	sp, #16
 8001a0a:	b538      	push	{r3, r4, r5, lr}
 8001a0c:	4604      	mov	r4, r0
 8001a0e:	a805      	add	r0, sp, #20
 8001a10:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  USBx_PCGCCTL = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8001a1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a1c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001a20:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((USBx->CID & (0x1U << 8)) != 0U)
 8001a22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a24:	05da      	lsls	r2, r3, #23
 8001a26:	d53f      	bpl.n	8001aa8 <USB_HostInit+0xa0>
    if (cfg.speed == USBH_FSLS_SPEED)
 8001a28:	9b07      	ldr	r3, [sp, #28]
 8001a2a:	2b01      	cmp	r3, #1
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8001a2c:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
    if (cfg.speed == USBH_FSLS_SPEED)
 8001a30:	d13c      	bne.n	8001aac <USB_HostInit+0xa4>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8001a32:	f043 0304 	orr.w	r3, r3, #4
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8001a36:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8001a3a:	2110      	movs	r1, #16
 8001a3c:	4620      	mov	r0, r4
 8001a3e:	f7ff ffa1 	bl	8001984 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8001a42:	4620      	mov	r0, r4
 8001a44:	f7ff ffb0 	bl	80019a8 <USB_FlushRxFifo>
  for (i = 0U; i < cfg.Host_channels; i++)
 8001a48:	2300      	movs	r3, #0
 8001a4a:	9906      	ldr	r1, [sp, #24]
 8001a4c:	f504 62a0 	add.w	r2, r4, #1280	; 0x500
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    USBx_HC(i)->HCINTMSK = 0U;
 8001a54:	461d      	mov	r5, r3
  for (i = 0U; i < cfg.Host_channels; i++)
 8001a56:	428b      	cmp	r3, r1
 8001a58:	d12b      	bne.n	8001ab2 <USB_HostInit+0xaa>
  (void)USB_DriveVbus(USBx, 1U);
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4620      	mov	r0, r4
 8001a5e:	f7ff ffb3 	bl	80019c8 <USB_DriveVbus>
  HAL_Delay(200U);
 8001a62:	20c8      	movs	r0, #200	; 0xc8
 8001a64:	f7fe fd9e 	bl	80005a4 <HAL_Delay>
  USBx->GINTMSK = 0U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a70:	6163      	str	r3, [r4, #20]
  if ((USBx->CID & (0x1U << 8)) != 0U)
 8001a72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a74:	05db      	lsls	r3, r3, #23
 8001a76:	d521      	bpl.n	8001abc <USB_HostInit+0xb4>
    USBx->GRXFSIZ  = 0x200U;
 8001a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a7c:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8001a7e:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 8001a82:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <USB_HostInit+0xc4>)
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8001a86:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  if (cfg.dma_enable == 0U)
 8001a8a:	9b08      	ldr	r3, [sp, #32]
 8001a8c:	b91b      	cbnz	r3, 8001a96 <USB_HostInit+0x8e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8001a8e:	69a3      	ldr	r3, [r4, #24]
 8001a90:	f043 0310 	orr.w	r3, r3, #16
 8001a94:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8001a96:	69a2      	ldr	r2, [r4, #24]
}
 8001a98:	2000      	movs	r0, #0
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8001a9a:	4b0d      	ldr	r3, [pc, #52]	; (8001ad0 <USB_HostInit+0xc8>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	61a3      	str	r3, [r4, #24]
}
 8001aa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001aa4:	b004      	add	sp, #16
 8001aa6:	4770      	bx	lr
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8001aa8:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8001aac:	f023 0304 	bic.w	r3, r3, #4
 8001ab0:	e7c1      	b.n	8001a36 <USB_HostInit+0x2e>
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8001ab2:	6090      	str	r0, [r2, #8]
  for (i = 0U; i < cfg.Host_channels; i++)
 8001ab4:	3301      	adds	r3, #1
    USBx_HC(i)->HCINTMSK = 0U;
 8001ab6:	60d5      	str	r5, [r2, #12]
 8001ab8:	3220      	adds	r2, #32
 8001aba:	e7cc      	b.n	8001a56 <USB_HostInit+0x4e>
    USBx->GRXFSIZ  = 0x80U;
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8001ac0:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 8001ac4:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8001ac6:	4b03      	ldr	r3, [pc, #12]	; (8001ad4 <USB_HostInit+0xcc>)
 8001ac8:	e7dd      	b.n	8001a86 <USB_HostInit+0x7e>
 8001aca:	bf00      	nop
 8001acc:	00e00300 	.word	0x00e00300
 8001ad0:	a3200008 	.word	0xa3200008
 8001ad4:	004000e0 	.word	0x004000e0

08001ad8 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	; (8001b18 <FATFS_LinkDriverEx+0x40>)
{
 8001ada:	b530      	push	{r4, r5, lr}
  if(disk.nbr < _VOLUMES)
 8001adc:	7a5d      	ldrb	r5, [r3, #9]
 8001ade:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8001ae2:	b9b5      	cbnz	r5, 8001b12 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8001ae4:	7a5d      	ldrb	r5, [r3, #9]
 8001ae6:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8001ae8:	7a5d      	ldrb	r5, [r3, #9]
 8001aea:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8001aee:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8001af0:	7a58      	ldrb	r0, [r3, #9]
 8001af2:	4418      	add	r0, r3
 8001af4:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8001af6:	7a5a      	ldrb	r2, [r3, #9]
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 8001afc:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 8001afe:	b2c0      	uxtb	r0, r0
 8001b00:	7258      	strb	r0, [r3, #9]
    path[1] = ':';
 8001b02:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8001b04:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
    path[3] = 0;
 8001b06:	4620      	mov	r0, r4
    path[1] = ':';
 8001b08:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8001b0a:	232f      	movs	r3, #47	; 0x2f
    path[3] = 0;
 8001b0c:	70cc      	strb	r4, [r1, #3]
    path[2] = '/';
 8001b0e:	708b      	strb	r3, [r1, #2]
 8001b10:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8001b12:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8001b14:	bd30      	pop	{r4, r5, pc}
 8001b16:	bf00      	nop
 8001b18:	20000044 	.word	0x20000044

08001b1c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f7ff bfdb 	b.w	8001ad8 <FATFS_LinkDriverEx>

08001b22 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001b22:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8001b24:	f000 fd1a 	bl	800255c <vTaskStartScheduler>
  
  return osOK;
}
 8001b28:	2000      	movs	r0, #0
 8001b2a:	bd08      	pop	{r3, pc}

08001b2c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001b2c:	b570      	push	{r4, r5, r6, lr}
 8001b2e:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001b30:	6946      	ldr	r6, [r0, #20]
{
 8001b32:	460b      	mov	r3, r1
 8001b34:	b086      	sub	sp, #24
 8001b36:	6840      	ldr	r0, [r0, #4]
 8001b38:	6829      	ldr	r1, [r5, #0]
 8001b3a:	692a      	ldr	r2, [r5, #16]
 8001b3c:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001b40:	b176      	cbz	r6, 8001b60 <osThreadCreate+0x34>
 8001b42:	69ad      	ldr	r5, [r5, #24]
 8001b44:	b165      	cbz	r5, 8001b60 <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 8001b46:	2c84      	cmp	r4, #132	; 0x84
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001b48:	9502      	str	r5, [sp, #8]
    fpriority += (priority - osPriorityIdle);
 8001b4a:	bf14      	ite	ne
 8001b4c:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001b4e:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001b50:	e88d 0050 	stmia.w	sp, {r4, r6}
 8001b54:	f000 fc33 	bl	80023be <xTaskCreateStatic>
 8001b58:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001b5a:	9805      	ldr	r0, [sp, #20]
}
 8001b5c:	b006      	add	sp, #24
 8001b5e:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8001b60:	2c84      	cmp	r4, #132	; 0x84
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001b62:	ad05      	add	r5, sp, #20
 8001b64:	b292      	uxth	r2, r2
    fpriority += (priority - osPriorityIdle);
 8001b66:	bf14      	ite	ne
 8001b68:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001b6a:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001b6c:	e88d 0030 	stmia.w	sp, {r4, r5}
 8001b70:	f000 fc5a 	bl	8002428 <xTaskCreate>
 8001b74:	2801      	cmp	r0, #1
 8001b76:	d0f0      	beq.n	8001b5a <osThreadCreate+0x2e>
      return NULL;
 8001b78:	2000      	movs	r0, #0
 8001b7a:	e7ef      	b.n	8001b5c <osThreadCreate+0x30>

08001b7c <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001b7c:	2800      	cmp	r0, #0
 8001b7e:	bf08      	it	eq
 8001b80:	2001      	moveq	r0, #1
{
 8001b82:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001b84:	f000 fe38 	bl	80027f8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001b88:	2000      	movs	r0, #0
 8001b8a:	bd08      	pop	{r3, pc}

08001b8c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b8c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001b90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b94:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b96:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b98:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b9a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001b9c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001b9e:	6003      	str	r3, [r0, #0]
 8001ba0:	4770      	bx	lr

08001ba2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	6103      	str	r3, [r0, #16]
 8001ba6:	4770      	bx	lr

08001ba8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001ba8:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001baa:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001bac:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001bae:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001bb0:	689a      	ldr	r2, [r3, #8]
 8001bb2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001bb4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8001bb6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8001bb8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001bba:	3301      	adds	r3, #1
 8001bbc:	6003      	str	r3, [r0, #0]
 8001bbe:	4770      	bx	lr

08001bc0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001bc0:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001bc2:	1c53      	adds	r3, r2, #1
{
 8001bc4:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001bc6:	d10a      	bne.n	8001bde <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001bc8:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001bce:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001bd0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001bd2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8001bd4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8001bd6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001bd8:	3301      	adds	r3, #1
 8001bda:	6003      	str	r3, [r0, #0]
 8001bdc:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001bde:	f100 0308 	add.w	r3, r0, #8
 8001be2:	685c      	ldr	r4, [r3, #4]
 8001be4:	6825      	ldr	r5, [r4, #0]
 8001be6:	42aa      	cmp	r2, r5
 8001be8:	d3ef      	bcc.n	8001bca <vListInsert+0xa>
 8001bea:	4623      	mov	r3, r4
 8001bec:	e7f9      	b.n	8001be2 <vListInsert+0x22>

08001bee <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001bee:	6841      	ldr	r1, [r0, #4]
 8001bf0:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = pxItemToRemove->pxContainer;
 8001bf2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001bf4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001bf6:	6882      	ldr	r2, [r0, #8]
 8001bf8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001bfa:	6859      	ldr	r1, [r3, #4]
 8001bfc:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001bfe:	bf08      	it	eq
 8001c00:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001c02:	2200      	movs	r2, #0
 8001c04:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	3a01      	subs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001c0c:	6818      	ldr	r0, [r3, #0]
}
 8001c0e:	4770      	bx	lr

08001c10 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0;
 8001c10:	2300      	movs	r3, #0
{
 8001c12:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001c14:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001c16:	4b0f      	ldr	r3, [pc, #60]	; (8001c54 <prvTaskExitError+0x44>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	d00a      	beq.n	8001c34 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c22:	b672      	cpsid	i
 8001c24:	f383 8811 	msr	BASEPRI, r3
 8001c28:	f3bf 8f6f 	isb	sy
 8001c2c:	f3bf 8f4f 	dsb	sy
 8001c30:	b662      	cpsie	i
 8001c32:	e7fe      	b.n	8001c32 <prvTaskExitError+0x22>
 8001c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c38:	b672      	cpsid	i
 8001c3a:	f383 8811 	msr	BASEPRI, r3
 8001c3e:	f3bf 8f6f 	isb	sy
 8001c42:	f3bf 8f4f 	dsb	sy
 8001c46:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001c48:	9b01      	ldr	r3, [sp, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0fc      	beq.n	8001c48 <prvTaskExitError+0x38>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001c4e:	b002      	add	sp, #8
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000008 	.word	0x20000008

08001c58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001c58:	4808      	ldr	r0, [pc, #32]	; (8001c7c <prvPortStartFirstTask+0x24>)
 8001c5a:	6800      	ldr	r0, [r0, #0]
 8001c5c:	6800      	ldr	r0, [r0, #0]
 8001c5e:	f380 8808 	msr	MSP, r0
 8001c62:	f04f 0000 	mov.w	r0, #0
 8001c66:	f380 8814 	msr	CONTROL, r0
 8001c6a:	b662      	cpsie	i
 8001c6c:	b661      	cpsie	f
 8001c6e:	f3bf 8f4f 	dsb	sy
 8001c72:	f3bf 8f6f 	isb	sy
 8001c76:	df00      	svc	0
 8001c78:	bf00      	nop
 8001c7a:	0000      	.short	0x0000
 8001c7c:	e000ed08 	.word	0xe000ed08

08001c80 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001c80:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001c90 <vPortEnableVFP+0x10>
 8001c84:	6801      	ldr	r1, [r0, #0]
 8001c86:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001c8a:	6001      	str	r1, [r0, #0]
 8001c8c:	4770      	bx	lr
 8001c8e:	0000      	.short	0x0000
 8001c90:	e000ed88 	.word	0xe000ed88

08001c94 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001c94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001c98:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001c9c:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8001ca0:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001ca2:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001ca4:	4b03      	ldr	r3, [pc, #12]	; (8001cb4 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001ca6:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001ca8:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001caa:	f06f 0302 	mvn.w	r3, #2
 8001cae:	6203      	str	r3, [r0, #32]
}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	08001c11 	.word	0x08001c11
	...

08001cc0 <SVC_Handler>:
	__asm volatile (
 8001cc0:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <pxCurrentTCBConst2>)
 8001cc2:	6819      	ldr	r1, [r3, #0]
 8001cc4:	6808      	ldr	r0, [r1, #0]
 8001cc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cca:	f380 8809 	msr	PSP, r0
 8001cce:	f3bf 8f6f 	isb	sy
 8001cd2:	f04f 0000 	mov.w	r0, #0
 8001cd6:	f380 8811 	msr	BASEPRI, r0
 8001cda:	4770      	bx	lr
 8001cdc:	f3af 8000 	nop.w

08001ce0 <pxCurrentTCBConst2>:
 8001ce0:	20003c70 	.word	0x20003c70

08001ce4 <vPortEnterCritical>:
 8001ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ce8:	b672      	cpsid	i
 8001cea:	f383 8811 	msr	BASEPRI, r3
 8001cee:	f3bf 8f6f 	isb	sy
 8001cf2:	f3bf 8f4f 	dsb	sy
 8001cf6:	b662      	cpsie	i
	uxCriticalNesting++;
 8001cf8:	4a0b      	ldr	r2, [pc, #44]	; (8001d28 <vPortEnterCritical+0x44>)
 8001cfa:	6813      	ldr	r3, [r2, #0]
 8001cfc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8001cfe:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8001d00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8001d02:	d10f      	bne.n	8001d24 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001d04:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <vPortEnterCritical+0x48>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001d0c:	d00a      	beq.n	8001d24 <vPortEnterCritical+0x40>
 8001d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d12:	b672      	cpsid	i
 8001d14:	f383 8811 	msr	BASEPRI, r3
 8001d18:	f3bf 8f6f 	isb	sy
 8001d1c:	f3bf 8f4f 	dsb	sy
 8001d20:	b662      	cpsie	i
 8001d22:	e7fe      	b.n	8001d22 <vPortEnterCritical+0x3e>
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000008 	.word	0x20000008
 8001d2c:	e000ed04 	.word	0xe000ed04

08001d30 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001d30:	4a09      	ldr	r2, [pc, #36]	; (8001d58 <vPortExitCritical+0x28>)
 8001d32:	6813      	ldr	r3, [r2, #0]
 8001d34:	b953      	cbnz	r3, 8001d4c <vPortExitCritical+0x1c>
 8001d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d3a:	b672      	cpsid	i
 8001d3c:	f383 8811 	msr	BASEPRI, r3
 8001d40:	f3bf 8f6f 	isb	sy
 8001d44:	f3bf 8f4f 	dsb	sy
 8001d48:	b662      	cpsie	i
 8001d4a:	e7fe      	b.n	8001d4a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001d50:	b90b      	cbnz	r3, 8001d56 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001d52:	f383 8811 	msr	BASEPRI, r3
 8001d56:	4770      	bx	lr
 8001d58:	20000008 	.word	0x20000008
 8001d5c:	00000000 	.word	0x00000000

08001d60 <PendSV_Handler>:
	__asm volatile
 8001d60:	f3ef 8009 	mrs	r0, PSP
 8001d64:	f3bf 8f6f 	isb	sy
 8001d68:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <pxCurrentTCBConst>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	f01e 0f10 	tst.w	lr, #16
 8001d70:	bf08      	it	eq
 8001d72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001d76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d7a:	6010      	str	r0, [r2, #0]
 8001d7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001d80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001d84:	b672      	cpsid	i
 8001d86:	f380 8811 	msr	BASEPRI, r0
 8001d8a:	f3bf 8f4f 	dsb	sy
 8001d8e:	f3bf 8f6f 	isb	sy
 8001d92:	b662      	cpsie	i
 8001d94:	f000 fd56 	bl	8002844 <vTaskSwitchContext>
 8001d98:	f04f 0000 	mov.w	r0, #0
 8001d9c:	f380 8811 	msr	BASEPRI, r0
 8001da0:	bc09      	pop	{r0, r3}
 8001da2:	6819      	ldr	r1, [r3, #0]
 8001da4:	6808      	ldr	r0, [r1, #0]
 8001da6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001daa:	f01e 0f10 	tst.w	lr, #16
 8001dae:	bf08      	it	eq
 8001db0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001db4:	f380 8809 	msr	PSP, r0
 8001db8:	f3bf 8f6f 	isb	sy
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop

08001dc0 <pxCurrentTCBConst>:
 8001dc0:	20003c70 	.word	0x20003c70

08001dc4 <xPortSysTickHandler>:
{
 8001dc4:	b508      	push	{r3, lr}
	__asm volatile
 8001dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dca:	b672      	cpsid	i
 8001dcc:	f383 8811 	msr	BASEPRI, r3
 8001dd0:	f3bf 8f6f 	isb	sy
 8001dd4:	f3bf 8f4f 	dsb	sy
 8001dd8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 8001dda:	f000 fbff 	bl	80025dc <xTaskIncrementTick>
 8001dde:	b118      	cbz	r0, 8001de8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001de4:	4b02      	ldr	r3, [pc, #8]	; (8001df0 <xPortSysTickHandler+0x2c>)
 8001de6:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001de8:	2300      	movs	r3, #0
 8001dea:	f383 8811 	msr	BASEPRI, r3
 8001dee:	bd08      	pop	{r3, pc}
 8001df0:	e000ed04 	.word	0xe000ed04

08001df4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	4a08      	ldr	r2, [pc, #32]	; (8001e18 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001df8:	4908      	ldr	r1, [pc, #32]	; (8001e1c <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001dfa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001dfc:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001dfe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e02:	4b07      	ldr	r3, [pc, #28]	; (8001e20 <vPortSetupTimerInterrupt+0x2c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0a:	4906      	ldr	r1, [pc, #24]	; (8001e24 <vPortSetupTimerInterrupt+0x30>)
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001e10:	2307      	movs	r3, #7
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010
 8001e1c:	e000e018 	.word	0xe000e018
 8001e20:	2000000c 	.word	0x2000000c
 8001e24:	e000e014 	.word	0xe000e014

08001e28 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001e28:	4b2c      	ldr	r3, [pc, #176]	; (8001edc <xPortStartScheduler+0xb4>)
{
 8001e2a:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001e2c:	781a      	ldrb	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001e2e:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001e34:	22ff      	movs	r2, #255	; 0xff
 8001e36:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001e38:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001e3a:	4a29      	ldr	r2, [pc, #164]	; (8001ee0 <xPortStartScheduler+0xb8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001e42:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001e46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e4a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001e4c:	2207      	movs	r2, #7
 8001e4e:	4b25      	ldr	r3, [pc, #148]	; (8001ee4 <xPortStartScheduler+0xbc>)
 8001e50:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001e52:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001e56:	1e54      	subs	r4, r2, #1
 8001e58:	0600      	lsls	r0, r0, #24
 8001e5a:	d40f      	bmi.n	8001e7c <xPortStartScheduler+0x54>
 8001e5c:	b101      	cbz	r1, 8001e60 <xPortStartScheduler+0x38>
 8001e5e:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	2a03      	cmp	r2, #3
 8001e64:	d013      	beq.n	8001e8e <xPortStartScheduler+0x66>
	__asm volatile
 8001e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e6a:	b672      	cpsid	i
 8001e6c:	f383 8811 	msr	BASEPRI, r3
 8001e70:	f3bf 8f6f 	isb	sy
 8001e74:	f3bf 8f4f 	dsb	sy
 8001e78:	b662      	cpsie	i
 8001e7a:	e7fe      	b.n	8001e7a <xPortStartScheduler+0x52>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001e7c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001e80:	2101      	movs	r1, #1
 8001e82:	0052      	lsls	r2, r2, #1
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f88d 2003 	strb.w	r2, [sp, #3]
 8001e8a:	4622      	mov	r2, r4
 8001e8c:	e7e1      	b.n	8001e52 <xPortStartScheduler+0x2a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001e8e:	0212      	lsls	r2, r2, #8
	uxCriticalNesting = 0;
 8001e90:	2400      	movs	r4, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001e92:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001e96:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001e98:	9b01      	ldr	r3, [sp, #4]
 8001e9a:	4a10      	ldr	r2, [pc, #64]	; (8001edc <xPortStartScheduler+0xb4>)
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <xPortStartScheduler+0xc0>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001ea8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001eb0:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001eb2:	f7ff ff9f 	bl	8001df4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001eb6:	4b0d      	ldr	r3, [pc, #52]	; (8001eec <xPortStartScheduler+0xc4>)
 8001eb8:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8001eba:	f7ff fee1 	bl	8001c80 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001ebe:	4a0c      	ldr	r2, [pc, #48]	; (8001ef0 <xPortStartScheduler+0xc8>)
 8001ec0:	6813      	ldr	r3, [r2, #0]
 8001ec2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001ec6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001ec8:	f7ff fec6 	bl	8001c58 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8001ecc:	f000 fcba 	bl	8002844 <vTaskSwitchContext>
	prvTaskExitError();
 8001ed0:	f7ff fe9e 	bl	8001c10 <prvTaskExitError>
}
 8001ed4:	4620      	mov	r0, r4
 8001ed6:	b002      	add	sp, #8
 8001ed8:	bd10      	pop	{r4, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e400 	.word	0xe000e400
 8001ee0:	20000050 	.word	0x20000050
 8001ee4:	20000054 	.word	0x20000054
 8001ee8:	e000ed20 	.word	0xe000ed20
 8001eec:	20000008 	.word	0x20000008
 8001ef0:	e000ef34 	.word	0xe000ef34

08001ef4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	; (8001f34 <prvInsertBlockIntoFreeList+0x40>)
{
 8001ef6:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	4282      	cmp	r2, r0
 8001efc:	d318      	bcc.n	8001f30 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001efe:	685c      	ldr	r4, [r3, #4]
 8001f00:	1919      	adds	r1, r3, r4
 8001f02:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001f04:	bf01      	itttt	eq
 8001f06:	6841      	ldreq	r1, [r0, #4]
 8001f08:	4618      	moveq	r0, r3
 8001f0a:	1909      	addeq	r1, r1, r4
 8001f0c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001f0e:	6844      	ldr	r4, [r0, #4]
 8001f10:	1901      	adds	r1, r0, r4
 8001f12:	428a      	cmp	r2, r1
 8001f14:	d107      	bne.n	8001f26 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001f16:	4908      	ldr	r1, [pc, #32]	; (8001f38 <prvInsertBlockIntoFreeList+0x44>)
 8001f18:	6809      	ldr	r1, [r1, #0]
 8001f1a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001f1c:	bf1f      	itttt	ne
 8001f1e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001f20:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001f22:	1909      	addne	r1, r1, r4
 8001f24:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001f26:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001f28:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001f2a:	bf18      	it	ne
 8001f2c:	6018      	strne	r0, [r3, #0]
 8001f2e:	bd10      	pop	{r4, pc}
 8001f30:	4613      	mov	r3, r2
 8001f32:	e7e1      	b.n	8001ef8 <prvInsertBlockIntoFreeList+0x4>
 8001f34:	20003c68 	.word	0x20003c68
 8001f38:	20000058 	.word	0x20000058

08001f3c <pvPortMalloc>:
{
 8001f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f40:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001f42:	f000 fb43 	bl	80025cc <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001f46:	4940      	ldr	r1, [pc, #256]	; (8002048 <pvPortMalloc+0x10c>)
 8001f48:	4d40      	ldr	r5, [pc, #256]	; (800204c <pvPortMalloc+0x110>)
 8001f4a:	680b      	ldr	r3, [r1, #0]
 8001f4c:	bb0b      	cbnz	r3, 8001f92 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8001f4e:	4a40      	ldr	r2, [pc, #256]	; (8002050 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001f50:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001f52:	4e40      	ldr	r6, [pc, #256]	; (8002054 <pvPortMalloc+0x118>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001f54:	bf1b      	ittet	ne
 8001f56:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001f58:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001f5c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001f60:	f020 0007 	bicne.w	r0, r0, #7
 8001f64:	bf1c      	itt	ne
 8001f66:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001f68:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8001f6a:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001f6c:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001f6e:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001f70:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 8001f72:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001f74:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 8001f78:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001f7a:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001f7c:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8001f7e:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001f80:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f82:	4b35      	ldr	r3, [pc, #212]	; (8002058 <pvPortMalloc+0x11c>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001f84:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f86:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f88:	4b34      	ldr	r3, [pc, #208]	; (800205c <pvPortMalloc+0x120>)
 8001f8a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001f8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001f90:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001f92:	682f      	ldr	r7, [r5, #0]
 8001f94:	4227      	tst	r7, r4
 8001f96:	d116      	bne.n	8001fc6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001f98:	2c00      	cmp	r4, #0
 8001f9a:	d042      	beq.n	8002022 <pvPortMalloc+0xe6>
				xWantedSize += xHeapStructSize;
 8001f9c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001fa0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001fa2:	bf1c      	itt	ne
 8001fa4:	f023 0307 	bicne.w	r3, r3, #7
 8001fa8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001faa:	b163      	cbz	r3, 8001fc6 <pvPortMalloc+0x8a>
 8001fac:	4a2b      	ldr	r2, [pc, #172]	; (800205c <pvPortMalloc+0x120>)
 8001fae:	6816      	ldr	r6, [r2, #0]
 8001fb0:	4690      	mov	r8, r2
 8001fb2:	42b3      	cmp	r3, r6
 8001fb4:	d807      	bhi.n	8001fc6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001fb6:	4a27      	ldr	r2, [pc, #156]	; (8002054 <pvPortMalloc+0x118>)
 8001fb8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001fba:	6868      	ldr	r0, [r5, #4]
 8001fbc:	4283      	cmp	r3, r0
 8001fbe:	d804      	bhi.n	8001fca <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001fc0:	6809      	ldr	r1, [r1, #0]
 8001fc2:	428d      	cmp	r5, r1
 8001fc4:	d107      	bne.n	8001fd6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8001fc6:	2400      	movs	r4, #0
 8001fc8:	e02b      	b.n	8002022 <pvPortMalloc+0xe6>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001fca:	682c      	ldr	r4, [r5, #0]
 8001fcc:	2c00      	cmp	r4, #0
 8001fce:	d0f7      	beq.n	8001fc0 <pvPortMalloc+0x84>
 8001fd0:	462a      	mov	r2, r5
 8001fd2:	4625      	mov	r5, r4
 8001fd4:	e7f1      	b.n	8001fba <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001fd6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001fd8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001fda:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001fdc:	1ac2      	subs	r2, r0, r3
 8001fde:	2a10      	cmp	r2, #16
 8001fe0:	d911      	bls.n	8002006 <pvPortMalloc+0xca>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001fe2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001fe4:	0741      	lsls	r1, r0, #29
 8001fe6:	d00a      	beq.n	8001ffe <pvPortMalloc+0xc2>
 8001fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fec:	b672      	cpsid	i
 8001fee:	f383 8811 	msr	BASEPRI, r3
 8001ff2:	f3bf 8f6f 	isb	sy
 8001ff6:	f3bf 8f4f 	dsb	sy
 8001ffa:	b662      	cpsie	i
 8001ffc:	e7fe      	b.n	8001ffc <pvPortMalloc+0xc0>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001ffe:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002000:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002002:	f7ff ff77 	bl	8001ef4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002006:	686b      	ldr	r3, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002008:	3408      	adds	r4, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800200a:	4913      	ldr	r1, [pc, #76]	; (8002058 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800200c:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800200e:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002010:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8002012:	2300      	movs	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002014:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002018:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800201a:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800201c:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800201e:	bf38      	it	cc
 8002020:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8002022:	f000 fb6f 	bl	8002704 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002026:	0763      	lsls	r3, r4, #29
 8002028:	d00a      	beq.n	8002040 <pvPortMalloc+0x104>
 800202a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800202e:	b672      	cpsid	i
 8002030:	f383 8811 	msr	BASEPRI, r3
 8002034:	f3bf 8f6f 	isb	sy
 8002038:	f3bf 8f4f 	dsb	sy
 800203c:	b662      	cpsie	i
 800203e:	e7fe      	b.n	800203e <pvPortMalloc+0x102>
}
 8002040:	4620      	mov	r0, r4
 8002042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002046:	bf00      	nop
 8002048:	20000058 	.word	0x20000058
 800204c:	20003c5c 	.word	0x20003c5c
 8002050:	2000005c 	.word	0x2000005c
 8002054:	20003c68 	.word	0x20003c68
 8002058:	20003c64 	.word	0x20003c64
 800205c:	20003c60 	.word	0x20003c60

08002060 <vPortFree>:
{
 8002060:	b510      	push	{r4, lr}
	if( pv != NULL )
 8002062:	4604      	mov	r4, r0
 8002064:	2800      	cmp	r0, #0
 8002066:	d032      	beq.n	80020ce <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002068:	4a19      	ldr	r2, [pc, #100]	; (80020d0 <vPortFree+0x70>)
 800206a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800206e:	6812      	ldr	r2, [r2, #0]
 8002070:	4213      	tst	r3, r2
 8002072:	d10a      	bne.n	800208a <vPortFree+0x2a>
 8002074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002078:	b672      	cpsid	i
 800207a:	f383 8811 	msr	BASEPRI, r3
 800207e:	f3bf 8f6f 	isb	sy
 8002082:	f3bf 8f4f 	dsb	sy
 8002086:	b662      	cpsie	i
 8002088:	e7fe      	b.n	8002088 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800208a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800208e:	b151      	cbz	r1, 80020a6 <vPortFree+0x46>
 8002090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002094:	b672      	cpsid	i
 8002096:	f383 8811 	msr	BASEPRI, r3
 800209a:	f3bf 8f6f 	isb	sy
 800209e:	f3bf 8f4f 	dsb	sy
 80020a2:	b662      	cpsie	i
 80020a4:	e7fe      	b.n	80020a4 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80020a6:	ea23 0302 	bic.w	r3, r3, r2
 80020aa:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80020ae:	f000 fa8d 	bl	80025cc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80020b2:	4a08      	ldr	r2, [pc, #32]	; (80020d4 <vPortFree+0x74>)
 80020b4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80020b8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80020bc:	6811      	ldr	r1, [r2, #0]
 80020be:	440b      	add	r3, r1
 80020c0:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80020c2:	f7ff ff17 	bl	8001ef4 <prvInsertBlockIntoFreeList>
}
 80020c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80020ca:	f000 bb1b 	b.w	8002704 <xTaskResumeAll>
 80020ce:	bd10      	pop	{r4, pc}
 80020d0:	20003c5c 	.word	0x20003c5c
 80020d4:	20003c60 	.word	0x20003c60

080020d8 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80020d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020dc:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80020de:	f7ff fe01 	bl	8001ce4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80020e2:	4b2d      	ldr	r3, [pc, #180]	; (8002198 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 80020e4:	4c2d      	ldr	r4, [pc, #180]	; (800219c <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4f2d      	ldr	r7, [pc, #180]	; (80021a0 <prvAddNewTaskToReadyList+0xc8>)
 80020ea:	3201      	adds	r2, #1
 80020ec:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80020ee:	6825      	ldr	r5, [r4, #0]
 80020f0:	2d00      	cmp	r5, #0
 80020f2:	d145      	bne.n	8002180 <prvAddNewTaskToReadyList+0xa8>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80020f4:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d11c      	bne.n	8002136 <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80020fc:	1978      	adds	r0, r7, r5
 80020fe:	3514      	adds	r5, #20
 8002100:	f7ff fd44 	bl	8001b8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002104:	2d8c      	cmp	r5, #140	; 0x8c
 8002106:	d1f9      	bne.n	80020fc <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002108:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80021cc <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 800210c:	4d25      	ldr	r5, [pc, #148]	; (80021a4 <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 800210e:	4640      	mov	r0, r8
 8002110:	f7ff fd3c 	bl	8001b8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002114:	4628      	mov	r0, r5
 8002116:	f7ff fd39 	bl	8001b8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800211a:	4823      	ldr	r0, [pc, #140]	; (80021a8 <prvAddNewTaskToReadyList+0xd0>)
 800211c:	f7ff fd36 	bl	8001b8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002120:	4822      	ldr	r0, [pc, #136]	; (80021ac <prvAddNewTaskToReadyList+0xd4>)
 8002122:	f7ff fd33 	bl	8001b8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002126:	4822      	ldr	r0, [pc, #136]	; (80021b0 <prvAddNewTaskToReadyList+0xd8>)
 8002128:	f7ff fd30 	bl	8001b8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800212c:	4b21      	ldr	r3, [pc, #132]	; (80021b4 <prvAddNewTaskToReadyList+0xdc>)
 800212e:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002132:	4b21      	ldr	r3, [pc, #132]	; (80021b8 <prvAddNewTaskToReadyList+0xe0>)
 8002134:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8002136:	4a21      	ldr	r2, [pc, #132]	; (80021bc <prvAddNewTaskToReadyList+0xe4>)
		prvAddTaskToReadyList( pxNewTCB );
 8002138:	4921      	ldr	r1, [pc, #132]	; (80021c0 <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 800213a:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800213c:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 800213e:	3301      	adds	r3, #1
 8002140:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002142:	2301      	movs	r3, #1
 8002144:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8002146:	4093      	lsls	r3, r2
 8002148:	4303      	orrs	r3, r0
 800214a:	2014      	movs	r0, #20
 800214c:	600b      	str	r3, [r1, #0]
 800214e:	1d31      	adds	r1, r6, #4
 8002150:	fb00 7002 	mla	r0, r0, r2, r7
 8002154:	f7ff fd28 	bl	8001ba8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002158:	f7ff fdea 	bl	8001d30 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <prvAddNewTaskToReadyList+0xec>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	b163      	cbz	r3, 800217c <prvAddNewTaskToReadyList+0xa4>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002162:	6823      	ldr	r3, [r4, #0]
 8002164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002166:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8002168:	429a      	cmp	r2, r3
 800216a:	d207      	bcs.n	800217c <prvAddNewTaskToReadyList+0xa4>
			taskYIELD_IF_USING_PREEMPTION();
 800216c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002170:	4b15      	ldr	r3, [pc, #84]	; (80021c8 <prvAddNewTaskToReadyList+0xf0>)
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	f3bf 8f4f 	dsb	sy
 8002178:	f3bf 8f6f 	isb	sy
 800217c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8002180:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <prvAddNewTaskToReadyList+0xec>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1d6      	bne.n	8002136 <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800218e:	429a      	cmp	r2, r3
 8002190:	d8d1      	bhi.n	8002136 <prvAddNewTaskToReadyList+0x5e>
					pxCurrentTCB = pxNewTCB;
 8002192:	6026      	str	r6, [r4, #0]
 8002194:	e7cf      	b.n	8002136 <prvAddNewTaskToReadyList+0x5e>
 8002196:	bf00      	nop
 8002198:	20003d08 	.word	0x20003d08
 800219c:	20003c70 	.word	0x20003c70
 80021a0:	20003c7c 	.word	0x20003c7c
 80021a4:	20003d34 	.word	0x20003d34
 80021a8:	20003d50 	.word	0x20003d50
 80021ac:	20003d7c 	.word	0x20003d7c
 80021b0:	20003d68 	.word	0x20003d68
 80021b4:	20003c74 	.word	0x20003c74
 80021b8:	20003c78 	.word	0x20003c78
 80021bc:	20003d18 	.word	0x20003d18
 80021c0:	20003d1c 	.word	0x20003d1c
 80021c4:	20003d64 	.word	0x20003d64
 80021c8:	e000ed04 	.word	0xe000ed04
 80021cc:	20003d20 	.word	0x20003d20

080021d0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021d0:	4a06      	ldr	r2, [pc, #24]	; (80021ec <prvResetNextTaskUnblockTime+0x1c>)
 80021d2:	6813      	ldr	r3, [r2, #0]
 80021d4:	6819      	ldr	r1, [r3, #0]
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <prvResetNextTaskUnblockTime+0x20>)
 80021d8:	b919      	cbnz	r1, 80021e2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80021da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021e2:	6812      	ldr	r2, [r2, #0]
 80021e4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80021e6:	68d2      	ldr	r2, [r2, #12]
 80021e8:	6852      	ldr	r2, [r2, #4]
 80021ea:	e7f8      	b.n	80021de <prvResetNextTaskUnblockTime+0xe>
 80021ec:	20003c74 	.word	0x20003c74
 80021f0:	20003d48 	.word	0x20003d48

080021f4 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80021f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80021fa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80021fe:	4680      	mov	r8, r0
 8002200:	4699      	mov	r9, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002202:	3a01      	subs	r2, #1
 8002204:	6b26      	ldr	r6, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002206:	9f09      	ldr	r7, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002208:	eb06 0682 	add.w	r6, r6, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800220c:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8002210:	b391      	cbz	r1, 8002278 <prvInitialiseNewTask.isra.2+0x84>
 8002212:	1e4b      	subs	r3, r1, #1
 8002214:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8002218:	310f      	adds	r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800221a:	7858      	ldrb	r0, [r3, #1]
 800221c:	f802 0b01 	strb.w	r0, [r2], #1
			if( pcName[ x ] == ( char ) 0x00 )
 8002220:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8002224:	b108      	cbz	r0, 800222a <prvInitialiseNewTask.isra.2+0x36>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002226:	428b      	cmp	r3, r1
 8002228:	d1f7      	bne.n	800221a <prvInitialiseNewTask.isra.2+0x26>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800222a:	2300      	movs	r3, #0
 800222c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002230:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8002232:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002236:	1d20      	adds	r0, r4, #4
 8002238:	2d06      	cmp	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 800223a:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
 800223e:	bf28      	it	cs
 8002240:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8002242:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8002244:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002246:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800224a:	f7ff fcaa 	bl	8001ba2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800224e:	f104 0018 	add.w	r0, r4, #24
 8002252:	f7ff fca6 	bl	8001ba2 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002256:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800225a:	6124      	str	r4, [r4, #16]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800225c:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800225e:	61a5      	str	r5, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002260:	4641      	mov	r1, r8
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002262:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002264:	4630      	mov	r0, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002266:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800226a:	f7ff fd13 	bl	8001c94 <pxPortInitialiseStack>
 800226e:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8002270:	b107      	cbz	r7, 8002274 <prvInitialiseNewTask.isra.2+0x80>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002272:	603c      	str	r4, [r7, #0]
 8002274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002278:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 800227c:	e7d8      	b.n	8002230 <prvInitialiseNewTask.isra.2+0x3c>

0800227e <prvDeleteTCB>:
	{
 800227e:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002280:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 8002284:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002286:	b93b      	cbnz	r3, 8002298 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8002288:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800228a:	f7ff fee9 	bl	8002060 <vPortFree>
				vPortFree( pxTCB );
 800228e:	4620      	mov	r0, r4
	}
 8002290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8002294:	f7ff bee4 	b.w	8002060 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002298:	2b01      	cmp	r3, #1
 800229a:	d0f9      	beq.n	8002290 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800229c:	2b02      	cmp	r3, #2
 800229e:	d00a      	beq.n	80022b6 <prvDeleteTCB+0x38>
 80022a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022a4:	b672      	cpsid	i
 80022a6:	f383 8811 	msr	BASEPRI, r3
 80022aa:	f3bf 8f6f 	isb	sy
 80022ae:	f3bf 8f4f 	dsb	sy
 80022b2:	b662      	cpsie	i
 80022b4:	e7fe      	b.n	80022b4 <prvDeleteTCB+0x36>
 80022b6:	bd10      	pop	{r4, pc}

080022b8 <prvIdleTask>:
{
 80022b8:	b580      	push	{r7, lr}
				taskYIELD();
 80022ba:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8002318 <prvIdleTask+0x60>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80022be:	4f12      	ldr	r7, [pc, #72]	; (8002308 <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80022c0:	4c12      	ldr	r4, [pc, #72]	; (800230c <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 80022c2:	4d13      	ldr	r5, [pc, #76]	; (8002310 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80022c4:	6823      	ldr	r3, [r4, #0]
 80022c6:	b963      	cbnz	r3, 80022e2 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80022c8:	4b12      	ldr	r3, [pc, #72]	; (8002314 <prvIdleTask+0x5c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d9f8      	bls.n	80022c2 <prvIdleTask+0xa>
				taskYIELD();
 80022d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80022d4:	f8c8 3000 	str.w	r3, [r8]
 80022d8:	f3bf 8f4f 	dsb	sy
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	e7ee      	b.n	80022c0 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 80022e2:	f7ff fcff 	bl	8001ce4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022ea:	1d30      	adds	r0, r6, #4
 80022ec:	f7ff fc7f 	bl	8001bee <uxListRemove>
				--uxCurrentNumberOfTasks;
 80022f0:	682b      	ldr	r3, [r5, #0]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80022f6:	6823      	ldr	r3, [r4, #0]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80022fc:	f7ff fd18 	bl	8001d30 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8002300:	4630      	mov	r0, r6
 8002302:	f7ff ffbc 	bl	800227e <prvDeleteTCB>
 8002306:	e7dd      	b.n	80022c4 <prvIdleTask+0xc>
 8002308:	20003d7c 	.word	0x20003d7c
 800230c:	20003d0c 	.word	0x20003d0c
 8002310:	20003d08 	.word	0x20003d08
 8002314:	20003c7c 	.word	0x20003c7c
 8002318:	e000ed04 	.word	0xe000ed04

0800231c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <prvAddCurrentTaskToDelayedList+0x70>)
{
 8002320:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002322:	4e1b      	ldr	r6, [pc, #108]	; (8002390 <prvAddCurrentTaskToDelayedList+0x74>)
{
 8002324:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8002326:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002328:	6830      	ldr	r0, [r6, #0]
 800232a:	3004      	adds	r0, #4
 800232c:	f7ff fc5f 	bl	8001bee <uxListRemove>
 8002330:	4633      	mov	r3, r6
 8002332:	b940      	cbnz	r0, 8002346 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002334:	6831      	ldr	r1, [r6, #0]
 8002336:	2001      	movs	r0, #1
 8002338:	4e16      	ldr	r6, [pc, #88]	; (8002394 <prvAddCurrentTaskToDelayedList+0x78>)
 800233a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800233c:	6832      	ldr	r2, [r6, #0]
 800233e:	4088      	lsls	r0, r1
 8002340:	ea22 0200 	bic.w	r2, r2, r0
 8002344:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002346:	1c62      	adds	r2, r4, #1
 8002348:	d107      	bne.n	800235a <prvAddCurrentTaskToDelayedList+0x3e>
 800234a:	b137      	cbz	r7, 800235a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800234c:	6819      	ldr	r1, [r3, #0]
 800234e:	4812      	ldr	r0, [pc, #72]	; (8002398 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002350:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002352:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002356:	f7ff bc27 	b.w	8001ba8 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800235a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800235c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800235e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002360:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002362:	d907      	bls.n	8002374 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002364:	4a0d      	ldr	r2, [pc, #52]	; (800239c <prvAddCurrentTaskToDelayedList+0x80>)
 8002366:	6810      	ldr	r0, [r2, #0]
 8002368:	6819      	ldr	r1, [r3, #0]
}
 800236a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800236e:	3104      	adds	r1, #4
 8002370:	f7ff bc26 	b.w	8001bc0 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002374:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <prvAddCurrentTaskToDelayedList+0x84>)
 8002376:	6810      	ldr	r0, [r2, #0]
 8002378:	6819      	ldr	r1, [r3, #0]
 800237a:	3104      	adds	r1, #4
 800237c:	f7ff fc20 	bl	8001bc0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002380:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <prvAddCurrentTaskToDelayedList+0x88>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4294      	cmp	r4, r2
 8002386:	d200      	bcs.n	800238a <prvAddCurrentTaskToDelayedList+0x6e>
					xNextTaskUnblockTime = xTimeToWake;
 8002388:	601c      	str	r4, [r3, #0]
 800238a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800238c:	20003d90 	.word	0x20003d90
 8002390:	20003c70 	.word	0x20003c70
 8002394:	20003d1c 	.word	0x20003d1c
 8002398:	20003d68 	.word	0x20003d68
 800239c:	20003c78 	.word	0x20003c78
 80023a0:	20003c74 	.word	0x20003c74
 80023a4:	20003d48 	.word	0x20003d48

080023a8 <prvTaskIsTaskSuspended.part.0>:
 80023a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ac:	b672      	cpsid	i
 80023ae:	f383 8811 	msr	BASEPRI, r3
 80023b2:	f3bf 8f6f 	isb	sy
 80023b6:	f3bf 8f4f 	dsb	sy
 80023ba:	b662      	cpsie	i
 80023bc:	e7fe      	b.n	80023bc <prvTaskIsTaskSuspended.part.0+0x14>

080023be <xTaskCreateStatic>:
	{
 80023be:	b570      	push	{r4, r5, r6, lr}
 80023c0:	b086      	sub	sp, #24
 80023c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80023c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 80023c6:	b90d      	cbnz	r5, 80023cc <xTaskCreateStatic+0xe>
 80023c8:	f7ff ffee 	bl	80023a8 <prvTaskIsTaskSuspended.part.0>
		configASSERT( pxTaskBuffer != NULL );
 80023cc:	b954      	cbnz	r4, 80023e4 <xTaskCreateStatic+0x26>
 80023ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d2:	b672      	cpsid	i
 80023d4:	f383 8811 	msr	BASEPRI, r3
 80023d8:	f3bf 8f6f 	isb	sy
 80023dc:	f3bf 8f4f 	dsb	sy
 80023e0:	b662      	cpsie	i
 80023e2:	e7fe      	b.n	80023e2 <xTaskCreateStatic+0x24>
			volatile size_t xSize = sizeof( StaticTask_t );
 80023e4:	2654      	movs	r6, #84	; 0x54
 80023e6:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80023e8:	9e05      	ldr	r6, [sp, #20]
 80023ea:	2e54      	cmp	r6, #84	; 0x54
 80023ec:	d00a      	beq.n	8002404 <xTaskCreateStatic+0x46>
 80023ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023f2:	b672      	cpsid	i
 80023f4:	f383 8811 	msr	BASEPRI, r3
 80023f8:	f3bf 8f6f 	isb	sy
 80023fc:	f3bf 8f4f 	dsb	sy
 8002400:	b662      	cpsie	i
 8002402:	e7fe      	b.n	8002402 <xTaskCreateStatic+0x44>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002404:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002406:	2502      	movs	r5, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002408:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800240a:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800240e:	ad04      	add	r5, sp, #16
 8002410:	9402      	str	r4, [sp, #8]
 8002412:	9501      	str	r5, [sp, #4]
 8002414:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002416:	9500      	str	r5, [sp, #0]
 8002418:	f7ff feec 	bl	80021f4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 800241c:	4620      	mov	r0, r4
 800241e:	f7ff fe5b 	bl	80020d8 <prvAddNewTaskToReadyList>
	}
 8002422:	9804      	ldr	r0, [sp, #16]
 8002424:	b006      	add	sp, #24
 8002426:	bd70      	pop	{r4, r5, r6, pc}

08002428 <xTaskCreate>:
	{
 8002428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800242c:	4607      	mov	r7, r0
 800242e:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002430:	0090      	lsls	r0, r2, #2
	{
 8002432:	4688      	mov	r8, r1
 8002434:	4616      	mov	r6, r2
 8002436:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002438:	f7ff fd80 	bl	8001f3c <pvPortMalloc>
			if( pxStack != NULL )
 800243c:	4605      	mov	r5, r0
 800243e:	b1e8      	cbz	r0, 800247c <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002440:	2054      	movs	r0, #84	; 0x54
 8002442:	f7ff fd7b 	bl	8001f3c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002446:	4604      	mov	r4, r0
 8002448:	b1a8      	cbz	r0, 8002476 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800244a:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 800244c:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800244e:	4632      	mov	r2, r6
 8002450:	4641      	mov	r1, r8
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002452:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002458:	9002      	str	r0, [sp, #8]
 800245a:	4638      	mov	r0, r7
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	464b      	mov	r3, r9
 8002464:	f7ff fec6 	bl	80021f4 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002468:	4620      	mov	r0, r4
 800246a:	f7ff fe35 	bl	80020d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800246e:	2001      	movs	r0, #1
	}
 8002470:	b005      	add	sp, #20
 8002472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8002476:	4628      	mov	r0, r5
 8002478:	f7ff fdf2 	bl	8002060 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800247c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
 8002480:	e7f6      	b.n	8002470 <xTaskCreate+0x48>
	...

08002484 <vTaskDelete>:
	{
 8002484:	b570      	push	{r4, r5, r6, lr}
 8002486:	4604      	mov	r4, r0
 8002488:	4d2a      	ldr	r5, [pc, #168]	; (8002534 <vTaskDelete+0xb0>)
		taskENTER_CRITICAL();
 800248a:	f7ff fc2b 	bl	8001ce4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800248e:	b904      	cbnz	r4, 8002492 <vTaskDelete+0xe>
 8002490:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002492:	1d26      	adds	r6, r4, #4
 8002494:	4630      	mov	r0, r6
 8002496:	f7ff fbaa 	bl	8001bee <uxListRemove>
 800249a:	b960      	cbnz	r0, 80024b6 <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800249c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800249e:	2114      	movs	r1, #20
 80024a0:	4b25      	ldr	r3, [pc, #148]	; (8002538 <vTaskDelete+0xb4>)
 80024a2:	4341      	muls	r1, r0
 80024a4:	585b      	ldr	r3, [r3, r1]
 80024a6:	b933      	cbnz	r3, 80024b6 <vTaskDelete+0x32>
 80024a8:	4924      	ldr	r1, [pc, #144]	; (800253c <vTaskDelete+0xb8>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	680b      	ldr	r3, [r1, #0]
 80024ae:	4082      	lsls	r2, r0
 80024b0:	ea23 0302 	bic.w	r3, r3, r2
 80024b4:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80024b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024b8:	b11b      	cbz	r3, 80024c2 <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80024ba:	f104 0018 	add.w	r0, r4, #24
 80024be:	f7ff fb96 	bl	8001bee <uxListRemove>
			uxTaskNumber++;
 80024c2:	4a1f      	ldr	r2, [pc, #124]	; (8002540 <vTaskDelete+0xbc>)
 80024c4:	6813      	ldr	r3, [r2, #0]
 80024c6:	3301      	adds	r3, #1
 80024c8:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 80024ca:	682b      	ldr	r3, [r5, #0]
 80024cc:	429c      	cmp	r4, r3
 80024ce:	d11d      	bne.n	800250c <vTaskDelete+0x88>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80024d0:	4631      	mov	r1, r6
 80024d2:	481c      	ldr	r0, [pc, #112]	; (8002544 <vTaskDelete+0xc0>)
 80024d4:	f7ff fb68 	bl	8001ba8 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 80024d8:	4a1b      	ldr	r2, [pc, #108]	; (8002548 <vTaskDelete+0xc4>)
 80024da:	6813      	ldr	r3, [r2, #0]
 80024dc:	3301      	adds	r3, #1
 80024de:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80024e0:	f7ff fc26 	bl	8001d30 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80024e4:	4b19      	ldr	r3, [pc, #100]	; (800254c <vTaskDelete+0xc8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	b313      	cbz	r3, 8002530 <vTaskDelete+0xac>
			if( pxTCB == pxCurrentTCB )
 80024ea:	682b      	ldr	r3, [r5, #0]
 80024ec:	429c      	cmp	r4, r3
 80024ee:	d11f      	bne.n	8002530 <vTaskDelete+0xac>
				configASSERT( uxSchedulerSuspended == 0 );
 80024f0:	4b17      	ldr	r3, [pc, #92]	; (8002550 <vTaskDelete+0xcc>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	b1a3      	cbz	r3, 8002520 <vTaskDelete+0x9c>
 80024f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024fa:	b672      	cpsid	i
 80024fc:	f383 8811 	msr	BASEPRI, r3
 8002500:	f3bf 8f6f 	isb	sy
 8002504:	f3bf 8f4f 	dsb	sy
 8002508:	b662      	cpsie	i
 800250a:	e7fe      	b.n	800250a <vTaskDelete+0x86>
				--uxCurrentNumberOfTasks;
 800250c:	4a11      	ldr	r2, [pc, #68]	; (8002554 <vTaskDelete+0xd0>)
				prvDeleteTCB( pxTCB );
 800250e:	4620      	mov	r0, r4
				--uxCurrentNumberOfTasks;
 8002510:	6813      	ldr	r3, [r2, #0]
 8002512:	3b01      	subs	r3, #1
 8002514:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002516:	f7ff feb2 	bl	800227e <prvDeleteTCB>
				prvResetNextTaskUnblockTime();
 800251a:	f7ff fe59 	bl	80021d0 <prvResetNextTaskUnblockTime>
 800251e:	e7df      	b.n	80024e0 <vTaskDelete+0x5c>
				portYIELD_WITHIN_API();
 8002520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002524:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <vTaskDelete+0xd4>)
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	f3bf 8f4f 	dsb	sy
 800252c:	f3bf 8f6f 	isb	sy
 8002530:	bd70      	pop	{r4, r5, r6, pc}
 8002532:	bf00      	nop
 8002534:	20003c70 	.word	0x20003c70
 8002538:	20003c7c 	.word	0x20003c7c
 800253c:	20003d1c 	.word	0x20003d1c
 8002540:	20003d18 	.word	0x20003d18
 8002544:	20003d7c 	.word	0x20003d7c
 8002548:	20003d0c 	.word	0x20003d0c
 800254c:	20003d64 	.word	0x20003d64
 8002550:	20003d14 	.word	0x20003d14
 8002554:	20003d08 	.word	0x20003d08
 8002558:	e000ed04 	.word	0xe000ed04

0800255c <vTaskStartScheduler>:
{
 800255c:	b510      	push	{r4, lr}
 800255e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002560:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002562:	aa07      	add	r2, sp, #28
 8002564:	a906      	add	r1, sp, #24
 8002566:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002568:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800256a:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800256c:	f000 fa1c 	bl	80029a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002570:	9b05      	ldr	r3, [sp, #20]
 8002572:	9400      	str	r4, [sp, #0]
 8002574:	9302      	str	r3, [sp, #8]
 8002576:	9b06      	ldr	r3, [sp, #24]
 8002578:	9a07      	ldr	r2, [sp, #28]
 800257a:	9301      	str	r3, [sp, #4]
 800257c:	4623      	mov	r3, r4
 800257e:	490e      	ldr	r1, [pc, #56]	; (80025b8 <vTaskStartScheduler+0x5c>)
 8002580:	480e      	ldr	r0, [pc, #56]	; (80025bc <vTaskStartScheduler+0x60>)
 8002582:	f7ff ff1c 	bl	80023be <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8002586:	b1a0      	cbz	r0, 80025b2 <vTaskStartScheduler+0x56>
 8002588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258c:	b672      	cpsid	i
 800258e:	f383 8811 	msr	BASEPRI, r3
 8002592:	f3bf 8f6f 	isb	sy
 8002596:	f3bf 8f4f 	dsb	sy
 800259a:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 800259c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025a0:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <vTaskStartScheduler+0x64>)
 80025a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80025a4:	2201      	movs	r2, #1
 80025a6:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <vTaskStartScheduler+0x68>)
 80025a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80025aa:	4b07      	ldr	r3, [pc, #28]	; (80025c8 <vTaskStartScheduler+0x6c>)
 80025ac:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80025ae:	f7ff fc3b 	bl	8001e28 <xPortStartScheduler>
}
 80025b2:	b008      	add	sp, #32
 80025b4:	bd10      	pop	{r4, pc}
 80025b6:	bf00      	nop
 80025b8:	0800324c 	.word	0x0800324c
 80025bc:	080022b9 	.word	0x080022b9
 80025c0:	20003d48 	.word	0x20003d48
 80025c4:	20003d64 	.word	0x20003d64
 80025c8:	20003d90 	.word	0x20003d90

080025cc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80025cc:	4a02      	ldr	r2, [pc, #8]	; (80025d8 <vTaskSuspendAll+0xc>)
 80025ce:	6813      	ldr	r3, [r2, #0]
 80025d0:	3301      	adds	r3, #1
 80025d2:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	20003d14 	.word	0x20003d14

080025dc <xTaskIncrementTick>:
{
 80025dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025e0:	4b3d      	ldr	r3, [pc, #244]	; (80026d8 <xTaskIncrementTick+0xfc>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d16f      	bne.n	80026c8 <xTaskIncrementTick+0xec>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80025e8:	4b3c      	ldr	r3, [pc, #240]	; (80026dc <xTaskIncrementTick+0x100>)
 80025ea:	681c      	ldr	r4, [r3, #0]
 80025ec:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80025ee:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80025f0:	b9cc      	cbnz	r4, 8002626 <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 80025f2:	4b3b      	ldr	r3, [pc, #236]	; (80026e0 <xTaskIncrementTick+0x104>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	6812      	ldr	r2, [r2, #0]
 80025f8:	b152      	cbz	r2, 8002610 <xTaskIncrementTick+0x34>
 80025fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025fe:	b672      	cpsid	i
 8002600:	f383 8811 	msr	BASEPRI, r3
 8002604:	f3bf 8f6f 	isb	sy
 8002608:	f3bf 8f4f 	dsb	sy
 800260c:	b662      	cpsie	i
 800260e:	e7fe      	b.n	800260e <xTaskIncrementTick+0x32>
 8002610:	4a34      	ldr	r2, [pc, #208]	; (80026e4 <xTaskIncrementTick+0x108>)
 8002612:	6819      	ldr	r1, [r3, #0]
 8002614:	6810      	ldr	r0, [r2, #0]
 8002616:	6018      	str	r0, [r3, #0]
 8002618:	6011      	str	r1, [r2, #0]
 800261a:	4a33      	ldr	r2, [pc, #204]	; (80026e8 <xTaskIncrementTick+0x10c>)
 800261c:	6813      	ldr	r3, [r2, #0]
 800261e:	3301      	adds	r3, #1
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	f7ff fdd5 	bl	80021d0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002626:	4d31      	ldr	r5, [pc, #196]	; (80026ec <xTaskIncrementTick+0x110>)
 8002628:	f04f 0b00 	mov.w	fp, #0
 800262c:	4f30      	ldr	r7, [pc, #192]	; (80026f0 <xTaskIncrementTick+0x114>)
 800262e:	682b      	ldr	r3, [r5, #0]
 8002630:	429c      	cmp	r4, r3
 8002632:	d30a      	bcc.n	800264a <xTaskIncrementTick+0x6e>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002634:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80026e0 <xTaskIncrementTick+0x104>
					prvAddTaskToReadyList( pxTCB );
 8002638:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8002700 <xTaskIncrementTick+0x124>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800263c:	f8da 2000 	ldr.w	r2, [sl]
 8002640:	6812      	ldr	r2, [r2, #0]
 8002642:	b9a2      	cbnz	r2, 800266e <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002644:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002648:	602a      	str	r2, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	4b29      	ldr	r3, [pc, #164]	; (80026f4 <xTaskIncrementTick+0x118>)
 800264e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002650:	2214      	movs	r2, #20
 8002652:	434a      	muls	r2, r1
 8002654:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002656:	2a02      	cmp	r2, #2
 8002658:	bf28      	it	cs
 800265a:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 800265e:	4a26      	ldr	r2, [pc, #152]	; (80026f8 <xTaskIncrementTick+0x11c>)
 8002660:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002662:	2a00      	cmp	r2, #0
}
 8002664:	bf0c      	ite	eq
 8002666:	4658      	moveq	r0, fp
 8002668:	2001      	movne	r0, #1
 800266a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800266e:	f8da 2000 	ldr.w	r2, [sl]
 8002672:	68d2      	ldr	r2, [r2, #12]
 8002674:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002676:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002678:	428c      	cmp	r4, r1
 800267a:	d201      	bcs.n	8002680 <xTaskIncrementTick+0xa4>
						xNextTaskUnblockTime = xItemValue;
 800267c:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800267e:	e7e4      	b.n	800264a <xTaskIncrementTick+0x6e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002680:	f106 0804 	add.w	r8, r6, #4
 8002684:	4640      	mov	r0, r8
 8002686:	f7ff fab2 	bl	8001bee <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800268a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 800268c:	b119      	cbz	r1, 8002696 <xTaskIncrementTick+0xba>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800268e:	f106 0018 	add.w	r0, r6, #24
 8002692:	f7ff faac 	bl	8001bee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002696:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002698:	2201      	movs	r2, #1
 800269a:	f8d9 3000 	ldr.w	r3, [r9]
 800269e:	f04f 0e14 	mov.w	lr, #20
 80026a2:	fa02 f100 	lsl.w	r1, r2, r0
 80026a6:	4319      	orrs	r1, r3
 80026a8:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <xTaskIncrementTick+0x118>)
 80026aa:	f8c9 1000 	str.w	r1, [r9]
 80026ae:	4641      	mov	r1, r8
 80026b0:	fb0e 3000 	mla	r0, lr, r0, r3
 80026b4:	f7ff fa78 	bl	8001ba8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026b8:	6838      	ldr	r0, [r7, #0]
 80026ba:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80026bc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80026be:	4291      	cmp	r1, r2
 80026c0:	bf28      	it	cs
 80026c2:	f04f 0b01 	movcs.w	fp, #1
 80026c6:	e7b9      	b.n	800263c <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 80026c8:	4a0c      	ldr	r2, [pc, #48]	; (80026fc <xTaskIncrementTick+0x120>)
BaseType_t xSwitchRequired = pdFALSE;
 80026ca:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 80026ce:	6813      	ldr	r3, [r2, #0]
 80026d0:	3301      	adds	r3, #1
 80026d2:	6013      	str	r3, [r2, #0]
 80026d4:	e7c3      	b.n	800265e <xTaskIncrementTick+0x82>
 80026d6:	bf00      	nop
 80026d8:	20003d14 	.word	0x20003d14
 80026dc:	20003d90 	.word	0x20003d90
 80026e0:	20003c74 	.word	0x20003c74
 80026e4:	20003c78 	.word	0x20003c78
 80026e8:	20003d4c 	.word	0x20003d4c
 80026ec:	20003d48 	.word	0x20003d48
 80026f0:	20003c70 	.word	0x20003c70
 80026f4:	20003c7c 	.word	0x20003c7c
 80026f8:	20003d94 	.word	0x20003d94
 80026fc:	20003d10 	.word	0x20003d10
 8002700:	20003d1c 	.word	0x20003d1c

08002704 <xTaskResumeAll>:
{
 8002704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002708:	4c32      	ldr	r4, [pc, #200]	; (80027d4 <xTaskResumeAll+0xd0>)
 800270a:	6823      	ldr	r3, [r4, #0]
 800270c:	b953      	cbnz	r3, 8002724 <xTaskResumeAll+0x20>
 800270e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002712:	b672      	cpsid	i
 8002714:	f383 8811 	msr	BASEPRI, r3
 8002718:	f3bf 8f6f 	isb	sy
 800271c:	f3bf 8f4f 	dsb	sy
 8002720:	b662      	cpsie	i
 8002722:	e7fe      	b.n	8002722 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8002724:	f7ff fade 	bl	8001ce4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	3b01      	subs	r3, #1
 800272c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800272e:	6824      	ldr	r4, [r4, #0]
 8002730:	b12c      	cbz	r4, 800273e <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
 8002732:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002734:	f7ff fafc 	bl	8001d30 <vPortExitCritical>
}
 8002738:	4620      	mov	r0, r4
 800273a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800273e:	4b26      	ldr	r3, [pc, #152]	; (80027d8 <xTaskResumeAll+0xd4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f5      	beq.n	8002732 <xTaskResumeAll+0x2e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002746:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80027f0 <xTaskResumeAll+0xec>
					prvAddTaskToReadyList( pxTCB );
 800274a:	4f24      	ldr	r7, [pc, #144]	; (80027dc <xTaskResumeAll+0xd8>)
 800274c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80027f4 <xTaskResumeAll+0xf0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002750:	f8d9 3000 	ldr.w	r3, [r9]
 8002754:	b9e3      	cbnz	r3, 8002790 <xTaskResumeAll+0x8c>
				if( pxTCB != NULL )
 8002756:	b10c      	cbz	r4, 800275c <xTaskResumeAll+0x58>
					prvResetNextTaskUnblockTime();
 8002758:	f7ff fd3a 	bl	80021d0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800275c:	4d20      	ldr	r5, [pc, #128]	; (80027e0 <xTaskResumeAll+0xdc>)
 800275e:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002760:	b144      	cbz	r4, 8002774 <xTaskResumeAll+0x70>
								xYieldPending = pdTRUE;
 8002762:	4e20      	ldr	r6, [pc, #128]	; (80027e4 <xTaskResumeAll+0xe0>)
 8002764:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002766:	f7ff ff39 	bl	80025dc <xTaskIncrementTick>
 800276a:	b100      	cbz	r0, 800276e <xTaskResumeAll+0x6a>
								xYieldPending = pdTRUE;
 800276c:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800276e:	3c01      	subs	r4, #1
 8002770:	d1f9      	bne.n	8002766 <xTaskResumeAll+0x62>
						uxPendedTicks = 0;
 8002772:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002774:	4b1b      	ldr	r3, [pc, #108]	; (80027e4 <xTaskResumeAll+0xe0>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0da      	beq.n	8002732 <xTaskResumeAll+0x2e>
					taskYIELD_IF_USING_PREEMPTION();
 800277c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002780:	4b19      	ldr	r3, [pc, #100]	; (80027e8 <xTaskResumeAll+0xe4>)
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	f3bf 8f4f 	dsb	sy
 8002788:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800278c:	2401      	movs	r4, #1
 800278e:	e7d1      	b.n	8002734 <xTaskResumeAll+0x30>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002790:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8002794:	2501      	movs	r5, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002796:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002798:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800279a:	f104 0018 	add.w	r0, r4, #24
 800279e:	f7ff fa26 	bl	8001bee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027a2:	4630      	mov	r0, r6
 80027a4:	f7ff fa23 	bl	8001bee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80027a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80027aa:	6839      	ldr	r1, [r7, #0]
 80027ac:	2014      	movs	r0, #20
 80027ae:	fa05 f302 	lsl.w	r3, r5, r2
 80027b2:	fb00 8002 	mla	r0, r0, r2, r8
 80027b6:	430b      	orrs	r3, r1
 80027b8:	4631      	mov	r1, r6
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	f7ff f9f4 	bl	8001ba8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027c0:	4b0a      	ldr	r3, [pc, #40]	; (80027ec <xTaskResumeAll+0xe8>)
 80027c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d3c1      	bcc.n	8002750 <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <xTaskResumeAll+0xe0>)
 80027ce:	601d      	str	r5, [r3, #0]
 80027d0:	e7be      	b.n	8002750 <xTaskResumeAll+0x4c>
 80027d2:	bf00      	nop
 80027d4:	20003d14 	.word	0x20003d14
 80027d8:	20003d08 	.word	0x20003d08
 80027dc:	20003d1c 	.word	0x20003d1c
 80027e0:	20003d10 	.word	0x20003d10
 80027e4:	20003d94 	.word	0x20003d94
 80027e8:	e000ed04 	.word	0xe000ed04
 80027ec:	20003c70 	.word	0x20003c70
 80027f0:	20003d50 	.word	0x20003d50
 80027f4:	20003c7c 	.word	0x20003c7c

080027f8 <vTaskDelay>:
	{
 80027f8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80027fa:	b940      	cbnz	r0, 800280e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80027fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002800:	4b0e      	ldr	r3, [pc, #56]	; (800283c <vTaskDelay+0x44>)
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	f3bf 8f6f 	isb	sy
 800280c:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800280e:	4b0c      	ldr	r3, [pc, #48]	; (8002840 <vTaskDelay+0x48>)
 8002810:	6819      	ldr	r1, [r3, #0]
 8002812:	b151      	cbz	r1, 800282a <vTaskDelay+0x32>
 8002814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002818:	b672      	cpsid	i
 800281a:	f383 8811 	msr	BASEPRI, r3
 800281e:	f3bf 8f6f 	isb	sy
 8002822:	f3bf 8f4f 	dsb	sy
 8002826:	b662      	cpsie	i
 8002828:	e7fe      	b.n	8002828 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800282a:	f7ff fecf 	bl	80025cc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800282e:	f7ff fd75 	bl	800231c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002832:	f7ff ff67 	bl	8002704 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002836:	2800      	cmp	r0, #0
 8002838:	d0e0      	beq.n	80027fc <vTaskDelay+0x4>
 800283a:	bd08      	pop	{r3, pc}
 800283c:	e000ed04 	.word	0xe000ed04
 8002840:	20003d14 	.word	0x20003d14

08002844 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002844:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <vTaskSwitchContext+0x64>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b18      	ldr	r3, [pc, #96]	; (80028ac <vTaskSwitchContext+0x68>)
{
 800284a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800284c:	b112      	cbz	r2, 8002854 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800284e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002854:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <vTaskSwitchContext+0x6c>)
 8002858:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800285a:	fab3 f383 	clz	r3, r3
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2214      	movs	r2, #20
 8002862:	4914      	ldr	r1, [pc, #80]	; (80028b4 <vTaskSwitchContext+0x70>)
 8002864:	f1c3 031f 	rsb	r3, r3, #31
 8002868:	435a      	muls	r2, r3
 800286a:	588c      	ldr	r4, [r1, r2]
 800286c:	1888      	adds	r0, r1, r2
 800286e:	b954      	cbnz	r4, 8002886 <vTaskSwitchContext+0x42>
	__asm volatile
 8002870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002874:	b672      	cpsid	i
 8002876:	f383 8811 	msr	BASEPRI, r3
 800287a:	f3bf 8f6f 	isb	sy
 800287e:	f3bf 8f4f 	dsb	sy
 8002882:	b662      	cpsie	i
 8002884:	e7fe      	b.n	8002884 <vTaskSwitchContext+0x40>
 8002886:	6844      	ldr	r4, [r0, #4]
 8002888:	3208      	adds	r2, #8
 800288a:	6864      	ldr	r4, [r4, #4]
 800288c:	440a      	add	r2, r1
 800288e:	4294      	cmp	r4, r2
 8002890:	6044      	str	r4, [r0, #4]
 8002892:	bf04      	itt	eq
 8002894:	6862      	ldreq	r2, [r4, #4]
 8002896:	6042      	streq	r2, [r0, #4]
 8002898:	2214      	movs	r2, #20
 800289a:	fb02 1303 	mla	r3, r2, r3, r1
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	68da      	ldr	r2, [r3, #12]
 80028a2:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <vTaskSwitchContext+0x74>)
 80028a4:	e7d4      	b.n	8002850 <vTaskSwitchContext+0xc>
 80028a6:	bf00      	nop
 80028a8:	20003d14 	.word	0x20003d14
 80028ac:	20003d94 	.word	0x20003d94
 80028b0:	20003d1c 	.word	0x20003d1c
 80028b4:	20003c7c 	.word	0x20003c7c
 80028b8:	20003c70 	.word	0x20003c70

080028bc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <xTaskGetSchedulerState+0x18>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	b133      	cbz	r3, 80028d0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80028c2:	4b05      	ldr	r3, [pc, #20]	; (80028d8 <xTaskGetSchedulerState+0x1c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80028c8:	bf0c      	ite	eq
 80028ca:	2002      	moveq	r0, #2
 80028cc:	2000      	movne	r0, #0
 80028ce:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80028d0:	2001      	movs	r0, #1
	}
 80028d2:	4770      	bx	lr
 80028d4:	20003d64 	.word	0x20003d64
 80028d8:	20003d14 	.word	0x20003d14

080028dc <MT48LC4M32B2_Init>:

FMC_SDRAM_CommandTypeDef command;
HAL_StatusTypeDef hal_stat;

void MT48LC4M32B2_Init(SDRAM_HandleTypeDef *hsdram)
	{
 80028dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

	 //  ,    1  ,   (1-16)

	    __IO uint32_t tmpmrd =0;
	    command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 80028e0:	4c28      	ldr	r4, [pc, #160]	; (8002984 <MT48LC4M32B2_Init+0xa8>)
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80028e2:	2501      	movs	r5, #1
	    __IO uint32_t tmpmrd =0;
 80028e4:	f04f 0900 	mov.w	r9, #0
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80028e8:	f04f 0810 	mov.w	r8, #16
	    command.AutoRefreshNumber = 1;
	    command.ModeRegisterDefinition = 0;
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 80028ec:	4f26      	ldr	r7, [pc, #152]	; (8002988 <MT48LC4M32B2_Init+0xac>)
 80028ee:	4621      	mov	r1, r4
 80028f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
	{
 80028f4:	4606      	mov	r6, r0
	    __IO uint32_t tmpmrd =0;
 80028f6:	f8cd 9004 	str.w	r9, [sp, #4]
	    command.AutoRefreshNumber = 1;
 80028fa:	60a5      	str	r5, [r4, #8]
	    command.ModeRegisterDefinition = 0;
 80028fc:	f8c4 900c 	str.w	r9, [r4, #12]
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8002900:	e884 0120 	stmia.w	r4, {r5, r8}
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002904:	f7fe ff04 	bl	8001710 <HAL_SDRAM_SendCommand>
 8002908:	7038      	strb	r0, [r7, #0]
	    HAL_Delay(1);
 800290a:	4628      	mov	r0, r5
 800290c:	f7fd fe4a 	bl	80005a4 <HAL_Delay>

	//      

	    command.CommandMode = FMC_SDRAM_CMD_PALL;
 8002910:	2302      	movs	r3, #2
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
	    command.AutoRefreshNumber = 1;
	    command.ModeRegisterDefinition = 0;
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002912:	4621      	mov	r1, r4
 8002914:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002918:	4630      	mov	r0, r6
	    command.AutoRefreshNumber = 1;
 800291a:	60a5      	str	r5, [r4, #8]
	    command.ModeRegisterDefinition = 0;
 800291c:	f8c4 900c 	str.w	r9, [r4, #12]
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8002920:	e884 0108 	stmia.w	r4, {r3, r8}
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002924:	f7fe fef4 	bl	8001710 <HAL_SDRAM_SendCommand>
 8002928:	7038      	strb	r0, [r7, #0]
	    HAL_Delay(1);
 800292a:	4628      	mov	r0, r5
 800292c:	f7fd fe3a 	bl	80005a4 <HAL_Delay>

	//    

	    command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002930:	2303      	movs	r3, #3
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
	    command.AutoRefreshNumber = 8;
	    command.ModeRegisterDefinition = 0;
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002932:	4621      	mov	r1, r4
 8002934:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002938:	4630      	mov	r0, r6
	    command.ModeRegisterDefinition = 0;
 800293a:	f8c4 900c 	str.w	r9, [r4, #12]
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800293e:	e884 0108 	stmia.w	r4, {r3, r8}
	    command.AutoRefreshNumber = 8;
 8002942:	2308      	movs	r3, #8
 8002944:	60a3      	str	r3, [r4, #8]
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002946:	f7fe fee3 	bl	8001710 <HAL_SDRAM_SendCommand>
 800294a:	7038      	strb	r0, [r7, #0]
	    HAL_Delay(1);
 800294c:	4628      	mov	r0, r5
 800294e:	f7fd fe29 	bl	80005a4 <HAL_Delay>

	//   ,   ,
	//  2 ,  ,    

	    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002952:	f44f 7308 	mov.w	r3, #544	; 0x220
	                      SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
	    command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
	    command.AutoRefreshNumber = 1;
	    command.ModeRegisterDefinition = tmpmrd;
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002956:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800295a:	4621      	mov	r1, r4
	    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800295c:	9301      	str	r3, [sp, #4]
	    command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 800295e:	2304      	movs	r3, #4
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002960:	4630      	mov	r0, r6
	    command.AutoRefreshNumber = 1;
 8002962:	60a5      	str	r5, [r4, #8]
	    command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8002964:	e884 0108 	stmia.w	r4, {r3, r8}
	    command.ModeRegisterDefinition = tmpmrd;
 8002968:	9b01      	ldr	r3, [sp, #4]
 800296a:	60e3      	str	r3, [r4, #12]
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 800296c:	f7fe fed0 	bl	8001710 <HAL_SDRAM_SendCommand>

	    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 8002970:	f240 6103 	movw	r1, #1539	; 0x603
	    hal_stat = HAL_SDRAM_SendCommand(hsdram, &command, SDRAM_TIMEOUT);
 8002974:	7038      	strb	r0, [r7, #0]
	    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 8002976:	4630      	mov	r0, r6
 8002978:	f7fe fee1 	bl	800173e <HAL_SDRAM_ProgramRefreshRate>
	}
 800297c:	b003      	add	sp, #12
 800297e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002982:	bf00      	nop
 8002984:	20003ff4 	.word	0x20003ff4
 8002988:	20004004 	.word	0x20004004

0800298c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800298c:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800298e:	4903      	ldr	r1, [pc, #12]	; (800299c <MX_FATFS_Init+0x10>)
 8002990:	4803      	ldr	r0, [pc, #12]	; (80029a0 <MX_FATFS_Init+0x14>)
 8002992:	f7ff f8c3 	bl	8001b1c <FATFS_LinkDriver>
 8002996:	4b03      	ldr	r3, [pc, #12]	; (80029a4 <MX_FATFS_Init+0x18>)
 8002998:	7018      	strb	r0, [r3, #0]
 800299a:	bd08      	pop	{r3, pc}
 800299c:	20004008 	.word	0x20004008
 80029a0:	20000014 	.word	0x20000014
 80029a4:	2000400c 	.word	0x2000400c

080029a8 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80029a8:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <vApplicationGetIdleTaskMemory+0x10>)
 80029aa:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80029ac:	4b03      	ldr	r3, [pc, #12]	; (80029bc <vApplicationGetIdleTaskMemory+0x14>)
 80029ae:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80029b0:	2380      	movs	r3, #128	; 0x80
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	20003f98 	.word	0x20003f98
 80029bc:	20003d98 	.word	0x20003d98

080029c0 <MX_LIBJPEG_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* LIBJPEG init function */
void MX_LIBJPEG_Init(void)
{
 80029c0:	4770      	bx	lr
	...

080029c4 <TFT_FillScreen>:
//

void TFT_FillScreen(uint32_t color)
{
 uint32_t i;
 uint32_t n = hltdc.LayerCfg[0].ImageHeight*hltdc.LayerCfg[0].ImageWidth;
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <TFT_FillScreen+0x1c>)
 80029c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029c8:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80029ca:	4351      	muls	r1, r2
 for(i=0;i<n;i++)
 80029cc:	2200      	movs	r2, #0
{
 80029ce:	b510      	push	{r4, lr}
 for(i=0;i<n;i++)
 80029d0:	428a      	cmp	r2, r1
 80029d2:	d100      	bne.n	80029d6 <TFT_FillScreen+0x12>
 {
  *(__IO uint32_t*) (hltdc.LayerCfg[0].FBStartAdress + (i*4)) = color;
 }
}
 80029d4:	bd10      	pop	{r4, pc}
  *(__IO uint32_t*) (hltdc.LayerCfg[0].FBStartAdress + (i*4)) = color;
 80029d6:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80029d8:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
 for(i=0;i<n;i++)
 80029dc:	3201      	adds	r2, #1
 80029de:	e7f7      	b.n	80029d0 <TFT_FillScreen+0xc>
 80029e0:	200060ac 	.word	0x200060ac

080029e4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80029e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
	TFT_FillScreen(0xFF00FF00);
 80029e6:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 80029ea:	f7ff ffeb 	bl	80029c4 <TFT_FillScreen>
	osDelay(5000);
 80029ee:	f241 3088 	movw	r0, #5000	; 0x1388
 80029f2:	f7ff f8c3 	bl	8001b7c <osDelay>
	TFT_FillScreen(0x0);
 80029f6:	2000      	movs	r0, #0
 80029f8:	f7ff ffe4 	bl	80029c4 <TFT_FillScreen>
	osDelay(5000);
 80029fc:	f241 3088 	movw	r0, #5000	; 0x1388
 8002a00:	f7ff f8bc 	bl	8001b7c <osDelay>
	TFT_FillScreen(0xFF00FF00);
 8002a04:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8002a08:	f7ff ffdc 	bl	80029c4 <TFT_FillScreen>
	vTaskDelete( NULL );
 8002a0c:	2000      	movs	r0, #0
  /* USER CODE END 5 */ 
}
 8002a0e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	vTaskDelete( NULL );
 8002a12:	f7ff bd37 	b.w	8002484 <vTaskDelete>
	...

08002a18 <SystemClock_Config>:
{
 8002a18:	b570      	push	{r4, r5, r6, lr}
 8002a1a:	b0b4      	sub	sp, #208	; 0xd0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a1c:	2230      	movs	r2, #48	; 0x30
 8002a1e:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a20:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a22:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a24:	2501      	movs	r5, #1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a26:	f000 fbef 	bl	8003208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a2a:	2214      	movs	r2, #20
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	a802      	add	r0, sp, #8
 8002a30:	f000 fbea 	bl	8003208 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a34:	2100      	movs	r1, #0
 8002a36:	2284      	movs	r2, #132	; 0x84
 8002a38:	a813      	add	r0, sp, #76	; 0x4c
 8002a3a:	f000 fbe5 	bl	8003208 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a3e:	4b25      	ldr	r3, [pc, #148]	; (8002ad4 <SystemClock_Config+0xbc>)
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a40:	f44f 3680 	mov.w	r6, #65536	; 0x10000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a44:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a48:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a58:	4b1f      	ldr	r3, [pc, #124]	; (8002ad8 <SystemClock_Config+0xc0>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a64:	9507      	str	r5, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a66:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a6a:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a6c:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a6e:	9301      	str	r3, [sp, #4]
 8002a70:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a76:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a78:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002a7a:	2319      	movs	r3, #25
 8002a7c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002a7e:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002a82:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002a84:	2308      	movs	r3, #8
 8002a86:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a88:	f7fe f8f6 	bl	8000c78 <HAL_RCC_OscConfig>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a8c:	f7fe f8bc 	bl	8000c08 <HAL_PWREx_EnableOverDrive>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a90:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002a92:	2107      	movs	r1, #7
 8002a94:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a96:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a98:	2300      	movs	r3, #0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a9a:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a9c:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a9e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002aa2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aa8:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002aaa:	f7fe facf 	bl	800104c <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_CLK48;
 8002aae:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <SystemClock_Config+0xc4>)
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ab0:	a813      	add	r0, sp, #76	; 0x4c
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002ab2:	9419      	str	r4, [sp, #100]	; 0x64
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_CLK48;
 8002ab4:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002ab6:	23c0      	movs	r3, #192	; 0xc0
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8002ab8:	951b      	str	r5, [sp, #108]	; 0x6c
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002aba:	9318      	str	r3, [sp, #96]	; 0x60
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 3;
 8002abc:	2303      	movs	r3, #3
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002abe:	951d      	str	r5, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 3;
 8002ac0:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8002ac2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002ac6:	961e      	str	r6, [sp, #120]	; 0x78
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8002ac8:	9332      	str	r3, [sp, #200]	; 0xc8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aca:	f7fe fb5f 	bl	800118c <HAL_RCCEx_PeriphCLKConfig>
}
 8002ace:	b034      	add	sp, #208	; 0xd0
 8002ad0:	bd70      	pop	{r4, r5, r6, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	40007000 	.word	0x40007000
 8002adc:	00200008 	.word	0x00200008

08002ae0 <main>:
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b098      	sub	sp, #96	; 0x60

/* MPU Configuration */

void MPU_Config(void)
{
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	2210      	movs	r2, #16
  /* Disables the MPU */
  HAL_MPU_Disable();
  /** Initializes and configures the Region and the memory to be protected 
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002ae8:	2400      	movs	r4, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002aea:	a80b      	add	r0, sp, #44	; 0x2c
 8002aec:	f000 fb8c 	bl	8003208 <memset>
  HAL_MPU_Disable();
 8002af0:	f7fd fdca 	bl	8000688 <HAL_MPU_Disable>
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8002af4:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002af8:	2301      	movs	r3, #1
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002afa:	a80b      	add	r0, sp, #44	; 0x2c
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8002afc:	920c      	str	r2, [sp, #48]	; 0x30
  MPU_InitStruct.Size = MPU_REGION_SIZE_4MB;
 8002afe:	2215      	movs	r2, #21
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002b00:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
  MPU_InitStruct.Size = MPU_REGION_SIZE_4MB;
 8002b04:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002b08:	2203      	movs	r2, #3
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002b0a:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002b0e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002b12:	f88d 402d 	strb.w	r4, [sp, #45]	; 0x2d
  MPU_InitStruct.SubRegionDisable = 0x0;
 8002b16:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002b1a:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002b1e:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8002b22:	f88d 4039 	strb.w	r4, [sp, #57]	; 0x39
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002b26:	f88d 403b 	strb.w	r4, [sp, #59]	; 0x3b
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002b2a:	f7fd fdcf 	bl	80006cc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002b2e:	2004      	movs	r0, #4
 8002b30:	f7fd fdba 	bl	80006a8 <HAL_MPU_Enable>
  __ASM volatile ("dsb 0xF":::"memory");
 8002b34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002b38:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002b3c:	4bb5      	ldr	r3, [pc, #724]	; (8002e14 <main+0x334>)
 8002b3e:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002b42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002b46:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002b4a:	695a      	ldr	r2, [r3, #20]
 8002b4c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002b50:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002b52:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002b56:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8002b5a:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002b5e:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8002b62:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002b66:	f643 76e0 	movw	r6, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002b6a:	f3c2 04c9 	ubfx	r4, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002b6e:	f3c2 324e 	ubfx	r2, r2, #13, #15
 8002b72:	07a5      	lsls	r5, r4, #30
 8002b74:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002b76:	ea02 0e06 	and.w	lr, r2, r6
 8002b7a:	4628      	mov	r0, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002b7c:	4621      	mov	r1, r4
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002b7e:	ea40 070e 	orr.w	r7, r0, lr
      } while (ways-- != 0U);
 8002b82:	3901      	subs	r1, #1
 8002b84:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002b88:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
      } while (ways-- != 0U);
 8002b8c:	1c4f      	adds	r7, r1, #1
 8002b8e:	d1f6      	bne.n	8002b7e <main+0x9e>
 8002b90:	3a20      	subs	r2, #32
    } while(sets-- != 0U);
 8002b92:	f112 0f20 	cmn.w	r2, #32
 8002b96:	d1ee      	bne.n	8002b76 <main+0x96>
 8002b98:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002b9c:	695a      	ldr	r2, [r3, #20]
 8002b9e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ba2:	615a      	str	r2, [r3, #20]
 8002ba4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ba8:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8002bac:	f7fd fcdc 	bl	8000568 <HAL_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2400      	movs	r4, #0
  SystemClock_Config();
 8002bb2:	f7ff ff31 	bl	8002a18 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb6:	2214      	movs	r2, #20
 8002bb8:	2100      	movs	r1, #0
 8002bba:	a80b      	add	r0, sp, #44	; 0x2c
 8002bbc:	f000 fb24 	bl	8003208 <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bc0:	4b95      	ldr	r3, [pc, #596]	; (8002e18 <main+0x338>)
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 8002bc2:	2108      	movs	r1, #8
 8002bc4:	4895      	ldr	r0, [pc, #596]	; (8002e1c <main+0x33c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bc8:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bca:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002bce:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bd2:	f042 0210 	orr.w	r2, r2, #16
  hltdc.Instance = LTDC;
 8002bd6:	4d92      	ldr	r5, [pc, #584]	; (8002e20 <main+0x340>)
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8002bd8:	4e92      	ldr	r6, [pc, #584]	; (8002e24 <main+0x344>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bda:	631a      	str	r2, [r3, #48]	; 0x30
 8002bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bde:	f002 0210 	and.w	r2, r2, #16
 8002be2:	9200      	str	r2, [sp, #0]
 8002be4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002be8:	f042 0201 	orr.w	r2, r2, #1
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30
 8002bee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bf0:	f002 0201 	and.w	r2, r2, #1
 8002bf4:	9201      	str	r2, [sp, #4]
 8002bf6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8002c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c02:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002c06:	9202      	str	r2, [sp, #8]
 8002c08:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002c0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c10:	631a      	str	r2, [r3, #48]	; 0x30
 8002c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c14:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002c18:	9203      	str	r2, [sp, #12]
 8002c1a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c1e:	f042 0208 	orr.w	r2, r2, #8
 8002c22:	631a      	str	r2, [r3, #48]	; 0x30
 8002c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c26:	f002 0208 	and.w	r2, r2, #8
 8002c2a:	9204      	str	r2, [sp, #16]
 8002c2c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002c2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c34:	631a      	str	r2, [r3, #48]	; 0x30
 8002c36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c38:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8002c3c:	9205      	str	r2, [sp, #20]
 8002c3e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c42:	f042 0220 	orr.w	r2, r2, #32
 8002c46:	631a      	str	r2, [r3, #48]	; 0x30
 8002c48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c4a:	f002 0220 	and.w	r2, r2, #32
 8002c4e:	9206      	str	r2, [sp, #24]
 8002c50:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c58:	631a      	str	r2, [r3, #48]	; 0x30
 8002c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c5c:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002c60:	9207      	str	r2, [sp, #28]
 8002c62:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c6a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c6e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002c72:	9208      	str	r2, [sp, #32]
 8002c74:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c78:	f042 0204 	orr.w	r2, r2, #4
 8002c7c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c80:	f002 0204 	and.w	r2, r2, #4
 8002c84:	9209      	str	r2, [sp, #36]	; 0x24
 8002c86:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c8a:	f042 0202 	orr.w	r2, r2, #2
 8002c8e:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 8002c90:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	930a      	str	r3, [sp, #40]	; 0x28
 8002c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 8002c9c:	f7fd fe28 	bl	80008f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2102      	movs	r1, #2
 8002ca4:	4860      	ldr	r0, [pc, #384]	; (8002e28 <main+0x348>)
 8002ca6:	f7fd fe23 	bl	80008f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_SET);
 8002caa:	2201      	movs	r2, #1
 8002cac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cb0:	485d      	ldr	r0, [pc, #372]	; (8002e28 <main+0x348>)
 8002cb2:	f7fd fe1d 	bl	80008f0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002cb6:	2308      	movs	r3, #8
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002cb8:	a90b      	add	r1, sp, #44	; 0x2c
 8002cba:	4858      	ldr	r0, [pc, #352]	; (8002e1c <main+0x33c>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002cbc:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cbe:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cc4:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002cc6:	f7fd fd29 	bl	800071c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cca:	a90b      	add	r1, sp, #44	; 0x2c
 8002ccc:	4856      	ldr	r0, [pc, #344]	; (8002e28 <main+0x348>)
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002cce:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cd0:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cd8:	f7fd fd20 	bl	800071c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cdc:	a90b      	add	r1, sp, #44	; 0x2c
 8002cde:	4852      	ldr	r0, [pc, #328]	; (8002e28 <main+0x348>)
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ce0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ce4:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cea:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cec:	f7fd fd16 	bl	800071c <HAL_GPIO_Init>
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002cf0:	2234      	movs	r2, #52	; 0x34
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	a80b      	add	r0, sp, #44	; 0x2c
 8002cf6:	f000 fa87 	bl	8003208 <memset>
  hltdc.Instance = LTDC;
 8002cfa:	4b4c      	ldr	r3, [pc, #304]	; (8002e2c <main+0x34c>)
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002cfc:	4628      	mov	r0, r5
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002cfe:	60ac      	str	r4, [r5, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002d00:	60ec      	str	r4, [r5, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002d02:	612c      	str	r4, [r5, #16]
  hltdc.Init.Backcolor.Blue = 0;
 8002d04:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002d08:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002d0c:	f885 4036 	strb.w	r4, [r5, #54]	; 0x36
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002d10:	e885 0018 	stmia.w	r5, {r3, r4}
  hltdc.Init.HorizontalSync = 40;
 8002d14:	2328      	movs	r3, #40	; 0x28
 8002d16:	616b      	str	r3, [r5, #20]
  hltdc.Init.VerticalSync = 9;
 8002d18:	2309      	movs	r3, #9
 8002d1a:	61ab      	str	r3, [r5, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8002d1c:	2335      	movs	r3, #53	; 0x35
 8002d1e:	61eb      	str	r3, [r5, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8002d20:	230b      	movs	r3, #11
 8002d22:	622b      	str	r3, [r5, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8002d24:	f240 2315 	movw	r3, #533	; 0x215
 8002d28:	626b      	str	r3, [r5, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8002d2a:	f240 131b 	movw	r3, #283	; 0x11b
 8002d2e:	62ab      	str	r3, [r5, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8002d30:	f240 2335 	movw	r3, #565	; 0x235
 8002d34:	62eb      	str	r3, [r5, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8002d36:	f240 131d 	movw	r3, #285	; 0x11d
 8002d3a:	632b      	str	r3, [r5, #48]	; 0x30
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002d3c:	f7fd feae 	bl	8000a9c <HAL_LTDC_Init>
  pLayerCfg.Alpha = 255;
 8002d40:	21ff      	movs	r1, #255	; 0xff
  pLayerCfg.WindowX1 = 480;
 8002d42:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
  pLayerCfg.WindowY1 = 272;
 8002d46:	f44f 7388 	mov.w	r3, #272	; 0x110
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002d4a:	4628      	mov	r0, r5
  pLayerCfg.Alpha = 255;
 8002d4c:	9110      	str	r1, [sp, #64]	; 0x40
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002d4e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  pLayerCfg.WindowX1 = 480;
 8002d52:	920c      	str	r2, [sp, #48]	; 0x30
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002d54:	9112      	str	r1, [sp, #72]	; 0x48
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002d56:	2107      	movs	r1, #7
  pLayerCfg.ImageWidth = 480;
 8002d58:	9215      	str	r2, [sp, #84]	; 0x54
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002d5a:	4622      	mov	r2, r4
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002d5c:	9113      	str	r1, [sp, #76]	; 0x4c
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002d5e:	a90b      	add	r1, sp, #44	; 0x2c
  pLayerCfg.WindowY1 = 272;
 8002d60:	930e      	str	r3, [sp, #56]	; 0x38
  pLayerCfg.ImageHeight = 272;
 8002d62:	9316      	str	r3, [sp, #88]	; 0x58
  pLayerCfg.WindowX0 = 0;
 8002d64:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.WindowY0 = 0;
 8002d66:	940d      	str	r4, [sp, #52]	; 0x34
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002d68:	940f      	str	r4, [sp, #60]	; 0x3c
  pLayerCfg.Alpha0 = 0;
 8002d6a:	9411      	str	r4, [sp, #68]	; 0x44
  pLayerCfg.FBStartAdress = 0;
 8002d6c:	9414      	str	r4, [sp, #80]	; 0x50
  pLayerCfg.Backcolor.Blue = 0;
 8002d6e:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  pLayerCfg.Backcolor.Green = 0;
 8002d72:	f88d 405d 	strb.w	r4, [sp, #93]	; 0x5d
  pLayerCfg.Backcolor.Red = 0;
 8002d76:	f88d 405e 	strb.w	r4, [sp, #94]	; 0x5e
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002d7a:	f7fd fefb 	bl	8000b74 <HAL_LTDC_ConfigLayer>
  hrng.Instance = RNG;
 8002d7e:	4b2c      	ldr	r3, [pc, #176]	; (8002e30 <main+0x350>)
 8002d80:	482c      	ldr	r0, [pc, #176]	; (8002e34 <main+0x354>)
 8002d82:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002d84:	f7fe fc8c 	bl	80016a0 <HAL_RNG_Init>
  MX_FATFS_Init();
 8002d88:	f7ff fe00 	bl	800298c <MX_FATFS_Init>
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8002d8c:	221c      	movs	r2, #28
 8002d8e:	4621      	mov	r1, r4
 8002d90:	a80b      	add	r0, sp, #44	; 0x2c
 8002d92:	f000 fa39 	bl	8003208 <memset>
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8002d96:	4b28      	ldr	r3, [pc, #160]	; (8002e38 <main+0x358>)
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8002d98:	2204      	movs	r2, #4
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002d9a:	a90b      	add	r1, sp, #44	; 0x2c
 8002d9c:	4630      	mov	r0, r6
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002d9e:	60b4      	str	r4, [r6, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8002da0:	60f2      	str	r2, [r6, #12]
  SdramTiming.SelfRefreshTime = 4;
 8002da2:	920d      	str	r2, [sp, #52]	; 0x34
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 8002da4:	6174      	str	r4, [r6, #20]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002da6:	61f4      	str	r4, [r6, #28]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8002da8:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8002dac:	62b4      	str	r4, [r6, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8002dae:	970b      	str	r7, [sp, #44]	; 0x2c
  SdramTiming.WriteRecoveryTime = 2;
 8002db0:	970f      	str	r7, [sp, #60]	; 0x3c
  SdramTiming.RPDelay = 2;
 8002db2:	9710      	str	r7, [sp, #64]	; 0x40
  SdramTiming.RCDDelay = 2;
 8002db4:	9711      	str	r7, [sp, #68]	; 0x44
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8002db6:	e886 0018 	stmia.w	r6, {r3, r4}
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002dba:	2310      	movs	r3, #16
 8002dbc:	6133      	str	r3, [r6, #16]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8002dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dc2:	61b3      	str	r3, [r6, #24]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8002dc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002dc8:	6233      	str	r3, [r6, #32]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8002dca:	2306      	movs	r3, #6
 8002dcc:	930c      	str	r3, [sp, #48]	; 0x30
  SdramTiming.RowCycleDelay = 6;
 8002dce:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002dd0:	f7fe fc7e 	bl	80016d0 <HAL_SDRAM_Init>
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002dd4:	4819      	ldr	r0, [pc, #100]	; (8002e3c <main+0x35c>)
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <main+0x360>)
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8002dd8:	f8c0 800c 	str.w	r8, [r0, #12]
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002ddc:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8002dde:	230c      	movs	r3, #12
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8002de0:	6104      	str	r4, [r0, #16]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8002de2:	6083      	str	r3, [r0, #8]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8002de4:	6187      	str	r7, [r0, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8002de6:	61c4      	str	r4, [r0, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002de8:	6204      	str	r4, [r0, #32]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8002dea:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8002dec:	f7fd fd85 	bl	80008fa <HAL_HCD_Init>
  MX_LIBJPEG_Init();
 8002df0:	f7ff fde6 	bl	80029c0 <MX_LIBJPEG_Init>
  MT48LC4M32B2_Init(&hsdram1);
 8002df4:	4630      	mov	r0, r6
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002df6:	4e13      	ldr	r6, [pc, #76]	; (8002e44 <main+0x364>)
  MT48LC4M32B2_Init(&hsdram1);
 8002df8:	f7ff fd70 	bl	80028dc <MT48LC4M32B2_Init>
  HAL_LTDC_SetAddress(&hltdc,LCD_FRAME_BUFFER,0);
 8002dfc:	4622      	mov	r2, r4
 8002dfe:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002e02:	4628      	mov	r0, r5
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002e04:	ad0b      	add	r5, sp, #44	; 0x2c
  HAL_LTDC_SetAddress(&hltdc,LCD_FRAME_BUFFER,0);
 8002e06:	f7fd fede 	bl	8000bc6 <HAL_LTDC_SetAddress>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002e0a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002e0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e0e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8002e12:	e019      	b.n	8002e48 <main+0x368>
 8002e14:	e000ed00 	.word	0xe000ed00
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40022800 	.word	0x40022800
 8002e20:	200060ac 	.word	0x200060ac
 8002e24:	20006428 	.word	0x20006428
 8002e28:	40022000 	.word	0x40022000
 8002e2c:	40016800 	.word	0x40016800
 8002e30:	50060800 	.word	0x50060800
 8002e34:	20006418 	.word	0x20006418
 8002e38:	a0000140 	.word	0xa0000140
 8002e3c:	20006154 	.word	0x20006154
 8002e40:	40040000 	.word	0x40040000
 8002e44:	08003230 	.word	0x08003230
 8002e48:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002e4c:	4621      	mov	r1, r4
 8002e4e:	a80b      	add	r0, sp, #44	; 0x2c
 8002e50:	f7fe fe6c 	bl	8001b2c <osThreadCreate>
 8002e54:	4b02      	ldr	r3, [pc, #8]	; (8002e60 <main+0x380>)
 8002e56:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8002e58:	f7fe fe63 	bl	8001b22 <osKernelStart>
 8002e5c:	e7fe      	b.n	8002e5c <main+0x37c>
 8002e5e:	bf00      	nop
 8002e60:	200060a8 	.word	0x200060a8

08002e64 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e64:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <HAL_MspInit+0x3c>)
{
 8002e66:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e6a:	210f      	movs	r1, #15
 8002e6c:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e70:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e74:	641a      	str	r2, [r3, #64]	; 0x40
 8002e76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e78:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002e7c:	9200      	str	r2, [sp, #0]
 8002e7e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e86:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e88:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e90:	9301      	str	r3, [sp, #4]
 8002e92:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e94:	f7fd fbaa 	bl	80005ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e98:	b003      	add	sp, #12
 8002e9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e9e:	bf00      	nop
 8002ea0:	40023800 	.word	0x40023800

08002ea4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002ea4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea6:	2214      	movs	r2, #20
{
 8002ea8:	b08a      	sub	sp, #40	; 0x28
 8002eaa:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eac:	2100      	movs	r1, #0
 8002eae:	eb0d 0002 	add.w	r0, sp, r2
 8002eb2:	f000 f9a9 	bl	8003208 <memset>
  if(hltdc->Instance==LTDC)
 8002eb6:	6822      	ldr	r2, [r4, #0]
 8002eb8:	4b30      	ldr	r3, [pc, #192]	; (8002f7c <HAL_LTDC_MspInit+0xd8>)
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d15c      	bne.n	8002f78 <HAL_LTDC_MspInit+0xd4>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002ebe:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7 
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ec4:	250e      	movs	r5, #14
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002ec6:	a905      	add	r1, sp, #20
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002ec8:	6c5a      	ldr	r2, [r3, #68]	; 0x44

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4 
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eca:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002ecc:	482c      	ldr	r0, [pc, #176]	; (8002f80 <HAL_LTDC_MspInit+0xdc>)
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002ece:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002ed2:	645a      	str	r2, [r3, #68]	; 0x44
 8002ed4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ed6:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8002eda:	9200      	str	r2, [sp, #0]
 8002edc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ee4:	631a      	str	r2, [r3, #48]	; 0x30
 8002ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ee8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002eec:	9201      	str	r2, [sp, #4]
 8002eee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ef2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ef6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efa:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8002efe:	9202      	str	r2, [sp, #8]
 8002f00:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f08:	631a      	str	r2, [r3, #48]	; 0x30
 8002f0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f0c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002f10:	9203      	str	r2, [sp, #12]
 8002f12:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1e:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f24:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002f26:	9509      	str	r5, [sp, #36]	; 0x24
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002f28:	9304      	str	r3, [sp, #16]
 8002f2a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15 
 8002f2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f30:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002f32:	f7fd fbf3 	bl	800071c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4 
 8002f36:	23f7      	movs	r3, #247	; 0xf7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002f38:	a905      	add	r1, sp, #20
 8002f3a:	4812      	ldr	r0, [pc, #72]	; (8002f84 <HAL_LTDC_MspInit+0xe0>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4 
 8002f3c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3e:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f40:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f42:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002f44:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002f46:	f7fd fbe9 	bl	800071c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002f4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f4e:	a905      	add	r1, sp, #20
 8002f50:	480d      	ldr	r0, [pc, #52]	; (8002f88 <HAL_LTDC_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002f52:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002f54:	2309      	movs	r3, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f56:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002f58:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5a:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f5c:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f5e:	f7fd fbdd 	bl	800071c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
 8002f62:	f44f 4346 	mov.w	r3, #50688	; 0xc600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002f66:	a905      	add	r1, sp, #20
 8002f68:	4808      	ldr	r0, [pc, #32]	; (8002f8c <HAL_LTDC_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
 8002f6a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6e:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f70:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002f72:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002f74:	f7fd fbd2 	bl	800071c <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002f78:	b00a      	add	sp, #40	; 0x28
 8002f7a:	bd70      	pop	{r4, r5, r6, pc}
 8002f7c:	40016800 	.word	0x40016800
 8002f80:	40022400 	.word	0x40022400
 8002f84:	40022800 	.word	0x40022800
 8002f88:	40021800 	.word	0x40021800
 8002f8c:	40022000 	.word	0x40022000

08002f90 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 8002f90:	6802      	ldr	r2, [r0, #0]
{
 8002f92:	b082      	sub	sp, #8
  if(hrng->Instance==RNG)
 8002f94:	4b07      	ldr	r3, [pc, #28]	; (8002fb4 <HAL_RNG_MspInit+0x24>)
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d109      	bne.n	8002fae <HAL_RNG_MspInit+0x1e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002f9a:	4b07      	ldr	r3, [pc, #28]	; (8002fb8 <HAL_RNG_MspInit+0x28>)
 8002f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fa2:	635a      	str	r2, [r3, #52]	; 0x34
 8002fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8002fae:	b002      	add	sp, #8
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	50060800 	.word	0x50060800
 8002fb8:	40023800 	.word	0x40023800

08002fbc <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8002fbc:	b510      	push	{r4, lr}
 8002fbe:	b088      	sub	sp, #32
 8002fc0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc2:	2214      	movs	r2, #20
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	a803      	add	r0, sp, #12
 8002fc8:	f000 f91e 	bl	8003208 <memset>
  if(hhcd->Instance==USB_OTG_HS)
 8002fcc:	6822      	ldr	r2, [r4, #0]
 8002fce:	4b13      	ldr	r3, [pc, #76]	; (800301c <HAL_HCD_MspInit+0x60>)
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d120      	bne.n	8003016 <HAL_HCD_MspInit+0x5a>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd4:	4c12      	ldr	r4, [pc, #72]	; (8003020 <HAL_HCD_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd6:	4813      	ldr	r0, [pc, #76]	; (8003024 <HAL_HCD_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002fda:	f043 0302 	orr.w	r3, r3, #2
 8002fde:	6323      	str	r3, [r4, #48]	; 0x30
 8002fe0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	9301      	str	r3, [sp, #4]
 8002fe8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002fea:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002fee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002ff8:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ffa:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002ffe:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003000:	f7fd fb8c 	bl	800071c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8003004:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003006:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800300a:	6323      	str	r3, [r4, #48]	; 0x30
 800300c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800300e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003012:	9302      	str	r3, [sp, #8]
 8003014:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }

}
 8003016:	b008      	add	sp, #32
 8003018:	bd10      	pop	{r4, pc}
 800301a:	bf00      	nop
 800301c:	40040000 	.word	0x40040000
 8003020:	40023800 	.word	0x40023800
 8003024:	40020400 	.word	0x40020400

08003028 <HAL_SDRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8003028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800302a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800302c:	2214      	movs	r2, #20
 800302e:	2100      	movs	r1, #0
 8003030:	a801      	add	r0, sp, #4
 8003032:	f000 f8e9 	bl	8003208 <memset>
  if (FMC_Initialized) {
 8003036:	4b2a      	ldr	r3, [pc, #168]	; (80030e0 <HAL_SDRAM_MspInit+0xb8>)
 8003038:	681e      	ldr	r6, [r3, #0]
 800303a:	2e00      	cmp	r6, #0
 800303c:	d14d      	bne.n	80030da <HAL_SDRAM_MspInit+0xb2>
  FMC_Initialized = 1;
 800303e:	2201      	movs	r2, #1
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003040:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003042:	2503      	movs	r5, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003044:	240c      	movs	r4, #12
  FMC_Initialized = 1;
 8003046:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003048:	a901      	add	r1, sp, #4
  __HAL_RCC_FMC_CLK_ENABLE();
 800304a:	4b26      	ldr	r3, [pc, #152]	; (80030e4 <HAL_SDRAM_MspInit+0xbc>)
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800304c:	4826      	ldr	r0, [pc, #152]	; (80030e8 <HAL_SDRAM_MspInit+0xc0>)
  __HAL_RCC_FMC_CLK_ENABLE();
 800304e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003050:	f042 0201 	orr.w	r2, r2, #1
 8003054:	639a      	str	r2, [r3, #56]	; 0x38
 8003056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003058:	9702      	str	r7, [sp, #8]
  __HAL_RCC_FMC_CLK_ENABLE();
 800305a:	f003 0301 	and.w	r3, r3, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003060:	9405      	str	r4, [sp, #20]
  __HAL_RCC_FMC_CLK_ENABLE();
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9 
 8003066:	f64f 7383 	movw	r3, #65411	; 0xff83
 800306a:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800306c:	f7fd fb56 	bl	800071c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0 
 8003070:	f248 1313 	movw	r3, #33043	; 0x8113
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003074:	a901      	add	r1, sp, #4
 8003076:	481d      	ldr	r0, [pc, #116]	; (80030ec <HAL_SDRAM_MspInit+0xc4>)
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0 
 8003078:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800307e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003080:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003082:	f7fd fb4b 	bl	800071c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 8003086:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800308a:	a901      	add	r1, sp, #4
 800308c:	4818      	ldr	r0, [pc, #96]	; (80030f0 <HAL_SDRAM_MspInit+0xc8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 800308e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003090:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003094:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003096:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003098:	f7fd fb40 	bl	800071c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800309c:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030a0:	a901      	add	r1, sp, #4
 80030a2:	4814      	ldr	r0, [pc, #80]	; (80030f4 <HAL_SDRAM_MspInit+0xcc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80030a4:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a6:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030aa:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80030ac:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030ae:	f7fd fb35 	bl	800071c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 80030b2:	2328      	movs	r3, #40	; 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80030b4:	a901      	add	r1, sp, #4
 80030b6:	4810      	ldr	r0, [pc, #64]	; (80030f8 <HAL_SDRAM_MspInit+0xd0>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 80030b8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ba:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030be:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80030c0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80030c2:	f7fd fb2b 	bl	800071c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80030c6:	2308      	movs	r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030c8:	a901      	add	r1, sp, #4
 80030ca:	480c      	ldr	r0, [pc, #48]	; (80030fc <HAL_SDRAM_MspInit+0xd4>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80030cc:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ce:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d0:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80030d4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030d6:	f7fd fb21 	bl	800071c <HAL_GPIO_Init>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80030da:	b007      	add	sp, #28
 80030dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030de:	bf00      	nop
 80030e0:	20003fec 	.word	0x20003fec
 80030e4:	40023800 	.word	0x40023800
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40021800 	.word	0x40021800
 80030f0:	40020c00 	.word	0x40020c00
 80030f4:	40021400 	.word	0x40021400
 80030f8:	40021c00 	.word	0x40021c00
 80030fc:	40020800 	.word	0x40020800

08003100 <NMI_Handler>:
 8003100:	4770      	bx	lr

08003102 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003102:	e7fe      	b.n	8003102 <HardFault_Handler>

08003104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003104:	e7fe      	b.n	8003104 <MemManage_Handler>

08003106 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003106:	e7fe      	b.n	8003106 <BusFault_Handler>

08003108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003108:	e7fe      	b.n	8003108 <UsageFault_Handler>

0800310a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800310a:	4770      	bx	lr

0800310c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800310c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800310e:	f7fd fa37 	bl	8000580 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003112:	f7ff fbd3 	bl	80028bc <xTaskGetSchedulerState>
 8003116:	2801      	cmp	r0, #1
 8003118:	d003      	beq.n	8003122 <SysTick_Handler+0x16>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800311a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  xPortSysTickHandler();
 800311e:	f7fe be51 	b.w	8001dc4 <xPortSysTickHandler>
 8003122:	bd08      	pop	{r3, pc}

08003124 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <SystemInit+0x18>)
 8003126:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800312a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800312e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003132:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000ed00 	.word	0xe000ed00

08003140 <USER_status>:
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8003140:	4b02      	ldr	r3, [pc, #8]	; (800314c <USER_status+0xc>)
 8003142:	2201      	movs	r2, #1
 8003144:	701a      	strb	r2, [r3, #0]
    return Stat;
 8003146:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END STATUS */
}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	20000010 	.word	0x20000010

08003150 <USER_write>:
{ 
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
  /* USER CODE END WRITE */
}
 8003150:	2000      	movs	r0, #0
 8003152:	4770      	bx	lr

08003154 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 8003154:	2001      	movs	r0, #1
 8003156:	4770      	bx	lr

08003158 <USER_read>:
 8003158:	2000      	movs	r0, #0
 800315a:	4770      	bx	lr

0800315c <USER_initialize>:
 800315c:	4b02      	ldr	r3, [pc, #8]	; (8003168 <USER_initialize+0xc>)
 800315e:	2201      	movs	r2, #1
 8003160:	701a      	strb	r2, [r3, #0]
 8003162:	7818      	ldrb	r0, [r3, #0]
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20000010 	.word	0x20000010

0800316c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800316c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003170:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003172:	e003      	b.n	800317c <LoopCopyDataInit>

08003174 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003174:	4b0c      	ldr	r3, [pc, #48]	; (80031a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003176:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003178:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800317a:	3104      	adds	r1, #4

0800317c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800317c:	480b      	ldr	r0, [pc, #44]	; (80031ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800317e:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003180:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003182:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003184:	d3f6      	bcc.n	8003174 <CopyDataInit>
  ldr  r2, =_sbss
 8003186:	4a0b      	ldr	r2, [pc, #44]	; (80031b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003188:	e002      	b.n	8003190 <LoopFillZerobss>

0800318a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800318a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800318c:	f842 3b04 	str.w	r3, [r2], #4

08003190 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003190:	4b09      	ldr	r3, [pc, #36]	; (80031b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003192:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003194:	d3f9      	bcc.n	800318a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003196:	f7ff ffc5 	bl	8003124 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800319a:	f000 f811 	bl	80031c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800319e:	f7ff fc9f 	bl	8002ae0 <main>
  bx  lr    
 80031a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031a4:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80031a8:	08003280 	.word	0x08003280
  ldr  r0, =_sdata
 80031ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80031b0:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 80031b4:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 80031b8:	2000645c 	.word	0x2000645c

080031bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031bc:	e7fe      	b.n	80031bc <ADC_IRQHandler>
	...

080031c0 <__libc_init_array>:
 80031c0:	b570      	push	{r4, r5, r6, lr}
 80031c2:	4e0d      	ldr	r6, [pc, #52]	; (80031f8 <__libc_init_array+0x38>)
 80031c4:	4c0d      	ldr	r4, [pc, #52]	; (80031fc <__libc_init_array+0x3c>)
 80031c6:	1ba4      	subs	r4, r4, r6
 80031c8:	10a4      	asrs	r4, r4, #2
 80031ca:	2500      	movs	r5, #0
 80031cc:	42a5      	cmp	r5, r4
 80031ce:	d109      	bne.n	80031e4 <__libc_init_array+0x24>
 80031d0:	4e0b      	ldr	r6, [pc, #44]	; (8003200 <__libc_init_array+0x40>)
 80031d2:	4c0c      	ldr	r4, [pc, #48]	; (8003204 <__libc_init_array+0x44>)
 80031d4:	f000 f820 	bl	8003218 <_init>
 80031d8:	1ba4      	subs	r4, r4, r6
 80031da:	10a4      	asrs	r4, r4, #2
 80031dc:	2500      	movs	r5, #0
 80031de:	42a5      	cmp	r5, r4
 80031e0:	d105      	bne.n	80031ee <__libc_init_array+0x2e>
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031e8:	4798      	blx	r3
 80031ea:	3501      	adds	r5, #1
 80031ec:	e7ee      	b.n	80031cc <__libc_init_array+0xc>
 80031ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031f2:	4798      	blx	r3
 80031f4:	3501      	adds	r5, #1
 80031f6:	e7f2      	b.n	80031de <__libc_init_array+0x1e>
 80031f8:	08003278 	.word	0x08003278
 80031fc:	08003278 	.word	0x08003278
 8003200:	08003278 	.word	0x08003278
 8003204:	0800327c 	.word	0x0800327c

08003208 <memset>:
 8003208:	4402      	add	r2, r0
 800320a:	4603      	mov	r3, r0
 800320c:	4293      	cmp	r3, r2
 800320e:	d100      	bne.n	8003212 <memset+0xa>
 8003210:	4770      	bx	lr
 8003212:	f803 1b01 	strb.w	r1, [r3], #1
 8003216:	e7f9      	b.n	800320c <memset+0x4>

08003218 <_init>:
 8003218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321a:	bf00      	nop
 800321c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321e:	bc08      	pop	{r3}
 8003220:	469e      	mov	lr, r3
 8003222:	4770      	bx	lr

08003224 <_fini>:
 8003224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003226:	bf00      	nop
 8003228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800322a:	bc08      	pop	{r3}
 800322c:	469e      	mov	lr, r3
 800322e:	4770      	bx	lr
