{
  "module_name": "marked.json",
  "hash_id": "5f5d6d2e16422297cc9e8ca94bfb7e7254962492fe0da7d9c1ce1bbcce07ee07",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power8/marked.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x3515e\",\n    \"EventName\": \"PM_MRK_BACK_BR_CMPL\",\n    \"BriefDescription\": \"Marked branch instruction completed with a target address less than current instruction address\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2013a\",\n    \"EventName\": \"PM_MRK_BRU_FIN\",\n    \"BriefDescription\": \"bru marked instr finish\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1016e\",\n    \"EventName\": \"PM_MRK_BR_CMPL\",\n    \"BriefDescription\": \"Branch Instruction completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x301e4\",\n    \"EventName\": \"PM_MRK_BR_MPRED_CMPL\",\n    \"BriefDescription\": \"Marked Branch Mispredicted\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x101e2\",\n    \"EventName\": \"PM_MRK_BR_TAKEN_CMPL\",\n    \"BriefDescription\": \"Marked Branch Taken completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d148\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d128\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d148\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c128\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d14c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c12c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL4_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d14c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d12c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DMEM_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's memory on the same Node or Group (Distant) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d14e\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2MISS\",\n    \"BriefDescription\": \"Data cache reload L2 miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c12e\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2MISS_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from a location other than the local core's L2 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c122\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d140\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c120\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 with load hit store conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d140\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d120\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 with dispatch conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d140\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_MEPF\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d120\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_MEPF_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d140\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 without conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c120\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 without conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x201e4\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3MISS\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a location other than the local core's L3 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d12e\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3MISS_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from a location other than the local core's L3 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d122\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c122\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 with dispatch conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_MEPF\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d122\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_MEPF_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 without conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c124\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 without conflict due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d14c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's L4 cache due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c12c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LL4_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from the local chip's L4 cache due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d148\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's Memory due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d128\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LMEM_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from the local chip's Memory due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d14c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d12c\",\n    \"EventName\": \"PM_MRK_DATA_FROM_MEMORY_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d14a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d12a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d148\",\n    \"EventName\": \"PM_MRK_DATA_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c128\",\n    \"EventName\": \"PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload either shared or modified data from another core's L2/L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d126\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RL2L3_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d14a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c12a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RL2L3_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d14a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d12a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RL4_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's L4 on the same Node or Group ( Remote) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d14a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c12a\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RMEM_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's memory on the same Node or Group ( Remote) due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40118\",\n    \"EventName\": \"PM_MRK_DCACHE_RELOAD_INTV\",\n    \"BriefDescription\": \"Combined Intervention event\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x301e6\",\n    \"EventName\": \"PM_MRK_DERAT_MISS\",\n    \"BriefDescription\": \"Erat Miss (TLB Access) All page sizes\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d154\",\n    \"EventName\": \"PM_MRK_DERAT_MISS_16G\",\n    \"BriefDescription\": \"Marked Data ERAT Miss (Data TLB Access) page size 16G\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d154\",\n    \"EventName\": \"PM_MRK_DERAT_MISS_16M\",\n    \"BriefDescription\": \"Marked Data ERAT Miss (Data TLB Access) page size 16M\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d156\",\n    \"EventName\": \"PM_MRK_DERAT_MISS_4K\",\n    \"BriefDescription\": \"Marked Data ERAT Miss (Data TLB Access) page size 4K\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d154\",\n    \"EventName\": \"PM_MRK_DERAT_MISS_64K\",\n    \"BriefDescription\": \"Marked Data ERAT Miss (Data TLB Access) page size 64K\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20132\",\n    \"EventName\": \"PM_MRK_DFU_FIN\",\n    \"BriefDescription\": \"Decimal Unit marked Instruction Finish\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f148\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f148\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f14c\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_DL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f14c\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_DMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f142\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f14e\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f140\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f140\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f142\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f14e\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f142\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f142\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f144\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f14c\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_LL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f148\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_LMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's Memory due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f14c\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_MEMORY\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f14a\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f148\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f146\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f14a\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f14a\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_RL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f14a\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_RMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group ( Remote) due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x401e4\",\n    \"EventName\": \"PM_MRK_DTLB_MISS\",\n    \"BriefDescription\": \"Marked dtlb miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d158\",\n    \"EventName\": \"PM_MRK_DTLB_MISS_16G\",\n    \"BriefDescription\": \"Marked Data TLB Miss page size 16G\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d156\",\n    \"EventName\": \"PM_MRK_DTLB_MISS_16M\",\n    \"BriefDescription\": \"Marked Data TLB Miss page size 16M\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d156\",\n    \"EventName\": \"PM_MRK_DTLB_MISS_4K\",\n    \"BriefDescription\": \"Marked Data TLB Miss page size 4k\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d156\",\n    \"EventName\": \"PM_MRK_DTLB_MISS_64K\",\n    \"BriefDescription\": \"Marked Data TLB Miss page size 64K\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40154\",\n    \"EventName\": \"PM_MRK_FAB_RSP_BKILL\",\n    \"BriefDescription\": \"Marked store had to do a bkill\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f150\",\n    \"EventName\": \"PM_MRK_FAB_RSP_BKILL_CYC\",\n    \"BriefDescription\": \"cycles L2 RC took for a bkill\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3015e\",\n    \"EventName\": \"PM_MRK_FAB_RSP_CLAIM_RTY\",\n    \"BriefDescription\": \"Sampled store did a rwitm and got a rty\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30154\",\n    \"EventName\": \"PM_MRK_FAB_RSP_DCLAIM\",\n    \"BriefDescription\": \"Marked store had to do a dclaim\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f152\",\n    \"EventName\": \"PM_MRK_FAB_RSP_DCLAIM_CYC\",\n    \"BriefDescription\": \"cycles L2 RC took for a dclaim\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4015e\",\n    \"EventName\": \"PM_MRK_FAB_RSP_RD_RTY\",\n    \"BriefDescription\": \"Sampled L2 reads retry count\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1015e\",\n    \"EventName\": \"PM_MRK_FAB_RSP_RD_T_INTV\",\n    \"BriefDescription\": \"Sampled Read got a T intervention\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f150\",\n    \"EventName\": \"PM_MRK_FAB_RSP_RWITM_CYC\",\n    \"BriefDescription\": \"cycles L2 RC took for a rwitm\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2015e\",\n    \"EventName\": \"PM_MRK_FAB_RSP_RWITM_RTY\",\n    \"BriefDescription\": \"Sampled store did a rwitm and got a rty\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20134\",\n    \"EventName\": \"PM_MRK_FXU_FIN\",\n    \"BriefDescription\": \"fxu marked instr finish\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x401e0\",\n    \"EventName\": \"PM_MRK_INST_CMPL\",\n    \"BriefDescription\": \"marked instruction completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20130\",\n    \"EventName\": \"PM_MRK_INST_DECODED\",\n    \"BriefDescription\": \"marked instruction decoded\",\n    \"PublicDescription\": \"marked instruction decoded. Name from ISU?\"\n  },\n  {\n    \"EventCode\": \"0x101e0\",\n    \"EventName\": \"PM_MRK_INST_DISP\",\n    \"BriefDescription\": \"The thread has dispatched a randomly sampled marked instruction\",\n    \"PublicDescription\": \"Marked Instruction dispatched\"\n  },\n  {\n    \"EventCode\": \"0x30130\",\n    \"EventName\": \"PM_MRK_INST_FIN\",\n    \"BriefDescription\": \"marked instruction finished\",\n    \"PublicDescription\": \"marked instr finish any unit\"\n  },\n  {\n    \"EventCode\": \"0x401e6\",\n    \"EventName\": \"PM_MRK_INST_FROM_L3MISS\",\n    \"BriefDescription\": \"Marked instruction was reloaded from a location beyond the local chiplet\",\n    \"PublicDescription\": \"n/a\"\n  },\n  {\n    \"EventCode\": \"0x10132\",\n    \"EventName\": \"PM_MRK_INST_ISSUED\",\n    \"BriefDescription\": \"Marked instruction issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40134\",\n    \"EventName\": \"PM_MRK_INST_TIMEO\",\n    \"BriefDescription\": \"marked Instruction finish timeout (instruction lost)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x101e4\",\n    \"EventName\": \"PM_MRK_L1_ICACHE_MISS\",\n    \"BriefDescription\": \"sampled Instruction suffered an icache Miss\",\n    \"PublicDescription\": \"Marked L1 Icache Miss\"\n  },\n  {\n    \"EventCode\": \"0x101ea\",\n    \"EventName\": \"PM_MRK_L1_RELOAD_VALID\",\n    \"BriefDescription\": \"Marked demand reload\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20114\",\n    \"EventName\": \"PM_MRK_L2_RC_DISP\",\n    \"BriefDescription\": \"Marked Instruction RC dispatched in L2\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3012a\",\n    \"EventName\": \"PM_MRK_L2_RC_DONE\",\n    \"BriefDescription\": \"Marked RC done\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40116\",\n    \"EventName\": \"PM_MRK_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1013e\",\n    \"EventName\": \"PM_MRK_LD_MISS_EXPOSED_CYC\",\n    \"BriefDescription\": \"Marked Load exposed Miss cycles\",\n    \"PublicDescription\": \"Marked Load exposed Miss (use edge detect to count #)\"\n  },\n  {\n    \"EventCode\": \"0x201e2\",\n    \"EventName\": \"PM_MRK_LD_MISS_L1\",\n    \"BriefDescription\": \"Marked DL1 Demand Miss counted at exec time\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4013e\",\n    \"EventName\": \"PM_MRK_LD_MISS_L1_CYC\",\n    \"BriefDescription\": \"Marked ld latency\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40132\",\n    \"EventName\": \"PM_MRK_LSU_FIN\",\n    \"BriefDescription\": \"lsu marked instr finish\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20112\",\n    \"EventName\": \"PM_MRK_NTF_FIN\",\n    \"BriefDescription\": \"Marked next to finish instruction finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d15e\",\n    \"EventName\": \"PM_MRK_RUN_CYC\",\n    \"BriefDescription\": \"Marked run cycles\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3013e\",\n    \"EventName\": \"PM_MRK_STALL_CMPLU_CYC\",\n    \"BriefDescription\": \"Marked Group completion Stall\",\n    \"PublicDescription\": \"Marked Group Completion Stall cycles (use edge detect to count #)\"\n  },\n  {\n    \"EventCode\": \"0x3e158\",\n    \"EventName\": \"PM_MRK_STCX_FAIL\",\n    \"BriefDescription\": \"marked stcx failed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10134\",\n    \"EventName\": \"PM_MRK_ST_CMPL\",\n    \"BriefDescription\": \"marked store completed and sent to nest\",\n    \"PublicDescription\": \"Marked store completed\"\n  },\n  {\n    \"EventCode\": \"0x30134\",\n    \"EventName\": \"PM_MRK_ST_CMPL_INT\",\n    \"BriefDescription\": \"marked store finished with intervention\",\n    \"PublicDescription\": \"marked store complete (data home) with intervention\"\n  },\n  {\n    \"EventCode\": \"0x3f150\",\n    \"EventName\": \"PM_MRK_ST_DRAIN_TO_L2DISP_CYC\",\n    \"BriefDescription\": \"cycles to drain st from core to L2\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3012c\",\n    \"EventName\": \"PM_MRK_ST_FWD\",\n    \"BriefDescription\": \"Marked st forwards\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f150\",\n    \"EventName\": \"PM_MRK_ST_L2DISP_TO_CMPL_CYC\",\n    \"BriefDescription\": \"cycles from L2 rc disp to l2 rc completion\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20138\",\n    \"EventName\": \"PM_MRK_ST_NEST\",\n    \"BriefDescription\": \"Marked store sent to nest\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30132\",\n    \"EventName\": \"PM_MRK_VSU_FIN\",\n    \"BriefDescription\": \"VSU marked instr finish\",\n    \"PublicDescription\": \"vsu (fpu) marked instr finish\"\n  },\n  {\n    \"EventCode\": \"0x3d15e\",\n    \"EventName\": \"PM_MULT_MRK\",\n    \"BriefDescription\": \"mult marked instr\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15152\",\n    \"EventName\": \"PM_SYNC_MRK_BR_LINK\",\n    \"BriefDescription\": \"Marked Branch and link branch that can cause a synchronous interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1515c\",\n    \"EventName\": \"PM_SYNC_MRK_BR_MPRED\",\n    \"BriefDescription\": \"Marked Branch mispredict that can cause a synchronous interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15156\",\n    \"EventName\": \"PM_SYNC_MRK_FX_DIVIDE\",\n    \"BriefDescription\": \"Marked fixed point divide that can cause a synchronous interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15158\",\n    \"EventName\": \"PM_SYNC_MRK_L2HIT\",\n    \"BriefDescription\": \"Marked L2 Hits that can throw a synchronous interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1515a\",\n    \"EventName\": \"PM_SYNC_MRK_L2MISS\",\n    \"BriefDescription\": \"Marked L2 Miss that can throw a synchronous interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15154\",\n    \"EventName\": \"PM_SYNC_MRK_L3MISS\",\n    \"BriefDescription\": \"Marked L3 misses that can throw a synchronous interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15150\",\n    \"EventName\": \"PM_SYNC_MRK_PROBE_NOP\",\n    \"BriefDescription\": \"Marked probeNops which can cause synchronous interrupts\",\n    \"PublicDescription\": \"\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}