{
  "Top": "mlp",
  "RtlTop": "mlp",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<128, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2743",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/pipelined_mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/mlp_control_s_axi.vhd",
      "impl\/vhdl\/mlp_l1.vhd",
      "impl\/vhdl\/mlp_l1_l1_in_buffb4t.vhd",
      "impl\/vhdl\/mlp_l1_l1_in_buffckv.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights0iy.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights1iI.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights2iS.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights3i2.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights4jc.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights5jm.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights6jw.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights7jG.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights8jQ.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights9j0.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_0.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_1.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_2.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_3.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_4.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_5.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_6.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_7.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_8.vhd",
      "impl\/vhdl\/mlp_l1_l1_weights_9.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsAem.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsb0s.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsb1s.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsb2s.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsb3s.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbak.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbAo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbbk.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbBo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbck.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbCo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbdk.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbDo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbek.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbEo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsBew.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbfk.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbFp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbgk.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbGp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbhl.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbHp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbil.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbIp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbjl.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbJp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbkb.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbkl.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbKp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbll.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbLp.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbml.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbMq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbnm.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbNq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbom.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbOq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbpm.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbPq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbqm.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbQq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbrm.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbRq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbsm.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbSr.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbtn.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbTr.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbun.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbUr.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbvn.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbVr.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbwn.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbWr.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbxn.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbXr.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbyn.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbYs.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbzo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsbZs.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsCeG.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightscud.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsdEe.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsDeQ.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsEe0.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightseOg.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsFfa.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsfYi.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsg8j.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsGfk.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightshbi.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsHfu.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsibs.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsIfE.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsjbC.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsJfO.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightskbM.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsKfY.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightslbW.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsLf8.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsmb6.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsMgi.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsncg.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsNgs.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsocq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsOgC.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightspcA.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsPgM.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsqcK.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsQgW.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsrcU.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsRg6.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightssc4.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsShg.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightstde.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsThq.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsudo.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsUhA.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsvdy.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsVhK.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightswdI.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsWhU.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsxdS.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsXh4.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsyd2.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsYie.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightszec.vhd",
      "impl\/vhdl\/mlp_l1_l1_weightsZio.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8nd8N.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8nd9N.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8neaO.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8sebO.vhd",
      "impl\/vhdl\/mlp_mux_1287_8_1_1.vhd",
      "impl\/vhdl\/mlp_mux_1287_16_1_1.vhd",
      "impl\/vhdl\/read_input.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/start_for_mlp_l1_U0.vhd",
      "impl\/vhdl\/start_for_write_oecO.vhd",
      "impl\/vhdl\/write_output.vhd",
      "impl\/vhdl\/mlp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/mlp_control_s_axi.v",
      "impl\/verilog\/mlp_l1.v",
      "impl\/verilog\/mlp_l1_l1_in_buffb4t.v",
      "impl\/verilog\/mlp_l1_l1_in_buffckv.v",
      "impl\/verilog\/mlp_l1_l1_weights.v",
      "impl\/verilog\/mlp_l1_l1_weights0iy.v",
      "impl\/verilog\/mlp_l1_l1_weights0iy_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights1iI.v",
      "impl\/verilog\/mlp_l1_l1_weights1iI_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights2iS.v",
      "impl\/verilog\/mlp_l1_l1_weights2iS_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights3i2.v",
      "impl\/verilog\/mlp_l1_l1_weights3i2_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights4jc.v",
      "impl\/verilog\/mlp_l1_l1_weights4jc_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights5jm.v",
      "impl\/verilog\/mlp_l1_l1_weights5jm_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights6jw.v",
      "impl\/verilog\/mlp_l1_l1_weights6jw_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights7jG.v",
      "impl\/verilog\/mlp_l1_l1_weights7jG_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights8jQ.v",
      "impl\/verilog\/mlp_l1_l1_weights8jQ_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights9j0.v",
      "impl\/verilog\/mlp_l1_l1_weights9j0_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_0.v",
      "impl\/verilog\/mlp_l1_l1_weights_0_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_1.v",
      "impl\/verilog\/mlp_l1_l1_weights_1_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_2.v",
      "impl\/verilog\/mlp_l1_l1_weights_2_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_3.v",
      "impl\/verilog\/mlp_l1_l1_weights_3_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_4.v",
      "impl\/verilog\/mlp_l1_l1_weights_4_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_5.v",
      "impl\/verilog\/mlp_l1_l1_weights_5_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_6.v",
      "impl\/verilog\/mlp_l1_l1_weights_6_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_7.v",
      "impl\/verilog\/mlp_l1_l1_weights_7_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_8.v",
      "impl\/verilog\/mlp_l1_l1_weights_8_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_9.v",
      "impl\/verilog\/mlp_l1_l1_weights_9_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weights_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsAem.v",
      "impl\/verilog\/mlp_l1_l1_weightsAem_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsb0s.v",
      "impl\/verilog\/mlp_l1_l1_weightsb0s_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsb1s.v",
      "impl\/verilog\/mlp_l1_l1_weightsb1s_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsb2s.v",
      "impl\/verilog\/mlp_l1_l1_weightsb2s_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsb3s.v",
      "impl\/verilog\/mlp_l1_l1_weightsb3s_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbak.v",
      "impl\/verilog\/mlp_l1_l1_weightsbak_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbAo.v",
      "impl\/verilog\/mlp_l1_l1_weightsbAo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbbk.v",
      "impl\/verilog\/mlp_l1_l1_weightsbbk_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbBo.v",
      "impl\/verilog\/mlp_l1_l1_weightsbBo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbck.v",
      "impl\/verilog\/mlp_l1_l1_weightsbck_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbCo.v",
      "impl\/verilog\/mlp_l1_l1_weightsbCo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbdk.v",
      "impl\/verilog\/mlp_l1_l1_weightsbdk_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbDo.v",
      "impl\/verilog\/mlp_l1_l1_weightsbDo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbek.v",
      "impl\/verilog\/mlp_l1_l1_weightsbek_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbEo.v",
      "impl\/verilog\/mlp_l1_l1_weightsbEo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsBew.v",
      "impl\/verilog\/mlp_l1_l1_weightsBew_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbfk.v",
      "impl\/verilog\/mlp_l1_l1_weightsbfk_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbFp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbFp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbgk.v",
      "impl\/verilog\/mlp_l1_l1_weightsbgk_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbGp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbGp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbhl.v",
      "impl\/verilog\/mlp_l1_l1_weightsbhl_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbHp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbHp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbil.v",
      "impl\/verilog\/mlp_l1_l1_weightsbil_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbIp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbIp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbjl.v",
      "impl\/verilog\/mlp_l1_l1_weightsbjl_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbJp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbJp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbkb.v",
      "impl\/verilog\/mlp_l1_l1_weightsbkb_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbkl.v",
      "impl\/verilog\/mlp_l1_l1_weightsbkl_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbKp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbKp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbll.v",
      "impl\/verilog\/mlp_l1_l1_weightsbll_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbLp.v",
      "impl\/verilog\/mlp_l1_l1_weightsbLp_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbml.v",
      "impl\/verilog\/mlp_l1_l1_weightsbml_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbMq.v",
      "impl\/verilog\/mlp_l1_l1_weightsbMq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbnm.v",
      "impl\/verilog\/mlp_l1_l1_weightsbnm_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbNq.v",
      "impl\/verilog\/mlp_l1_l1_weightsbNq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbom.v",
      "impl\/verilog\/mlp_l1_l1_weightsbom_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbOq.v",
      "impl\/verilog\/mlp_l1_l1_weightsbOq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbpm.v",
      "impl\/verilog\/mlp_l1_l1_weightsbpm_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbPq.v",
      "impl\/verilog\/mlp_l1_l1_weightsbPq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbqm.v",
      "impl\/verilog\/mlp_l1_l1_weightsbqm_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbQq.v",
      "impl\/verilog\/mlp_l1_l1_weightsbQq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbrm.v",
      "impl\/verilog\/mlp_l1_l1_weightsbrm_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbRq.v",
      "impl\/verilog\/mlp_l1_l1_weightsbRq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbsm.v",
      "impl\/verilog\/mlp_l1_l1_weightsbsm_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbSr.v",
      "impl\/verilog\/mlp_l1_l1_weightsbSr_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbtn.v",
      "impl\/verilog\/mlp_l1_l1_weightsbtn_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbTr.v",
      "impl\/verilog\/mlp_l1_l1_weightsbTr_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbun.v",
      "impl\/verilog\/mlp_l1_l1_weightsbun_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbUr.v",
      "impl\/verilog\/mlp_l1_l1_weightsbUr_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbvn.v",
      "impl\/verilog\/mlp_l1_l1_weightsbvn_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbVr.v",
      "impl\/verilog\/mlp_l1_l1_weightsbVr_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbwn.v",
      "impl\/verilog\/mlp_l1_l1_weightsbwn_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbWr.v",
      "impl\/verilog\/mlp_l1_l1_weightsbWr_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbxn.v",
      "impl\/verilog\/mlp_l1_l1_weightsbxn_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbXr.v",
      "impl\/verilog\/mlp_l1_l1_weightsbXr_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbyn.v",
      "impl\/verilog\/mlp_l1_l1_weightsbyn_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbYs.v",
      "impl\/verilog\/mlp_l1_l1_weightsbYs_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbzo.v",
      "impl\/verilog\/mlp_l1_l1_weightsbzo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsbZs.v",
      "impl\/verilog\/mlp_l1_l1_weightsbZs_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsCeG.v",
      "impl\/verilog\/mlp_l1_l1_weightsCeG_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightscud.v",
      "impl\/verilog\/mlp_l1_l1_weightscud_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsdEe.v",
      "impl\/verilog\/mlp_l1_l1_weightsdEe_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsDeQ.v",
      "impl\/verilog\/mlp_l1_l1_weightsDeQ_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsEe0.v",
      "impl\/verilog\/mlp_l1_l1_weightsEe0_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightseOg.v",
      "impl\/verilog\/mlp_l1_l1_weightseOg_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsFfa.v",
      "impl\/verilog\/mlp_l1_l1_weightsFfa_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsfYi.v",
      "impl\/verilog\/mlp_l1_l1_weightsfYi_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsg8j.v",
      "impl\/verilog\/mlp_l1_l1_weightsg8j_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsGfk.v",
      "impl\/verilog\/mlp_l1_l1_weightsGfk_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightshbi.v",
      "impl\/verilog\/mlp_l1_l1_weightshbi_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsHfu.v",
      "impl\/verilog\/mlp_l1_l1_weightsHfu_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsibs.v",
      "impl\/verilog\/mlp_l1_l1_weightsibs_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsIfE.v",
      "impl\/verilog\/mlp_l1_l1_weightsIfE_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsjbC.v",
      "impl\/verilog\/mlp_l1_l1_weightsjbC_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsJfO.v",
      "impl\/verilog\/mlp_l1_l1_weightsJfO_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightskbM.v",
      "impl\/verilog\/mlp_l1_l1_weightskbM_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsKfY.v",
      "impl\/verilog\/mlp_l1_l1_weightsKfY_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightslbW.v",
      "impl\/verilog\/mlp_l1_l1_weightslbW_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsLf8.v",
      "impl\/verilog\/mlp_l1_l1_weightsLf8_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsmb6.v",
      "impl\/verilog\/mlp_l1_l1_weightsmb6_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsMgi.v",
      "impl\/verilog\/mlp_l1_l1_weightsMgi_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsncg.v",
      "impl\/verilog\/mlp_l1_l1_weightsncg_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsNgs.v",
      "impl\/verilog\/mlp_l1_l1_weightsNgs_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsocq.v",
      "impl\/verilog\/mlp_l1_l1_weightsocq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsOgC.v",
      "impl\/verilog\/mlp_l1_l1_weightsOgC_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightspcA.v",
      "impl\/verilog\/mlp_l1_l1_weightspcA_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsPgM.v",
      "impl\/verilog\/mlp_l1_l1_weightsPgM_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsqcK.v",
      "impl\/verilog\/mlp_l1_l1_weightsqcK_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsQgW.v",
      "impl\/verilog\/mlp_l1_l1_weightsQgW_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsrcU.v",
      "impl\/verilog\/mlp_l1_l1_weightsrcU_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsRg6.v",
      "impl\/verilog\/mlp_l1_l1_weightsRg6_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightssc4.v",
      "impl\/verilog\/mlp_l1_l1_weightssc4_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsShg.v",
      "impl\/verilog\/mlp_l1_l1_weightsShg_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightstde.v",
      "impl\/verilog\/mlp_l1_l1_weightstde_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsThq.v",
      "impl\/verilog\/mlp_l1_l1_weightsThq_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsudo.v",
      "impl\/verilog\/mlp_l1_l1_weightsudo_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsUhA.v",
      "impl\/verilog\/mlp_l1_l1_weightsUhA_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsvdy.v",
      "impl\/verilog\/mlp_l1_l1_weightsvdy_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsVhK.v",
      "impl\/verilog\/mlp_l1_l1_weightsVhK_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightswdI.v",
      "impl\/verilog\/mlp_l1_l1_weightswdI_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsWhU.v",
      "impl\/verilog\/mlp_l1_l1_weightsWhU_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsxdS.v",
      "impl\/verilog\/mlp_l1_l1_weightsxdS_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsXh4.v",
      "impl\/verilog\/mlp_l1_l1_weightsXh4_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsyd2.v",
      "impl\/verilog\/mlp_l1_l1_weightsyd2_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsYie.v",
      "impl\/verilog\/mlp_l1_l1_weightsYie_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightszec.v",
      "impl\/verilog\/mlp_l1_l1_weightszec_rom.dat",
      "impl\/verilog\/mlp_l1_l1_weightsZio.v",
      "impl\/verilog\/mlp_l1_l1_weightsZio_rom.dat",
      "impl\/verilog\/mlp_mac_muladd_8nd8N.v",
      "impl\/verilog\/mlp_mac_muladd_8nd9N.v",
      "impl\/verilog\/mlp_mac_muladd_8neaO.v",
      "impl\/verilog\/mlp_mac_muladd_8sebO.v",
      "impl\/verilog\/mlp_mux_1287_8_1_1.v",
      "impl\/verilog\/mlp_mux_1287_16_1_1.v",
      "impl\/verilog\/read_input.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/start_for_mlp_l1_U0.v",
      "impl\/verilog\/start_for_write_oecO.v",
      "impl\/verilog\/write_output.v",
      "impl\/verilog\/mlp.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mlp_v1_0\/data\/mlp.mdd",
      "impl\/misc\/drivers\/mlp_v1_0\/data\/mlp.tcl",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp.c",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp.h",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_hw.h",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_linux.c",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/pipelined_mlp\/hls\/solution1\/.autopilot\/db\/mlp.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/pipelined_mlp\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/pipelined_mlp\/hls\/solution1\/.debug\/mlp.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "128",
        "TKEEP": "16",
        "TLAST": "1",
        "TSTRB": "16"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlp",
      "Instances": [
        {
          "ModuleName": "mlp_l1",
          "InstanceName": "mlp_l1_U0"
        },
        {
          "ModuleName": "read_input",
          "InstanceName": "read_input_U0"
        },
        {
          "ModuleName": "write_output",
          "InstanceName": "write_output_U0"
        }
      ]
    },
    "Info": {
      "read_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_l1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_input": {
        "Latency": {
          "LatencyBest": "1667",
          "LatencyAvg": "1667",
          "LatencyWorst": "1667",
          "PipelineII": "1667",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.809"
        },
        "Loops": [{
            "Name": "load_sample",
            "TripCount": "49",
            "Latency": "1666",
            "PipelineII": "",
            "PipelineDepth": "34",
            "Loops": [{
                "Name": "load_sample.1",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "324",
          "LUT": "1374",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "mlp_l1": {
        "Latency": {
          "LatencyBest": "2741",
          "LatencyAvg": "2741",
          "LatencyWorst": "2741",
          "PipelineII": "2741",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.462"
        },
        "Loops": [
          {
            "Name": "memset_l1_out_buffer",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "l1_in_dataflow",
            "TripCount": "784",
            "Latency": "1568",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "l1_mat_mul_outer",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "l1_out_dataflow",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "128",
          "DSP48E": "128",
          "FF": "11354",
          "LUT": "93286",
          "URAM": "0"
        }
      },
      "write_output": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.885"
        },
        "Loops": [{
            "Name": "write_prediction",
            "TripCount": "5",
            "Latency": "35",
            "PipelineII": "",
            "PipelineDepth": "7",
            "Loops": [{
                "Name": "write_prediction.1",
                "TripCount": "2",
                "Latency": "4",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "126",
          "LUT": "1164",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "mlp": {
        "Latency": {
          "LatencyBest": "2743",
          "LatencyAvg": "2743",
          "LatencyWorst": "2743",
          "PipelineII": "2742",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.462"
        },
        "Area": {
          "BRAM_18K": "128",
          "DSP48E": "128",
          "FF": "11850",
          "LUT": "95930",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mlp",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-04 13:27:50 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
