/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  reg [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_40z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = ~((celloutsig_0_12z | 1'h0) & celloutsig_0_22z[1]);
  assign celloutsig_0_60z = ~((celloutsig_0_37z | celloutsig_0_36z[4]) & celloutsig_0_49z);
  assign celloutsig_0_37z = ~((celloutsig_0_15z | celloutsig_0_13z[13]) & (celloutsig_0_18z | celloutsig_0_22z[2]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z | celloutsig_1_2z[0]) & (celloutsig_1_6z | celloutsig_1_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_0z) & (celloutsig_0_4z | celloutsig_0_10z[5]));
  assign celloutsig_0_16z = ~((in_data[64] | celloutsig_0_1z[10]) & (in_data[44] | celloutsig_0_4z));
  assign celloutsig_0_99z = celloutsig_0_20z | ~(celloutsig_0_0z);
  assign celloutsig_1_15z = in_data[134] | ~(celloutsig_1_10z);
  assign celloutsig_0_0z = ~(in_data[79] ^ in_data[49]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[2] ^ celloutsig_0_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[2] ^ celloutsig_1_9z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_10z[0] ^ celloutsig_0_12z);
  assign celloutsig_0_25z = ~(celloutsig_0_13z[1] ^ celloutsig_0_16z);
  assign celloutsig_1_5z = { celloutsig_1_2z[4], celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[4:3] };
  assign celloutsig_0_9z = celloutsig_0_6z[7:2] <= in_data[66:61];
  assign celloutsig_1_19z = celloutsig_1_5z < { celloutsig_1_5z[2], celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_0_7z = celloutsig_0_1z[6] & ~(in_data[70]);
  assign celloutsig_0_98z = celloutsig_0_40z[8] & ~(celloutsig_0_60z);
  assign celloutsig_1_4z = celloutsig_1_3z[1] & ~(celloutsig_1_2z[3]);
  assign celloutsig_1_6z = in_data[109] & ~(celloutsig_1_3z[1]);
  assign celloutsig_1_10z = in_data[189] & ~(celloutsig_1_6z);
  assign celloutsig_0_12z = celloutsig_0_8z[0] & ~(celloutsig_0_10z[12]);
  assign celloutsig_0_15z = celloutsig_0_3z & ~(celloutsig_0_0z);
  assign celloutsig_1_2z = in_data[142:137] % { 1'h1, in_data[147:143] };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_12z } % { 1'h1, celloutsig_1_0z[6:1] };
  assign celloutsig_0_19z = in_data[14:9] % { 1'h1, celloutsig_0_10z[6:3], celloutsig_0_12z };
  assign celloutsig_0_36z[6:1] = { celloutsig_0_17z, celloutsig_0_27z[2:1], 1'h0, celloutsig_0_27z[2:1] } * { celloutsig_0_6z[6:3], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_1z[5], celloutsig_0_8z } != { celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_2z[4:2], celloutsig_0_12z } != { celloutsig_0_13z[3:1], celloutsig_0_11z };
  assign celloutsig_0_28z = { celloutsig_0_22z, celloutsig_0_24z } != { celloutsig_0_24z[1:0], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_2z >> { in_data[92:90], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[87:80], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } >> { celloutsig_0_2z[4], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[183:176] >> in_data[141:134];
  assign celloutsig_1_9z = celloutsig_1_0z[6:3] >> celloutsig_1_0z[4:1];
  assign celloutsig_0_2z = { celloutsig_0_1z[11:8], celloutsig_0_0z } >> celloutsig_0_1z[4:0];
  assign celloutsig_0_22z = celloutsig_0_13z[3:0] >> in_data[86:83];
  assign celloutsig_0_40z = { celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_36z[6:1], 1'h0, celloutsig_0_37z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_3z } << { celloutsig_0_30z[1], celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_28z };
  assign celloutsig_0_10z = { in_data[89:80], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z } << { celloutsig_0_5z[3:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_30z = celloutsig_0_10z[14:6] >>> { celloutsig_0_1z[7:0], celloutsig_0_11z };
  assign celloutsig_0_8z = celloutsig_0_5z >>> celloutsig_0_5z;
  assign celloutsig_0_13z = { in_data[78:75], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z } >>> { in_data[10], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[100:97] ^ in_data[134:131];
  assign celloutsig_0_1z = in_data[75:64] ^ in_data[79:68];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[0] & in_data[36]) | celloutsig_0_2z[1]);
  assign celloutsig_0_31z = ~((celloutsig_0_13z[8] & celloutsig_0_4z) | celloutsig_0_11z);
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_2z[4]) | celloutsig_0_9z);
  assign celloutsig_1_18z = ~((celloutsig_1_13z[5] & in_data[176]) | celloutsig_1_10z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_24z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_24z = celloutsig_0_19z[3:0];
  assign celloutsig_0_27z[2:1] = celloutsig_0_6z[1:0] ^ { celloutsig_0_5z[1], celloutsig_0_15z };
  assign celloutsig_0_27z[0] = 1'h0;
  assign celloutsig_0_36z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
