[09:13:53.068] <TB0>     INFO: *** Welcome to pxar ***
[09:13:53.068] <TB0>     INFO: *** Today: 2016/09/29
[09:13:53.075] <TB0>     INFO: *** Version: 47bc-dirty
[09:13:53.075] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C15.dat
[09:13:53.075] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:13:53.075] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//defaultMaskFile.dat
[09:13:53.076] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters_C15.dat
[09:13:53.149] <TB0>     INFO:         clk: 4
[09:13:53.149] <TB0>     INFO:         ctr: 4
[09:13:53.149] <TB0>     INFO:         sda: 19
[09:13:53.149] <TB0>     INFO:         tin: 9
[09:13:53.149] <TB0>     INFO:         level: 15
[09:13:53.149] <TB0>     INFO:         triggerdelay: 0
[09:13:53.149] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:13:53.149] <TB0>     INFO: Log level: DEBUG
[09:13:53.157] <TB0>     INFO: Found DTB DTB_WWXGRB
[09:13:53.168] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[09:13:53.171] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[09:13:53.174] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[09:13:54.727] <TB0>     INFO: DUT info: 
[09:13:54.727] <TB0>     INFO: The DUT currently contains the following objects:
[09:13:54.727] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:13:54.727] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[09:13:54.727] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[09:13:54.727] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:13:54.727] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.727] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.728] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:13:54.728] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:13:54.729] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:13:54.730] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:13:54.736] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[09:13:54.736] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28b2310
[09:13:54.736] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2824770
[09:13:54.736] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb9c1d94010
[09:13:54.736] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb9c7fff510
[09:13:54.736] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7fb9c1d94010
[09:13:54.737] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[09:13:54.738] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[09:13:54.738] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[09:13:54.738] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:13:55.138] <TB0>     INFO: enter 'restricted' command line mode
[09:13:55.138] <TB0>     INFO: enter test to run
[09:13:55.138] <TB0>     INFO:   test: FPIXTest no parameter change
[09:13:55.138] <TB0>     INFO:   running: fpixtest
[09:13:55.139] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:13:55.141] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:13:55.141] <TB0>     INFO: ######################################################################
[09:13:55.141] <TB0>     INFO: PixTestFPIXTest::doTest()
[09:13:55.141] <TB0>     INFO: ######################################################################
[09:13:55.145] <TB0>     INFO: ######################################################################
[09:13:55.145] <TB0>     INFO: PixTestPretest::doTest()
[09:13:55.145] <TB0>     INFO: ######################################################################
[09:13:55.148] <TB0>     INFO:    ----------------------------------------------------------------------
[09:13:55.148] <TB0>     INFO:    PixTestPretest::programROC() 
[09:13:55.148] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:13.165] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:14:13.165] <TB0>     INFO: IA differences per ROC:  16.9 16.9 19.3 16.9 18.5 20.1 18.5 19.3 16.9 19.3 17.7 18.5 18.5 16.9 20.9 19.3
[09:14:13.230] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:13.230] <TB0>     INFO:    PixTestPretest::checkIdig() 
[09:14:13.230] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:14.483] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[09:14:14.985] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[09:14:15.487] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[09:14:15.989] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[09:14:16.490] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[09:14:16.992] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[09:14:17.494] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[09:14:17.996] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[09:14:18.497] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[09:14:18.999] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[09:14:19.501] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[09:14:19.003] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[09:14:20.504] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[09:14:21.006] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[09:14:21.508] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[09:14:22.010] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[09:14:22.263] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 2.4 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 1.6 2.4 2.4 
[09:14:22.263] <TB0>     INFO: Test took 9035 ms.
[09:14:22.263] <TB0>     INFO: PixTestPretest::checkIdig() done.
[09:14:22.294] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:22.294] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:14:22.294] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:22.396] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[09:14:22.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.5188 mA
[09:14:22.598] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  93 Ia 24.7188 mA
[09:14:22.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  90 Ia 23.9188 mA
[09:14:22.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[09:14:22.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 23.9188 mA
[09:14:22.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.7188 mA
[09:14:23.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.1188 mA
[09:14:23.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.7188 mA
[09:14:23.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.9188 mA
[09:14:23.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[09:14:23.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 23.9188 mA
[09:14:23.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[09:14:23.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[09:14:23.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[09:14:23.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[09:14:24.017] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 23.9188 mA
[09:14:24.118] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[09:14:24.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.3188 mA
[09:14:24.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 23.9188 mA
[09:14:24.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[09:14:24.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[09:14:24.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.7188 mA
[09:14:24.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.7188 mA
[09:14:24.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.9188 mA
[09:14:24.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[09:14:25.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 25.5188 mA
[09:14:25.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  75 Ia 23.1188 mA
[09:14:25.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  80 Ia 23.9188 mA
[09:14:25.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[09:14:25.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[09:14:25.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[09:14:25.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.5188 mA
[09:14:25.733] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  93 Ia 23.9188 mA
[09:14:25.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.5188 mA
[09:14:25.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  70 Ia 23.9188 mA
[09:14:26.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9188 mA
[09:14:26.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  90
[09:14:26.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[09:14:26.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[09:14:26.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[09:14:26.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[09:14:26.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[09:14:26.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  83
[09:14:26.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[09:14:26.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  93
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  70
[09:14:26.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[09:14:27.902] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[09:14:27.902] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.1  19.3  20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3  20.1  19.3  19.3
[09:14:27.940] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:27.940] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[09:14:27.940] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:28.078] <TB0>     INFO: Expecting 231680 events.
[09:14:36.140] <TB0>     INFO: 231680 events read in total (7345ms).
[09:14:36.298] <TB0>     INFO: Test took 8354ms.
[09:14:36.500] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 60
[09:14:36.504] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 59
[09:14:36.508] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 58
[09:14:36.512] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 116 and Delta(CalDel) = 61
[09:14:36.516] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 62
[09:14:36.520] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 105 and Delta(CalDel) = 59
[09:14:36.524] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 58
[09:14:36.528] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 63
[09:14:36.532] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 58
[09:14:36.536] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 82 and Delta(CalDel) = 59
[09:14:36.540] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 71 and Delta(CalDel) = 62
[09:14:36.543] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 60
[09:14:36.547] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 61
[09:14:36.550] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 58
[09:14:36.553] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 68
[09:14:36.557] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 104 and Delta(CalDel) = 63
[09:14:36.597] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:14:36.631] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:36.631] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:14:36.631] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:36.767] <TB0>     INFO: Expecting 231680 events.
[09:14:44.863] <TB0>     INFO: 231680 events read in total (7381ms).
[09:14:44.868] <TB0>     INFO: Test took 8233ms.
[09:14:44.893] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 29.5
[09:14:45.205] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[09:14:45.209] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[09:14:45.212] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 30
[09:14:45.217] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[09:14:45.220] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[09:14:45.224] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28
[09:14:45.227] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[09:14:45.231] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[09:14:45.235] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[09:14:45.238] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[09:14:45.242] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[09:14:45.245] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[09:14:45.249] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[09:14:45.253] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 174 +/- 33
[09:14:45.257] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30.5
[09:14:45.292] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:14:45.292] <TB0>     INFO: CalDel:      118   119   128   116   138   116   118   142   124   126   153   123   126   113   174   135
[09:14:45.292] <TB0>     INFO: VthrComp:     51    53    51    51    51    51    51    51    51    51    51    51    51    51    51    54
[09:14:45.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C0.dat
[09:14:45.296] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C1.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C2.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C3.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C4.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C5.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C6.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C7.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C8.dat
[09:14:45.297] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C9.dat
[09:14:45.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C10.dat
[09:14:45.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C11.dat
[09:14:45.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C12.dat
[09:14:45.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C13.dat
[09:14:45.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C14.dat
[09:14:45.298] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:45.298] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:14:45.298] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:45.298] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[09:14:45.298] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:14:45.384] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:14:45.384] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:14:45.384] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:14:45.384] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:14:45.387] <TB0>     INFO: ######################################################################
[09:14:45.387] <TB0>     INFO: PixTestTiming::doTest()
[09:14:45.387] <TB0>     INFO: ######################################################################
[09:14:45.387] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:45.387] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[09:14:45.387] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:45.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:14:47.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:14:49.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:14:51.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:14:54.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:14:56.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:14:58.652] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:15:00.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:15:03.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:15:05.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:15:07.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:15:10.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:15:12.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:15:14.567] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:15:16.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:15:19.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:15:21.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:15:26.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:15:28.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:15:30.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:15:32.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:15:35.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:15:37.479] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:15:39.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:15:42.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:15:43.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:15:45.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:15:49.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:15:51.302] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:15:52.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:15:54.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:15:55.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:15:57.394] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:15:58.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:16:00.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:16:01.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:16:03.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:16:04.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:16:06.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:16:08.044] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:16:09.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:16:11.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:16:14.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:16:16.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:16:18.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:16:20.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:16:23.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:16:25.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:16:26.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:16:29.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:16:31.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:16:33.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:16:36.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:16:38.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:16:40.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:16:42.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:16:44.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:16:46.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:16:49.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:16:51.442] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:16:53.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:16:55.989] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:16:58.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:17:00.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:17:02.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:17:05.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:17:07.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:17:09.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:17:11.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:17:14.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:17:16.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:17:18.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:17:31.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:17:33.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:17:35.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:17:37.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:17:40.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:17:42.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:17:44.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:17:46.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:17:49.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:17:50.789] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:17:52.310] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:17:53.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:17:55.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:17:56.874] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:17:58.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:17:59.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:18:01.442] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:18:02.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:18:06.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:18:19.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:18:23.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:18:27.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:18:30.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:18:34.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:18:38.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:18:39.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:18:41.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:18:42.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:18:44.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:18:45.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:18:47.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:18:48.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:18:50.476] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:18:52.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:18:55.023] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:18:57.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:18:59.570] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:19:01.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:19:04.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:19:06.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:19:08.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:19:10.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:19:13.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:19:15.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:19:17.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:19:20.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:19:22.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:19:38.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:19:41.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:19:43.419] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:19:45.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:19:47.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:19:50.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:19:52.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:19:54.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:19:57.060] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:19:59.717] <TB0>     INFO: TBM Phase Settings: 232
[09:19:59.718] <TB0>     INFO: 400MHz Phase: 2
[09:19:59.718] <TB0>     INFO: 160MHz Phase: 7
[09:19:59.718] <TB0>     INFO: Functional Phase Area: 5
[09:19:59.720] <TB0>     INFO: Test took 314333 ms.
[09:19:59.720] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:19:59.721] <TB0>     INFO:    ----------------------------------------------------------------------
[09:19:59.721] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[09:19:59.721] <TB0>     INFO:    ----------------------------------------------------------------------
[09:19:59.721] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:20:02.930] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:20:05.202] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:20:07.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:20:09.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:20:12.021] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:20:14.105] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:20:16.376] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:20:19.400] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:20:20.919] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:20:22.440] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:20:23.960] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:20:25.480] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:20:26.000] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:20:28.520] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:20:30.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:20:31.561] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:20:33.081] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:20:34.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:20:36.874] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:20:39.147] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:20:41.420] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:20:43.694] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:20:45.968] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:20:47.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:20:49.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:20:50.528] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:20:52.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:20:55.074] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:20:57.347] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:20:59.620] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:21:01.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:21:03.414] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:21:04.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:21:06.454] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:21:08.727] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:21:10.000] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:21:13.277] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:21:15.550] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:21:17.825] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:21:19.344] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:21:20.864] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:21:22.385] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:21:24.657] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:21:26.931] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:21:29.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:21:31.479] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:21:33.752] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:21:35.272] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:21:36.792] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:21:38.312] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:21:40.585] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:21:42.859] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:21:45.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:21:47.406] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:21:49.679] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:21:51.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:21:52.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:21:54.239] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:21:55.758] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:21:57.278] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:21:58.797] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:22:00.317] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:22:01.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:22:03.739] <TB0>     INFO: ROC Delay Settings: 228
[09:22:03.739] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[09:22:03.739] <TB0>     INFO: ROC Port 0 Delay: 4
[09:22:03.739] <TB0>     INFO: ROC Port 1 Delay: 4
[09:22:03.739] <TB0>     INFO: Functional ROC Area: 5
[09:22:03.742] <TB0>     INFO: Test took 124021 ms.
[09:22:03.742] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[09:22:03.743] <TB0>     INFO:    ----------------------------------------------------------------------
[09:22:03.743] <TB0>     INFO:    PixTestTiming::TimingTest()
[09:22:03.743] <TB0>     INFO:    ----------------------------------------------------------------------
[09:22:04.882] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 483b 4838 483b 4838 4838 4839 4839 4838 e062 c000 a101 80b1 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 
[09:22:04.882] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4838 4838 4838 4838 4839 4838 4839 4839 e022 c000 a102 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 
[09:22:04.882] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4838 4838 4838 4838 4838 4839 4838 4839 e022 c000 a103 8000 4838 4838 4839 4838 4838 4838 4838 4838 e022 c000 
[09:22:04.882] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:22:19.137] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:19.138] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:22:33.330] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:33.330] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:22:47.537] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:47.537] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:23:01.752] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:01.752] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:23:15.766] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:15.766] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:23:29.799] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:29.799] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:23:43.792] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:43.792] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:23:57.895] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:57.895] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:24:11.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:11.999] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:24:26.009] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:26.389] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:26.404] <TB0>     INFO: Decoding statistics:
[09:24:26.404] <TB0>     INFO:   General information:
[09:24:26.404] <TB0>     INFO: 	 16bit words read:         240000000
[09:24:26.404] <TB0>     INFO: 	 valid events total:       20000000
[09:24:26.404] <TB0>     INFO: 	 empty events:             20000000
[09:24:26.404] <TB0>     INFO: 	 valid events with pixels: 0
[09:24:26.404] <TB0>     INFO: 	 valid pixel hits:         0
[09:24:26.404] <TB0>     INFO:   Event errors: 	           0
[09:24:26.404] <TB0>     INFO: 	 start marker:             0
[09:24:26.404] <TB0>     INFO: 	 stop marker:              0
[09:24:26.404] <TB0>     INFO: 	 overflow:                 0
[09:24:26.404] <TB0>     INFO: 	 invalid 5bit words:       0
[09:24:26.404] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[09:24:26.404] <TB0>     INFO:   TBM errors: 		           0
[09:24:26.404] <TB0>     INFO: 	 flawed TBM headers:       0
[09:24:26.404] <TB0>     INFO: 	 flawed TBM trailers:      0
[09:24:26.404] <TB0>     INFO: 	 event ID mismatches:      0
[09:24:26.404] <TB0>     INFO:   ROC errors: 		           0
[09:24:26.405] <TB0>     INFO: 	 missing ROC header(s):    0
[09:24:26.405] <TB0>     INFO: 	 misplaced readback start: 0
[09:24:26.405] <TB0>     INFO:   Pixel decoding errors:	   0
[09:24:26.405] <TB0>     INFO: 	 pixel data incomplete:    0
[09:24:26.405] <TB0>     INFO: 	 pixel address:            0
[09:24:26.405] <TB0>     INFO: 	 pulse height fill bit:    0
[09:24:26.405] <TB0>     INFO: 	 buffer corruption:        0
[09:24:26.405] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.405] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:24:26.405] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.405] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.405] <TB0>     INFO:    Read back bit status: 1
[09:24:26.405] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.405] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.405] <TB0>     INFO:    Timings are good!
[09:24:26.405] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.405] <TB0>     INFO: Test took 142663 ms.
[09:24:26.405] <TB0>     INFO: PixTestTiming::TimingTest() done.
[09:24:26.405] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:24:26.405] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:24:26.405] <TB0>     INFO: PixTestTiming::doTest took 581021 ms.
[09:24:26.405] <TB0>     INFO: PixTestTiming::doTest() done
[09:24:26.405] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:24:26.405] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[09:24:26.406] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[09:24:26.406] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[09:24:26.406] <TB0>     INFO: Write out ROCDelayScan3_V0
[09:24:26.406] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[09:24:26.406] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:24:26.757] <TB0>     INFO: ######################################################################
[09:24:26.757] <TB0>     INFO: PixTestAlive::doTest()
[09:24:26.758] <TB0>     INFO: ######################################################################
[09:24:26.760] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.760] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:24:26.760] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:26.762] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:24:27.107] <TB0>     INFO: Expecting 41600 events.
[09:24:31.188] <TB0>     INFO: 41600 events read in total (3366ms).
[09:24:31.189] <TB0>     INFO: Test took 4427ms.
[09:24:31.196] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:31.197] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:24:31.197] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:24:31.571] <TB0>     INFO: PixTestAlive::aliveTest() done
[09:24:31.571] <TB0>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    1    0    0    0    0    0    0    0    0    1
[09:24:31.571] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    1    0    0    0    0    1    0    0    0    0    0    0    0    0    1
[09:24:31.574] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:31.574] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:24:31.574] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:31.575] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:24:31.918] <TB0>     INFO: Expecting 41600 events.
[09:24:34.874] <TB0>     INFO: 41600 events read in total (2241ms).
[09:24:34.875] <TB0>     INFO: Test took 3300ms.
[09:24:34.875] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:34.875] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:24:34.875] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:24:34.875] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:24:35.281] <TB0>     INFO: PixTestAlive::maskTest() done
[09:24:35.281] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:24:35.284] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:35.284] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:24:35.284] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:35.285] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:24:35.630] <TB0>     INFO: Expecting 41600 events.
[09:24:39.704] <TB0>     INFO: 41600 events read in total (3359ms).
[09:24:39.705] <TB0>     INFO: Test took 4420ms.
[09:24:39.713] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:39.713] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:24:39.713] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:24:40.092] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[09:24:40.092] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:24:40.092] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:24:40.092] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[09:24:40.100] <TB0>     INFO: ######################################################################
[09:24:40.100] <TB0>     INFO: PixTestTrim::doTest()
[09:24:40.100] <TB0>     INFO: ######################################################################
[09:24:40.103] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:40.103] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:24:40.103] <TB0>     INFO:    ----------------------------------------------------------------------
[09:24:40.179] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:24:40.179] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:24:40.192] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:24:40.192] <TB0>     INFO:     run 1 of 1
[09:24:40.192] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:24:40.534] <TB0>     INFO: Expecting 5025280 events.
[09:25:25.459] <TB0>     INFO: 1418248 events read in total (44210ms).
[09:26:09.463] <TB0>     INFO: 2822560 events read in total (88214ms).
[09:26:52.013] <TB0>     INFO: 4238592 events read in total (130765ms).
[09:27:16.895] <TB0>     INFO: 5025280 events read in total (155646ms).
[09:27:16.934] <TB0>     INFO: Test took 156742ms.
[09:27:16.990] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:17.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:27:18.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:27:19.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:27:21.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:27:22.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:27:23.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:27:25.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:27:26.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:27:27.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:27:29.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:27:30.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:27:31.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:27:33.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:27:34.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:27:36.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:27:37.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:27:38.711] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236036096
[09:27:38.714] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5279 minThrLimit = 99.5177 minThrNLimit = 121.555 -> result = 99.5279 -> 99
[09:27:38.715] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.511 minThrLimit = 101.48 minThrNLimit = 124.151 -> result = 101.511 -> 101
[09:27:38.715] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5645 minThrLimit = 88.4624 minThrNLimit = 111.972 -> result = 88.5645 -> 88
[09:27:38.716] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.931 minThrLimit = 102.899 minThrNLimit = 126.932 -> result = 102.931 -> 102
[09:27:38.716] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2938 minThrLimit = 98.2924 minThrNLimit = 120.321 -> result = 98.2938 -> 98
[09:27:38.716] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.736 minThrLimit = 104.72 minThrNLimit = 130.103 -> result = 104.736 -> 104
[09:27:38.717] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.979 minThrLimit = 91.9527 minThrNLimit = 115.652 -> result = 91.979 -> 91
[09:27:38.717] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3752 minThrLimit = 97.3546 minThrNLimit = 115.632 -> result = 97.3752 -> 97
[09:27:38.717] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.495 minThrLimit = 90.4903 minThrNLimit = 113.602 -> result = 90.495 -> 90
[09:27:38.718] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.621 minThrLimit = 100.619 minThrNLimit = 123.513 -> result = 100.621 -> 100
[09:27:38.718] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4146 minThrLimit = 88.3604 minThrNLimit = 107.393 -> result = 88.4146 -> 88
[09:27:38.719] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0651 minThrLimit = 96.0494 minThrNLimit = 119.392 -> result = 96.0651 -> 96
[09:27:38.719] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.105 minThrLimit = 101.989 minThrNLimit = 118.968 -> result = 102.105 -> 102
[09:27:38.719] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4975 minThrLimit = 95.4911 minThrNLimit = 117.519 -> result = 95.4975 -> 95
[09:27:38.720] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5861 minThrLimit = 87.576 minThrNLimit = 108.865 -> result = 87.5861 -> 87
[09:27:38.720] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.448 minThrLimit = 108.276 minThrNLimit = 130.085 -> result = 108.448 -> 108
[09:27:38.720] <TB0>     INFO: ROC 0 VthrComp = 99
[09:27:38.720] <TB0>     INFO: ROC 1 VthrComp = 101
[09:27:38.721] <TB0>     INFO: ROC 2 VthrComp = 88
[09:27:38.721] <TB0>     INFO: ROC 3 VthrComp = 102
[09:27:38.721] <TB0>     INFO: ROC 4 VthrComp = 98
[09:27:38.721] <TB0>     INFO: ROC 5 VthrComp = 104
[09:27:38.722] <TB0>     INFO: ROC 6 VthrComp = 91
[09:27:38.722] <TB0>     INFO: ROC 7 VthrComp = 97
[09:27:38.722] <TB0>     INFO: ROC 8 VthrComp = 90
[09:27:38.722] <TB0>     INFO: ROC 9 VthrComp = 100
[09:27:38.723] <TB0>     INFO: ROC 10 VthrComp = 88
[09:27:38.723] <TB0>     INFO: ROC 11 VthrComp = 96
[09:27:38.723] <TB0>     INFO: ROC 12 VthrComp = 102
[09:27:38.723] <TB0>     INFO: ROC 13 VthrComp = 95
[09:27:38.723] <TB0>     INFO: ROC 14 VthrComp = 87
[09:27:38.723] <TB0>     INFO: ROC 15 VthrComp = 108
[09:27:38.723] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:27:38.723] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:27:38.735] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:27:38.735] <TB0>     INFO:     run 1 of 1
[09:27:38.735] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:27:39.082] <TB0>     INFO: Expecting 5025280 events.
[09:28:14.605] <TB0>     INFO: 887360 events read in total (34809ms).
[09:28:49.656] <TB0>     INFO: 1773216 events read in total (69860ms).
[09:29:25.188] <TB0>     INFO: 2658760 events read in total (105392ms).
[09:30:00.391] <TB0>     INFO: 3536080 events read in total (140595ms).
[09:30:33.627] <TB0>     INFO: 4408736 events read in total (173832ms).
[09:30:58.468] <TB0>     INFO: 5025280 events read in total (198672ms).
[09:30:58.540] <TB0>     INFO: Test took 199805ms.
[09:30:58.718] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:59.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:31:00.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:31:02.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:31:03.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:31:05.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:31:07.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:31:08.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:31:10.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:31:11.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:31:13.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:31:14.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:31:16.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:31:17.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:31:19.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:31:21.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:31:22.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:31:24.335] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238866432
[09:31:24.338] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.2691 for pixel 24/19 mean/min/max = 44.7373/32.1652/57.3093
[09:31:24.339] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.362 for pixel 20/3 mean/min/max = 46.6209/31.3806/61.8612
[09:31:24.339] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.394 for pixel 7/77 mean/min/max = 45.7763/34.0371/57.5155
[09:31:24.339] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.6508 for pixel 15/2 mean/min/max = 47.6912/32.7232/62.6592
[09:31:24.340] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.1298 for pixel 6/1 mean/min/max = 47.4645/30.7542/64.1748
[09:31:24.340] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.2583 for pixel 14/1 mean/min/max = 47.6066/34.8441/60.3691
[09:31:24.341] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.6055 for pixel 22/64 mean/min/max = 45.8019/33.9932/57.6106
[09:31:24.341] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.1642 for pixel 51/3 mean/min/max = 44.8491/32.3977/57.3005
[09:31:24.341] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.576 for pixel 1/0 mean/min/max = 46.024/33.4022/58.6458
[09:31:24.342] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1955 for pixel 20/74 mean/min/max = 44.4392/31.9693/56.9091
[09:31:24.342] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.3391 for pixel 15/18 mean/min/max = 45.8486/34.2673/57.4299
[09:31:24.342] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.2783 for pixel 15/9 mean/min/max = 45.4147/31.3774/59.452
[09:31:24.343] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.9025 for pixel 22/4 mean/min/max = 45.0756/32.139/58.0122
[09:31:24.343] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.3323 for pixel 45/5 mean/min/max = 45.2299/32.9335/57.5262
[09:31:24.343] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.1922 for pixel 0/18 mean/min/max = 44.4214/32.5653/56.2775
[09:31:24.344] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.2939 for pixel 0/54 mean/min/max = 47.6851/35.0107/60.3595
[09:31:24.344] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:31:24.475] <TB0>     INFO: Expecting 411648 events.
[09:31:32.180] <TB0>     INFO: 411648 events read in total (6990ms).
[09:31:32.187] <TB0>     INFO: Expecting 411648 events.
[09:31:39.827] <TB0>     INFO: 411648 events read in total (6979ms).
[09:31:39.835] <TB0>     INFO: Expecting 411648 events.
[09:31:47.432] <TB0>     INFO: 411648 events read in total (6934ms).
[09:31:47.444] <TB0>     INFO: Expecting 411648 events.
[09:31:54.938] <TB0>     INFO: 411648 events read in total (6839ms).
[09:31:54.951] <TB0>     INFO: Expecting 411648 events.
[09:32:02.376] <TB0>     INFO: 411648 events read in total (6763ms).
[09:32:02.392] <TB0>     INFO: Expecting 411648 events.
[09:32:09.857] <TB0>     INFO: 411648 events read in total (6807ms).
[09:32:09.874] <TB0>     INFO: Expecting 411648 events.
[09:32:17.321] <TB0>     INFO: 411648 events read in total (6787ms).
[09:32:17.342] <TB0>     INFO: Expecting 411648 events.
[09:32:24.944] <TB0>     INFO: 411648 events read in total (6949ms).
[09:32:24.966] <TB0>     INFO: Expecting 411648 events.
[09:32:32.607] <TB0>     INFO: 411648 events read in total (6988ms).
[09:32:32.632] <TB0>     INFO: Expecting 411648 events.
[09:32:40.208] <TB0>     INFO: 411648 events read in total (6930ms).
[09:32:40.235] <TB0>     INFO: Expecting 411648 events.
[09:32:47.858] <TB0>     INFO: 411648 events read in total (6979ms).
[09:32:47.888] <TB0>     INFO: Expecting 411648 events.
[09:32:55.567] <TB0>     INFO: 411648 events read in total (7035ms).
[09:32:55.600] <TB0>     INFO: Expecting 411648 events.
[09:33:03.149] <TB0>     INFO: 411648 events read in total (6910ms).
[09:33:03.186] <TB0>     INFO: Expecting 411648 events.
[09:33:10.762] <TB0>     INFO: 411648 events read in total (6940ms).
[09:33:10.799] <TB0>     INFO: Expecting 411648 events.
[09:33:18.393] <TB0>     INFO: 411648 events read in total (6958ms).
[09:33:18.433] <TB0>     INFO: Expecting 411648 events.
[09:33:26.085] <TB0>     INFO: 411648 events read in total (7015ms).
[09:33:26.126] <TB0>     INFO: Test took 121782ms.
[09:33:26.623] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1517 < 35 for itrim = 104; old thr = 33.8324 ... break
[09:33:26.656] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7852 < 35 for itrim+1 = 103; old thr = 34.639 ... break
[09:33:26.696] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1418 < 35 for itrim = 107; old thr = 34.2463 ... break
[09:33:26.729] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9181 < 35 for itrim+1 = 111; old thr = 34.9451 ... break
[09:33:26.761] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1738 < 35 for itrim = 117; old thr = 34.7805 ... break
[09:33:26.792] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3658 < 35 for itrim = 99; old thr = 34.2441 ... break
[09:33:26.830] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 101; old thr = 33.8273 ... break
[09:33:26.857] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9002 < 35 for itrim+1 = 92; old thr = 34.6639 ... break
[09:33:26.892] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4408 < 35 for itrim = 106; old thr = 33.5585 ... break
[09:33:26.927] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1167 < 35 for itrim = 99; old thr = 32.694 ... break
[09:33:26.954] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 101; old thr = 33.4654 ... break
[09:33:26.991] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5535 < 35 for itrim+1 = 102; old thr = 34.5389 ... break
[09:33:27.017] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1641 < 35 for itrim = 105; old thr = 33.5968 ... break
[09:33:27.054] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3063 < 35 for itrim = 99; old thr = 34.527 ... break
[09:33:27.080] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1572 < 35 for itrim = 89; old thr = 34.5326 ... break
[09:33:27.105] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6451 < 35 for itrim+1 = 110; old thr = 34.3705 ... break
[09:33:27.181] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:33:27.191] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:33:27.191] <TB0>     INFO:     run 1 of 1
[09:33:27.191] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:33:27.538] <TB0>     INFO: Expecting 5025280 events.
[09:34:03.215] <TB0>     INFO: 869384 events read in total (34962ms).
[09:34:38.297] <TB0>     INFO: 1737912 events read in total (70044ms).
[09:35:13.555] <TB0>     INFO: 2606640 events read in total (105302ms).
[09:35:48.498] <TB0>     INFO: 3466160 events read in total (140245ms).
[09:36:21.365] <TB0>     INFO: 4320912 events read in total (173113ms).
[09:36:50.015] <TB0>     INFO: 5025280 events read in total (201762ms).
[09:36:50.096] <TB0>     INFO: Test took 202905ms.
[09:36:50.277] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:50.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:36:52.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:36:53.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:36:55.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:36:56.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:36:58.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:36:59.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:37:01.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:37:02.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:37:04.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:37:05.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:37:07.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:37:08.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:37:10.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:37:12.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:37:13.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:37:15.183] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323608576
[09:37:15.184] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.252312 .. 255.000000
[09:37:15.259] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 255 (-1/-1) hits flags = 528 (plus default)
[09:37:15.268] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:37:15.268] <TB0>     INFO:     run 1 of 1
[09:37:15.268] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:37:15.611] <TB0>     INFO: Expecting 8286720 events.
[09:37:49.310] <TB0>     INFO: 815000 events read in total (32980ms).
[09:38:23.162] <TB0>     INFO: 1630312 events read in total (66832ms).
[09:38:57.146] <TB0>     INFO: 2445432 events read in total (100816ms).
[09:39:30.071] <TB0>     INFO: 3260880 events read in total (133741ms).
[09:40:03.818] <TB0>     INFO: 4076360 events read in total (167488ms).
[09:40:37.770] <TB0>     INFO: 4891096 events read in total (201440ms).
[09:41:11.673] <TB0>     INFO: 5704720 events read in total (235343ms).
[09:41:45.606] <TB0>     INFO: 6517584 events read in total (269276ms).
[09:42:18.179] <TB0>     INFO: 7329920 events read in total (301849ms).
[09:42:51.424] <TB0>     INFO: 8142144 events read in total (335094ms).
[09:42:57.643] <TB0>     INFO: 8286720 events read in total (341314ms).
[09:42:57.746] <TB0>     INFO: Test took 342479ms.
[09:42:58.079] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:58.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:43:00.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:43:02.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:43:04.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:43:06.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:07.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:09.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:11.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:13.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:15.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:17.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:19.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:20.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:22.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:24.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:26.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:28.333] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268173312
[09:43:28.414] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.079766 .. 61.886233
[09:43:28.491] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 71 (-1/-1) hits flags = 528 (plus default)
[09:43:28.501] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:28.501] <TB0>     INFO:     run 1 of 1
[09:43:28.501] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:28.846] <TB0>     INFO: Expecting 2196480 events.
[09:44:06.020] <TB0>     INFO: 1027632 events read in total (36459ms).
[09:44:44.078] <TB0>     INFO: 2053552 events read in total (74517ms).
[09:44:49.677] <TB0>     INFO: 2196480 events read in total (80116ms).
[09:44:49.698] <TB0>     INFO: Test took 81197ms.
[09:44:49.756] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:49.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:51.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:52.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:53.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:54.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:55.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:56.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:57.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:58.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:45:00.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:45:01.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:45:02.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:03.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:04.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:45:05.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:45:06.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:45:07.932] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263569408
[09:45:08.013] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.954172 .. 61.886233
[09:45:08.089] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 71 (-1/-1) hits flags = 528 (plus default)
[09:45:08.098] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:45:08.098] <TB0>     INFO:     run 1 of 1
[09:45:08.099] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:45:08.441] <TB0>     INFO: Expecting 2129920 events.
[09:45:46.779] <TB0>     INFO: 1014272 events read in total (37623ms).
[09:46:24.035] <TB0>     INFO: 2027048 events read in total (74879ms).
[09:46:28.253] <TB0>     INFO: 2129920 events read in total (79098ms).
[09:46:28.280] <TB0>     INFO: Test took 80182ms.
[09:46:28.339] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:28.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:46:29.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:46:30.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:46:31.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:46:32.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:46:33.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:46:35.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:46:36.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:46:37.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:46:38.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:46:39.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:46:40.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:46:41.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:46:42.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:46:43.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:46:44.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:46:46.101] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 410972160
[09:46:46.183] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.858682 .. 61.886233
[09:46:46.257] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 71 (-1/-1) hits flags = 528 (plus default)
[09:46:46.269] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:46:46.269] <TB0>     INFO:     run 1 of 1
[09:46:46.269] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:46:46.613] <TB0>     INFO: Expecting 2063360 events.
[09:47:23.473] <TB0>     INFO: 1001624 events read in total (36145ms).
[09:48:00.862] <TB0>     INFO: 2002696 events read in total (73535ms).
[09:48:03.550] <TB0>     INFO: 2063360 events read in total (76223ms).
[09:48:03.576] <TB0>     INFO: Test took 77308ms.
[09:48:03.635] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:48:03.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:48:04.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:48:05.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:48:07.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:48:08.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:48:09.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:48:10.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:48:11.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:48:12.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:48:13.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:48:14.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:48:15.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:48:16.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:48:18.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:48:19.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:48:20.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:48:21.303] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416301056
[09:48:21.387] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:48:21.387] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:48:21.398] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:48:21.398] <TB0>     INFO:     run 1 of 1
[09:48:21.398] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:48:21.742] <TB0>     INFO: Expecting 1364480 events.
[09:49:01.667] <TB0>     INFO: 1075320 events read in total (39210ms).
[09:49:12.634] <TB0>     INFO: 1364480 events read in total (50177ms).
[09:49:12.653] <TB0>     INFO: Test took 51256ms.
[09:49:12.692] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:12.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:49:13.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:49:14.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:49:15.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:49:16.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:49:17.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:49:18.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:49:19.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:49:20.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:49:21.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:49:22.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:49:23.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:49:24.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:49:25.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:49:26.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:49:27.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:49:28.289] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418373632
[09:49:28.323] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C0.dat
[09:49:28.323] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C1.dat
[09:49:28.323] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C2.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C3.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C4.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C5.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C6.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C7.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C8.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C9.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C10.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C11.dat
[09:49:28.324] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C12.dat
[09:49:28.325] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C13.dat
[09:49:28.325] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C14.dat
[09:49:28.325] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C15.dat
[09:49:28.325] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C0.dat
[09:49:28.332] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C1.dat
[09:49:28.339] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C2.dat
[09:49:28.345] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C3.dat
[09:49:28.352] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C4.dat
[09:49:28.359] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C5.dat
[09:49:28.365] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C6.dat
[09:49:28.372] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C7.dat
[09:49:28.379] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C8.dat
[09:49:28.385] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C9.dat
[09:49:28.392] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C10.dat
[09:49:28.399] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C11.dat
[09:49:28.406] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C12.dat
[09:49:28.413] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C13.dat
[09:49:28.419] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C14.dat
[09:49:28.426] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C15.dat
[09:49:28.433] <TB0>     INFO: PixTestTrim::trimTest() done
[09:49:28.433] <TB0>     INFO: vtrim:     104 103 107 111 117  99 101  92 106  99 101 102 105  99  89 110 
[09:49:28.433] <TB0>     INFO: vthrcomp:   99 101  88 102  98 104  91  97  90 100  88  96 102  95  87 108 
[09:49:28.433] <TB0>     INFO: vcal mean:  34.94  34.93  34.95  34.96  34.92  34.99  34.96  34.96  34.98  34.95  34.97  34.97  34.96  34.95  34.92  34.97 
[09:49:28.433] <TB0>     INFO: vcal RMS:    0.83   1.07   0.81   0.88   1.09   0.84   0.94   0.85   0.82   0.85   0.83   0.87   0.90   0.82   0.78   1.04 
[09:49:28.433] <TB0>     INFO: bits mean:   9.86   9.33   9.28   9.15   9.49   8.53   9.02   9.43   9.03   9.92   9.79   9.71   9.77   9.36   9.69   8.86 
[09:49:28.433] <TB0>     INFO: bits RMS:    2.66   2.76   2.53   2.64   2.71   2.62   2.65   2.79   2.74   2.62   2.30   2.75   2.64   2.71   2.67   2.46 
[09:49:28.443] <TB0>     INFO:    ----------------------------------------------------------------------
[09:49:28.443] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:49:28.443] <TB0>     INFO:    ----------------------------------------------------------------------
[09:49:28.446] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:49:28.446] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:49:28.456] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:49:28.456] <TB0>     INFO:     run 1 of 1
[09:49:28.456] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:49:28.800] <TB0>     INFO: Expecting 4160000 events.
[09:50:16.180] <TB0>     INFO: 1182715 events read in total (46665ms).
[09:51:02.904] <TB0>     INFO: 2351930 events read in total (93389ms).
[09:51:49.545] <TB0>     INFO: 3509480 events read in total (140030ms).
[09:52:15.998] <TB0>     INFO: 4160000 events read in total (166483ms).
[09:52:16.051] <TB0>     INFO: Test took 167595ms.
[09:52:16.162] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:16.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:52:18.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:52:20.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:52:21.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:52:23.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:52:25.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:52:27.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:52:29.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:52:31.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:52:33.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:52:35.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:52:37.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:52:38.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:52:40.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:52:42.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:52:44.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:52:46.498] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418381824
[09:52:46.499] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:52:46.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:52:46.573] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[09:52:46.583] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:52:46.584] <TB0>     INFO:     run 1 of 1
[09:52:46.584] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:52:46.927] <TB0>     INFO: Expecting 3744000 events.
[09:53:33.374] <TB0>     INFO: 1198715 events read in total (45732ms).
[09:54:20.504] <TB0>     INFO: 2382180 events read in total (92862ms).
[09:55:06.644] <TB0>     INFO: 3555815 events read in total (139003ms).
[09:55:14.133] <TB0>     INFO: 3744000 events read in total (146491ms).
[09:55:14.176] <TB0>     INFO: Test took 147592ms.
[09:55:14.273] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:55:14.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:55:16.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:55:18.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:55:19.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:55:21.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:55:23.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:55:25.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:55:27.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:55:28.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:55:30.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:55:32.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:55:34.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:55:35.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:55:37.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:55:39.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:55:41.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:55:42.896] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418381824
[09:55:42.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:55:42.971] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:55:42.971] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[09:55:42.983] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:55:42.984] <TB0>     INFO:     run 1 of 1
[09:55:42.984] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:55:43.330] <TB0>     INFO: Expecting 3473600 events.
[09:56:31.165] <TB0>     INFO: 1254855 events read in total (47120ms).
[09:57:19.159] <TB0>     INFO: 2488635 events read in total (95114ms).
[09:57:57.104] <TB0>     INFO: 3473600 events read in total (133059ms).
[09:57:57.142] <TB0>     INFO: Test took 134158ms.
[09:57:57.223] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:57.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:57:59.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:58:00.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:58:02.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:58:04.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:58:05.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:58:07.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:58:09.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:58:10.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:58:12.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:58:14.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:58:16.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:58:17.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:58:19.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:58:21.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:58:22.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:58:24.352] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418381824
[09:58:24.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:58:24.426] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:58:24.426] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[09:58:24.436] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:58:24.436] <TB0>     INFO:     run 1 of 1
[09:58:24.436] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:58:24.778] <TB0>     INFO: Expecting 3494400 events.
[09:59:12.726] <TB0>     INFO: 1249675 events read in total (47233ms).
[10:00:00.617] <TB0>     INFO: 2477920 events read in total (95124ms).
[10:00:40.483] <TB0>     INFO: 3494400 events read in total (134990ms).
[10:00:40.524] <TB0>     INFO: Test took 136088ms.
[10:00:40.606] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:00:40.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:00:42.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:00:44.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:00:45.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:00:47.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:00:49.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:00:50.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:00:52.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:00:54.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:00:55.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:00:57.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:00:59.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:01:01.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:01:02.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:01:04.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:01:06.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:01:07.658] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418381824
[10:01:07.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[10:01:07.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[10:01:07.732] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[10:01:07.742] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:01:07.742] <TB0>     INFO:     run 1 of 1
[10:01:07.742] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:01:08.085] <TB0>     INFO: Expecting 3473600 events.
[10:01:55.835] <TB0>     INFO: 1253950 events read in total (47035ms).
[10:02:44.041] <TB0>     INFO: 2486100 events read in total (95241ms).
[10:03:22.727] <TB0>     INFO: 3473600 events read in total (133927ms).
[10:03:22.769] <TB0>     INFO: Test took 135027ms.
[10:03:22.851] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:23.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:03:24.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:03:26.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:03:28.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:03:29.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:03:31.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:03:32.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:03:34.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:03:36.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:03:38.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:03:39.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:03:41.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:03:43.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:03:44.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:03:46.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:03:48.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:03:49.705] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418381824
[10:03:49.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.8265, thr difference RMS: 1.76401
[10:03:49.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.4106, thr difference RMS: 1.20561
[10:03:49.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.5742, thr difference RMS: 1.42773
[10:03:49.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 12.1579, thr difference RMS: 1.38855
[10:03:49.707] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.6197, thr difference RMS: 1.41049
[10:03:49.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7644, thr difference RMS: 1.31363
[10:03:49.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.77843, thr difference RMS: 1.62454
[10:03:49.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1856, thr difference RMS: 1.76118
[10:03:49.708] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.2328, thr difference RMS: 1.65379
[10:03:49.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.69025, thr difference RMS: 1.77048
[10:03:49.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.39142, thr difference RMS: 1.53288
[10:03:49.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.40944, thr difference RMS: 1.7968
[10:03:49.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.349, thr difference RMS: 1.24767
[10:03:49.709] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.48773, thr difference RMS: 1.75528
[10:03:49.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.29211, thr difference RMS: 1.53547
[10:03:49.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.2776, thr difference RMS: 1.72585
[10:03:49.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.86751, thr difference RMS: 1.77134
[10:03:49.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.4972, thr difference RMS: 1.18736
[10:03:49.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.57908, thr difference RMS: 1.4318
[10:03:49.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 12.1446, thr difference RMS: 1.36641
[10:03:49.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.7092, thr difference RMS: 1.42237
[10:03:49.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.8292, thr difference RMS: 1.28095
[10:03:49.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.69768, thr difference RMS: 1.61724
[10:03:49.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1625, thr difference RMS: 1.74225
[10:03:49.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.19507, thr difference RMS: 1.66486
[10:03:49.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.63513, thr difference RMS: 1.69917
[10:03:49.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.38675, thr difference RMS: 1.54012
[10:03:49.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.46233, thr difference RMS: 1.79124
[10:03:49.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.2798, thr difference RMS: 1.24879
[10:03:49.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.46771, thr difference RMS: 1.75423
[10:03:49.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.35097, thr difference RMS: 1.54365
[10:03:49.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.343, thr difference RMS: 1.7282
[10:03:49.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.93439, thr difference RMS: 1.77397
[10:03:49.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.5599, thr difference RMS: 1.22033
[10:03:49.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.59232, thr difference RMS: 1.4134
[10:03:49.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 12.2099, thr difference RMS: 1.37554
[10:03:49.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.8019, thr difference RMS: 1.39794
[10:03:49.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.9428, thr difference RMS: 1.30235
[10:03:49.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.74988, thr difference RMS: 1.62378
[10:03:49.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.1745, thr difference RMS: 1.73457
[10:03:49.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.30223, thr difference RMS: 1.65904
[10:03:49.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.55334, thr difference RMS: 1.65565
[10:03:49.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.48737, thr difference RMS: 1.55393
[10:03:49.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.70438, thr difference RMS: 1.78236
[10:03:49.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.3919, thr difference RMS: 1.22474
[10:03:49.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.49514, thr difference RMS: 1.74628
[10:03:49.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.52062, thr difference RMS: 1.50933
[10:03:49.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.5295, thr difference RMS: 1.73089
[10:03:49.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0407, thr difference RMS: 1.76198
[10:03:49.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.6436, thr difference RMS: 1.19211
[10:03:49.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.65261, thr difference RMS: 1.40705
[10:03:49.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 12.2207, thr difference RMS: 1.35769
[10:03:49.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.883, thr difference RMS: 1.41269
[10:03:49.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.1644, thr difference RMS: 1.25468
[10:03:49.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.84021, thr difference RMS: 1.60696
[10:03:49.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2328, thr difference RMS: 1.75065
[10:03:49.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.38848, thr difference RMS: 1.64581
[10:03:49.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.55278, thr difference RMS: 1.65981
[10:03:49.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.51541, thr difference RMS: 1.52399
[10:03:49.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.85964, thr difference RMS: 1.79797
[10:03:49.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.412, thr difference RMS: 1.21638
[10:03:49.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.44531, thr difference RMS: 1.74933
[10:03:49.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.69426, thr difference RMS: 1.52148
[10:03:49.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.6422, thr difference RMS: 1.70828
[10:03:49.824] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[10:03:49.827] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2349 seconds
[10:03:49.828] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[10:03:50.534] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[10:03:50.534] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[10:03:50.536] <TB0>     INFO: ######################################################################
[10:03:50.537] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[10:03:50.537] <TB0>     INFO: ######################################################################
[10:03:50.537] <TB0>     INFO:    ----------------------------------------------------------------------
[10:03:50.537] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[10:03:50.537] <TB0>     INFO:    ----------------------------------------------------------------------
[10:03:50.537] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[10:03:50.547] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[10:03:50.547] <TB0>     INFO:     run 1 of 1
[10:03:50.547] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:03:50.890] <TB0>     INFO: Expecting 59072000 events.
[10:04:19.647] <TB0>     INFO: 1072600 events read in total (28041ms).
[10:04:47.586] <TB0>     INFO: 2140400 events read in total (55980ms).
[10:05:15.576] <TB0>     INFO: 3208400 events read in total (83970ms).
[10:05:43.646] <TB0>     INFO: 4280600 events read in total (112040ms).
[10:06:11.659] <TB0>     INFO: 5349400 events read in total (140053ms).
[10:06:39.714] <TB0>     INFO: 6417600 events read in total (168108ms).
[10:07:07.730] <TB0>     INFO: 7488800 events read in total (196124ms).
[10:07:35.857] <TB0>     INFO: 8557800 events read in total (224251ms).
[10:08:03.917] <TB0>     INFO: 9626600 events read in total (252311ms).
[10:08:32.106] <TB0>     INFO: 10699000 events read in total (280500ms).
[10:09:00.180] <TB0>     INFO: 11767800 events read in total (308574ms).
[10:09:28.257] <TB0>     INFO: 12836200 events read in total (336651ms).
[10:09:56.355] <TB0>     INFO: 13907400 events read in total (364749ms).
[10:10:24.503] <TB0>     INFO: 14976600 events read in total (392897ms).
[10:10:52.641] <TB0>     INFO: 16045200 events read in total (421035ms).
[10:11:20.750] <TB0>     INFO: 17117200 events read in total (449144ms).
[10:11:48.821] <TB0>     INFO: 18185800 events read in total (477215ms).
[10:12:16.885] <TB0>     INFO: 19254200 events read in total (505279ms).
[10:12:44.944] <TB0>     INFO: 20326000 events read in total (533338ms).
[10:13:12.957] <TB0>     INFO: 21395400 events read in total (561351ms).
[10:13:41.006] <TB0>     INFO: 22463600 events read in total (589400ms).
[10:14:09.127] <TB0>     INFO: 23535200 events read in total (617521ms).
[10:14:37.257] <TB0>     INFO: 24604600 events read in total (645651ms).
[10:15:05.436] <TB0>     INFO: 25673400 events read in total (673830ms).
[10:15:33.601] <TB0>     INFO: 26745600 events read in total (701995ms).
[10:16:01.719] <TB0>     INFO: 27814200 events read in total (730113ms).
[10:16:29.841] <TB0>     INFO: 28883000 events read in total (758235ms).
[10:16:57.931] <TB0>     INFO: 29955600 events read in total (786325ms).
[10:17:25.959] <TB0>     INFO: 31023800 events read in total (814353ms).
[10:17:53.953] <TB0>     INFO: 32093200 events read in total (842348ms).
[10:18:22.051] <TB0>     INFO: 33165000 events read in total (870445ms).
[10:18:50.196] <TB0>     INFO: 34233400 events read in total (898590ms).
[10:19:18.307] <TB0>     INFO: 35301800 events read in total (926701ms).
[10:19:46.521] <TB0>     INFO: 36373800 events read in total (954915ms).
[10:20:14.619] <TB0>     INFO: 37442000 events read in total (983013ms).
[10:20:42.781] <TB0>     INFO: 38510400 events read in total (1011175ms).
[10:21:10.984] <TB0>     INFO: 39582800 events read in total (1039378ms).
[10:21:39.066] <TB0>     INFO: 40651000 events read in total (1067460ms).
[10:22:07.211] <TB0>     INFO: 41719400 events read in total (1095605ms).
[10:22:35.414] <TB0>     INFO: 42791600 events read in total (1123808ms).
[10:23:03.558] <TB0>     INFO: 43860000 events read in total (1151952ms).
[10:23:31.668] <TB0>     INFO: 44928600 events read in total (1180062ms).
[10:23:59.034] <TB0>     INFO: 46000800 events read in total (1207428ms).
[10:24:27.062] <TB0>     INFO: 47069000 events read in total (1235456ms).
[10:24:55.107] <TB0>     INFO: 48137000 events read in total (1263501ms).
[10:25:23.286] <TB0>     INFO: 49207800 events read in total (1291680ms).
[10:25:51.424] <TB0>     INFO: 50277000 events read in total (1319818ms).
[10:26:19.599] <TB0>     INFO: 51345400 events read in total (1347993ms).
[10:26:47.749] <TB0>     INFO: 52415400 events read in total (1376143ms).
[10:27:15.792] <TB0>     INFO: 53485200 events read in total (1404186ms).
[10:27:43.855] <TB0>     INFO: 54553200 events read in total (1432249ms).
[10:28:10.356] <TB0>     INFO: 55621400 events read in total (1458750ms).
[10:28:38.873] <TB0>     INFO: 56692600 events read in total (1487267ms).
[10:29:07.300] <TB0>     INFO: 57760400 events read in total (1515694ms).
[10:29:35.595] <TB0>     INFO: 58829200 events read in total (1543989ms).
[10:29:42.268] <TB0>     INFO: 59072000 events read in total (1550662ms).
[10:29:42.288] <TB0>     INFO: Test took 1551742ms.
[10:29:42.346] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:42.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:29:42.473] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:43.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:29:43.637] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:44.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:29:44.786] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:45.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:29:45.953] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:47.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:29:47.109] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:48.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:29:48.245] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:49.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:29:49.403] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:50.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:29:50.572] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:51.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:29:51.721] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:52.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:29:52.870] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:54.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:29:54.030] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:55.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:29:55.205] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:56.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:29:56.334] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:57.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:29:57.510] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:58.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:29:58.678] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:59.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:29:59.844] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:30:01.027] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497479680
[10:30:01.054] <TB0>     INFO: PixTestScurves::scurves() done 
[10:30:01.054] <TB0>     INFO: Vcal mean:  35.07  35.05  35.04  35.11  35.05  35.11  35.08  35.12  35.10  35.11  35.10  35.07  35.08  35.06  35.03  35.10 
[10:30:01.054] <TB0>     INFO: Vcal RMS:    0.72   0.81   0.67   0.75   0.99   0.71   0.85   0.73   0.68   0.72   0.71   0.73   0.80   0.70   0.65   0.94 
[10:30:01.054] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:30:01.129] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:30:01.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:30:01.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:30:01.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:30:01.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:30:01.129] <TB0>     INFO: ######################################################################
[10:30:01.129] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:30:01.129] <TB0>     INFO: ######################################################################
[10:30:01.132] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:30:01.474] <TB0>     INFO: Expecting 41600 events.
[10:30:05.547] <TB0>     INFO: 41600 events read in total (3352ms).
[10:30:05.548] <TB0>     INFO: Test took 4416ms.
[10:30:05.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:30:05.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[10:30:05.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:30:05.560] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 48, 72] has eff 0/10
[10:30:05.560] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 48, 72]
[10:30:05.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 44, 36] has eff 0/10
[10:30:05.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 44, 36]
[10:30:05.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 20, 70] has eff 0/10
[10:30:05.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 20, 70]
[10:30:05.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 27, 75] has eff 0/10
[10:30:05.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 27, 75]
[10:30:05.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[10:30:05.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:30:05.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:30:05.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:30:05.902] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:30:06.253] <TB0>     INFO: Expecting 41600 events.
[10:30:10.435] <TB0>     INFO: 41600 events read in total (3467ms).
[10:30:10.436] <TB0>     INFO: Test took 4534ms.
[10:30:10.444] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:30:10.444] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[10:30:10.444] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.638
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 187
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.617
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.92
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.803
[10:30:10.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 161
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.337
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 177
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.37
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 183
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.889
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.757
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.759
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.842
[10:30:10.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 200
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.097
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.102
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 190
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.027
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.418
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.137
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[10:30:10.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.013
[10:30:10.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 188
[10:30:10.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:30:10.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:30:10.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:30:10.534] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:30:10.878] <TB0>     INFO: Expecting 41600 events.
[10:30:14.991] <TB0>     INFO: 41600 events read in total (3398ms).
[10:30:14.991] <TB0>     INFO: Test took 4456ms.
[10:30:14.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:30:14.999] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[10:30:14.999] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:30:14.003] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 3
[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3651
[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 75
[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6366
[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1668
[10:30:14.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,43] phvalue 86
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6677
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 56
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4012
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4245
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7418
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 70
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9868
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6036
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 72
[10:30:14.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.2488
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 98
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4908
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 83
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7893
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 88
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.063
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 75
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0954
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 89
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7853
[10:30:15.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 82
[10:30:15.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8173
[10:30:15.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 79
[10:30:15.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 0 0
[10:30:15.411] <TB0>     INFO: Expecting 2560 events.
[10:30:16.369] <TB0>     INFO: 2560 events read in total (243ms).
[10:30:16.370] <TB0>     INFO: Test took 1361ms.
[10:30:16.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:16.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[10:30:16.877] <TB0>     INFO: Expecting 2560 events.
[10:30:17.835] <TB0>     INFO: 2560 events read in total (243ms).
[10:30:17.835] <TB0>     INFO: Test took 1465ms.
[10:30:17.835] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:17.836] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 43, 2 2
[10:30:18.343] <TB0>     INFO: Expecting 2560 events.
[10:30:19.301] <TB0>     INFO: 2560 events read in total (243ms).
[10:30:19.301] <TB0>     INFO: Test took 1465ms.
[10:30:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:19.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[10:30:19.809] <TB0>     INFO: Expecting 2560 events.
[10:30:20.768] <TB0>     INFO: 2560 events read in total (245ms).
[10:30:20.769] <TB0>     INFO: Test took 1467ms.
[10:30:20.769] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:20.769] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[10:30:21.277] <TB0>     INFO: Expecting 2560 events.
[10:30:22.237] <TB0>     INFO: 2560 events read in total (245ms).
[10:30:22.237] <TB0>     INFO: Test took 1468ms.
[10:30:22.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:22.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[10:30:22.745] <TB0>     INFO: Expecting 2560 events.
[10:30:23.703] <TB0>     INFO: 2560 events read in total (244ms).
[10:30:23.703] <TB0>     INFO: Test took 1466ms.
[10:30:23.704] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:23.704] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 6 6
[10:30:24.211] <TB0>     INFO: Expecting 2560 events.
[10:30:25.168] <TB0>     INFO: 2560 events read in total (242ms).
[10:30:25.169] <TB0>     INFO: Test took 1465ms.
[10:30:25.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:25.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[10:30:25.676] <TB0>     INFO: Expecting 2560 events.
[10:30:26.635] <TB0>     INFO: 2560 events read in total (244ms).
[10:30:26.635] <TB0>     INFO: Test took 1466ms.
[10:30:26.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:26.636] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 8 8
[10:30:27.143] <TB0>     INFO: Expecting 2560 events.
[10:30:28.101] <TB0>     INFO: 2560 events read in total (243ms).
[10:30:28.101] <TB0>     INFO: Test took 1465ms.
[10:30:28.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:28.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 9 9
[10:30:28.609] <TB0>     INFO: Expecting 2560 events.
[10:30:29.568] <TB0>     INFO: 2560 events read in total (244ms).
[10:30:29.569] <TB0>     INFO: Test took 1467ms.
[10:30:29.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:29.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 10 10
[10:30:30.076] <TB0>     INFO: Expecting 2560 events.
[10:30:31.034] <TB0>     INFO: 2560 events read in total (242ms).
[10:30:31.035] <TB0>     INFO: Test took 1465ms.
[10:30:31.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:31.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 11 11
[10:30:31.542] <TB0>     INFO: Expecting 2560 events.
[10:30:32.503] <TB0>     INFO: 2560 events read in total (246ms).
[10:30:32.503] <TB0>     INFO: Test took 1468ms.
[10:30:32.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:32.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 12 12
[10:30:33.011] <TB0>     INFO: Expecting 2560 events.
[10:30:33.970] <TB0>     INFO: 2560 events read in total (244ms).
[10:30:33.971] <TB0>     INFO: Test took 1466ms.
[10:30:33.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:33.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[10:30:34.479] <TB0>     INFO: Expecting 2560 events.
[10:30:35.437] <TB0>     INFO: 2560 events read in total (244ms).
[10:30:35.437] <TB0>     INFO: Test took 1466ms.
[10:30:35.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:35.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 14 14
[10:30:35.945] <TB0>     INFO: Expecting 2560 events.
[10:30:36.905] <TB0>     INFO: 2560 events read in total (245ms).
[10:30:36.905] <TB0>     INFO: Test took 1467ms.
[10:30:36.906] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:36.907] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 15 15
[10:30:37.413] <TB0>     INFO: Expecting 2560 events.
[10:30:38.370] <TB0>     INFO: 2560 events read in total (242ms).
[10:30:38.370] <TB0>     INFO: Test took 1463ms.
[10:30:38.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[10:30:38.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[10:30:38.374] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:30:38.880] <TB0>     INFO: Expecting 655360 events.
[10:30:50.699] <TB0>     INFO: 655360 events read in total (11104ms).
[10:30:50.709] <TB0>     INFO: Expecting 655360 events.
[10:31:02.385] <TB0>     INFO: 655360 events read in total (11118ms).
[10:31:02.400] <TB0>     INFO: Expecting 655360 events.
[10:31:14.143] <TB0>     INFO: 655360 events read in total (11188ms).
[10:31:14.163] <TB0>     INFO: Expecting 655360 events.
[10:31:25.881] <TB0>     INFO: 655360 events read in total (11172ms).
[10:31:25.904] <TB0>     INFO: Expecting 655360 events.
[10:31:37.611] <TB0>     INFO: 655360 events read in total (11162ms).
[10:31:37.640] <TB0>     INFO: Expecting 655360 events.
[10:31:49.365] <TB0>     INFO: 655360 events read in total (11189ms).
[10:31:49.396] <TB0>     INFO: Expecting 655360 events.
[10:32:01.088] <TB0>     INFO: 655360 events read in total (11152ms).
[10:32:01.124] <TB0>     INFO: Expecting 655360 events.
[10:32:12.779] <TB0>     INFO: 655360 events read in total (11122ms).
[10:32:12.821] <TB0>     INFO: Expecting 655360 events.
[10:32:24.539] <TB0>     INFO: 655360 events read in total (11187ms).
[10:32:24.583] <TB0>     INFO: Expecting 655360 events.
[10:32:36.295] <TB0>     INFO: 655360 events read in total (11184ms).
[10:32:36.345] <TB0>     INFO: Expecting 655360 events.
[10:32:48.048] <TB0>     INFO: 655360 events read in total (11176ms).
[10:32:48.106] <TB0>     INFO: Expecting 655360 events.
[10:32:59.766] <TB0>     INFO: 655360 events read in total (11133ms).
[10:32:59.827] <TB0>     INFO: Expecting 655360 events.
[10:33:11.532] <TB0>     INFO: 655360 events read in total (11178ms).
[10:33:11.594] <TB0>     INFO: Expecting 655360 events.
[10:33:23.292] <TB0>     INFO: 655360 events read in total (11171ms).
[10:33:23.357] <TB0>     INFO: Expecting 655360 events.
[10:33:35.091] <TB0>     INFO: 655360 events read in total (11208ms).
[10:33:35.165] <TB0>     INFO: Expecting 655360 events.
[10:33:46.863] <TB0>     INFO: 655360 events read in total (11171ms).
[10:33:46.939] <TB0>     INFO: Test took 188566ms.
[10:33:47.035] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:47.342] <TB0>     INFO: Expecting 655360 events.
[10:33:59.225] <TB0>     INFO: 655360 events read in total (11168ms).
[10:33:59.235] <TB0>     INFO: Expecting 655360 events.
[10:34:10.929] <TB0>     INFO: 655360 events read in total (11137ms).
[10:34:10.944] <TB0>     INFO: Expecting 655360 events.
[10:34:22.191] <TB0>     INFO: 655360 events read in total (10693ms).
[10:34:22.212] <TB0>     INFO: Expecting 655360 events.
[10:34:33.449] <TB0>     INFO: 655360 events read in total (10687ms).
[10:34:33.472] <TB0>     INFO: Expecting 655360 events.
[10:34:44.740] <TB0>     INFO: 655360 events read in total (10718ms).
[10:34:44.768] <TB0>     INFO: Expecting 655360 events.
[10:34:56.204] <TB0>     INFO: 655360 events read in total (10892ms).
[10:34:56.236] <TB0>     INFO: Expecting 655360 events.
[10:35:07.906] <TB0>     INFO: 655360 events read in total (11135ms).
[10:35:07.942] <TB0>     INFO: Expecting 655360 events.
[10:35:19.607] <TB0>     INFO: 655360 events read in total (11129ms).
[10:35:19.647] <TB0>     INFO: Expecting 655360 events.
[10:35:31.283] <TB0>     INFO: 655360 events read in total (11105ms).
[10:35:31.329] <TB0>     INFO: Expecting 655360 events.
[10:35:42.850] <TB0>     INFO: 655360 events read in total (10994ms).
[10:35:42.899] <TB0>     INFO: Expecting 655360 events.
[10:35:54.710] <TB0>     INFO: 655360 events read in total (11278ms).
[10:35:54.769] <TB0>     INFO: Expecting 655360 events.
[10:36:06.489] <TB0>     INFO: 655360 events read in total (11194ms).
[10:36:06.547] <TB0>     INFO: Expecting 655360 events.
[10:36:18.194] <TB0>     INFO: 655360 events read in total (11121ms).
[10:36:18.255] <TB0>     INFO: Expecting 655360 events.
[10:36:29.824] <TB0>     INFO: 655360 events read in total (11042ms).
[10:36:29.889] <TB0>     INFO: Expecting 655360 events.
[10:36:41.613] <TB0>     INFO: 655360 events read in total (11197ms).
[10:36:41.689] <TB0>     INFO: Expecting 655360 events.
[10:36:53.269] <TB0>     INFO: 655360 events read in total (11053ms).
[10:36:53.342] <TB0>     INFO: Test took 186307ms.
[10:36:53.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:36:53.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:36:53.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:36:53.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:36:53.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:36:53.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:36:53.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:36:53.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:36:53.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:36:53.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:36:53.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:36:53.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:36:53.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:36:53.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:36:53.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:36:53.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:53.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:36:53.523] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.530] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.537] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.544] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.551] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.558] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.566] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.572] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:36:53.579] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:36:53.586] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:36:53.593] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:36:53.600] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:36:53.607] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.614] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.621] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.628] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.635] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.642] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.650] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.656] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.665] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:53.672] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:36:53.679] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:36:53.686] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:36:53.694] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:36:53.702] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:36:53.709] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[10:36:53.716] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[10:36:53.724] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[10:36:53.731] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[10:36:53.738] <TB0>     INFO: safety margin for low PH: adding 10, margin is now 30
[10:36:53.746] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:36:53.774] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C0.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C1.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C2.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C3.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C4.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C5.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C6.dat
[10:36:53.775] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C7.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C8.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C9.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C10.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C11.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C12.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C13.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C14.dat
[10:36:53.776] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C15.dat
[10:36:54.124] <TB0>     INFO: Expecting 41600 events.
[10:36:57.937] <TB0>     INFO: 41600 events read in total (3098ms).
[10:36:57.937] <TB0>     INFO: Test took 4157ms.
[10:36:58.582] <TB0>     INFO: Expecting 41600 events.
[10:37:02.386] <TB0>     INFO: 41600 events read in total (3089ms).
[10:37:02.387] <TB0>     INFO: Test took 4150ms.
[10:37:03.032] <TB0>     INFO: Expecting 41600 events.
[10:37:06.834] <TB0>     INFO: 41600 events read in total (3087ms).
[10:37:06.835] <TB0>     INFO: Test took 4146ms.
[10:37:07.139] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:07.270] <TB0>     INFO: Expecting 2560 events.
[10:37:08.226] <TB0>     INFO: 2560 events read in total (241ms).
[10:37:08.227] <TB0>     INFO: Test took 1088ms.
[10:37:08.230] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:08.735] <TB0>     INFO: Expecting 2560 events.
[10:37:09.692] <TB0>     INFO: 2560 events read in total (242ms).
[10:37:09.692] <TB0>     INFO: Test took 1462ms.
[10:37:09.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:10.200] <TB0>     INFO: Expecting 2560 events.
[10:37:11.157] <TB0>     INFO: 2560 events read in total (242ms).
[10:37:11.157] <TB0>     INFO: Test took 1462ms.
[10:37:11.159] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:11.665] <TB0>     INFO: Expecting 2560 events.
[10:37:12.621] <TB0>     INFO: 2560 events read in total (241ms).
[10:37:12.622] <TB0>     INFO: Test took 1463ms.
[10:37:12.623] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:13.130] <TB0>     INFO: Expecting 2560 events.
[10:37:14.086] <TB0>     INFO: 2560 events read in total (241ms).
[10:37:14.087] <TB0>     INFO: Test took 1464ms.
[10:37:14.088] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:14.595] <TB0>     INFO: Expecting 2560 events.
[10:37:15.552] <TB0>     INFO: 2560 events read in total (242ms).
[10:37:15.553] <TB0>     INFO: Test took 1465ms.
[10:37:15.554] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:16.061] <TB0>     INFO: Expecting 2560 events.
[10:37:17.016] <TB0>     INFO: 2560 events read in total (240ms).
[10:37:17.016] <TB0>     INFO: Test took 1462ms.
[10:37:17.018] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:17.525] <TB0>     INFO: Expecting 2560 events.
[10:37:18.483] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:18.484] <TB0>     INFO: Test took 1466ms.
[10:37:18.486] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:18.992] <TB0>     INFO: Expecting 2560 events.
[10:37:19.949] <TB0>     INFO: 2560 events read in total (242ms).
[10:37:19.950] <TB0>     INFO: Test took 1464ms.
[10:37:19.952] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:20.458] <TB0>     INFO: Expecting 2560 events.
[10:37:21.415] <TB0>     INFO: 2560 events read in total (242ms).
[10:37:21.415] <TB0>     INFO: Test took 1463ms.
[10:37:21.417] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:21.924] <TB0>     INFO: Expecting 2560 events.
[10:37:22.881] <TB0>     INFO: 2560 events read in total (242ms).
[10:37:22.882] <TB0>     INFO: Test took 1465ms.
[10:37:22.884] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:23.390] <TB0>     INFO: Expecting 2560 events.
[10:37:24.350] <TB0>     INFO: 2560 events read in total (245ms).
[10:37:24.350] <TB0>     INFO: Test took 1467ms.
[10:37:24.352] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:24.859] <TB0>     INFO: Expecting 2560 events.
[10:37:25.818] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:25.819] <TB0>     INFO: Test took 1467ms.
[10:37:25.821] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:26.327] <TB0>     INFO: Expecting 2560 events.
[10:37:27.286] <TB0>     INFO: 2560 events read in total (243ms).
[10:37:27.287] <TB0>     INFO: Test took 1466ms.
[10:37:27.289] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:27.795] <TB0>     INFO: Expecting 2560 events.
[10:37:28.754] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:28.754] <TB0>     INFO: Test took 1465ms.
[10:37:28.756] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:29.263] <TB0>     INFO: Expecting 2560 events.
[10:37:30.222] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:30.223] <TB0>     INFO: Test took 1467ms.
[10:37:30.225] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:30.731] <TB0>     INFO: Expecting 2560 events.
[10:37:31.689] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:31.690] <TB0>     INFO: Test took 1465ms.
[10:37:31.692] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:32.198] <TB0>     INFO: Expecting 2560 events.
[10:37:33.157] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:33.158] <TB0>     INFO: Test took 1466ms.
[10:37:33.159] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:33.666] <TB0>     INFO: Expecting 2560 events.
[10:37:34.626] <TB0>     INFO: 2560 events read in total (245ms).
[10:37:34.626] <TB0>     INFO: Test took 1467ms.
[10:37:34.628] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:35.135] <TB0>     INFO: Expecting 2560 events.
[10:37:36.093] <TB0>     INFO: 2560 events read in total (243ms).
[10:37:36.094] <TB0>     INFO: Test took 1466ms.
[10:37:36.096] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:36.602] <TB0>     INFO: Expecting 2560 events.
[10:37:37.561] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:37.561] <TB0>     INFO: Test took 1465ms.
[10:37:37.563] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:38.070] <TB0>     INFO: Expecting 2560 events.
[10:37:39.029] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:39.030] <TB0>     INFO: Test took 1467ms.
[10:37:39.032] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:39.538] <TB0>     INFO: Expecting 2560 events.
[10:37:40.496] <TB0>     INFO: 2560 events read in total (243ms).
[10:37:40.496] <TB0>     INFO: Test took 1464ms.
[10:37:40.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:40.005] <TB0>     INFO: Expecting 2560 events.
[10:37:41.965] <TB0>     INFO: 2560 events read in total (246ms).
[10:37:41.965] <TB0>     INFO: Test took 1467ms.
[10:37:41.967] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:42.474] <TB0>     INFO: Expecting 2560 events.
[10:37:43.431] <TB0>     INFO: 2560 events read in total (243ms).
[10:37:43.432] <TB0>     INFO: Test took 1465ms.
[10:37:43.434] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:43.940] <TB0>     INFO: Expecting 2560 events.
[10:37:44.898] <TB0>     INFO: 2560 events read in total (243ms).
[10:37:44.898] <TB0>     INFO: Test took 1464ms.
[10:37:44.901] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:45.407] <TB0>     INFO: Expecting 2560 events.
[10:37:46.367] <TB0>     INFO: 2560 events read in total (245ms).
[10:37:46.367] <TB0>     INFO: Test took 1467ms.
[10:37:46.369] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:46.876] <TB0>     INFO: Expecting 2560 events.
[10:37:47.835] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:47.836] <TB0>     INFO: Test took 1467ms.
[10:37:47.838] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:48.344] <TB0>     INFO: Expecting 2560 events.
[10:37:49.302] <TB0>     INFO: 2560 events read in total (243ms).
[10:37:49.302] <TB0>     INFO: Test took 1465ms.
[10:37:49.304] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:49.810] <TB0>     INFO: Expecting 2560 events.
[10:37:50.769] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:50.769] <TB0>     INFO: Test took 1465ms.
[10:37:50.772] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:51.278] <TB0>     INFO: Expecting 2560 events.
[10:37:52.237] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:52.237] <TB0>     INFO: Test took 1466ms.
[10:37:52.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:52.745] <TB0>     INFO: Expecting 2560 events.
[10:37:53.704] <TB0>     INFO: 2560 events read in total (244ms).
[10:37:53.704] <TB0>     INFO: Test took 1465ms.
[10:37:54.726] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[10:37:54.727] <TB0>     INFO: PH scale (per ROC):    80  69  74  66  69  77  80  69  80  77  74  74  72  68  70  75
[10:37:54.727] <TB0>     INFO: PH offset (per ROC):  173 178 166 195 180 177 176 186 175 156 170 165 176 164 173 176
[10:37:54.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:37:54.904] <TB0>     INFO: ######################################################################
[10:37:54.904] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:37:54.904] <TB0>     INFO: ######################################################################
[10:37:54.904] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:37:54.915] <TB0>     INFO: scanning low vcal = 10
[10:37:55.259] <TB0>     INFO: Expecting 41600 events.
[10:37:58.968] <TB0>     INFO: 41600 events read in total (2994ms).
[10:37:58.968] <TB0>     INFO: Test took 4053ms.
[10:37:58.970] <TB0>     INFO: scanning low vcal = 20
[10:37:59.475] <TB0>     INFO: Expecting 41600 events.
[10:38:03.183] <TB0>     INFO: 41600 events read in total (2993ms).
[10:38:03.183] <TB0>     INFO: Test took 4213ms.
[10:38:03.185] <TB0>     INFO: scanning low vcal = 30
[10:38:03.692] <TB0>     INFO: Expecting 41600 events.
[10:38:07.427] <TB0>     INFO: 41600 events read in total (3020ms).
[10:38:07.428] <TB0>     INFO: Test took 4243ms.
[10:38:07.430] <TB0>     INFO: scanning low vcal = 40
[10:38:07.930] <TB0>     INFO: Expecting 41600 events.
[10:38:12.184] <TB0>     INFO: 41600 events read in total (3539ms).
[10:38:12.185] <TB0>     INFO: Test took 4755ms.
[10:38:12.188] <TB0>     INFO: scanning low vcal = 50
[10:38:12.602] <TB0>     INFO: Expecting 41600 events.
[10:38:16.875] <TB0>     INFO: 41600 events read in total (3558ms).
[10:38:16.875] <TB0>     INFO: Test took 4687ms.
[10:38:16.878] <TB0>     INFO: scanning low vcal = 60
[10:38:17.295] <TB0>     INFO: Expecting 41600 events.
[10:38:21.564] <TB0>     INFO: 41600 events read in total (3554ms).
[10:38:21.565] <TB0>     INFO: Test took 4687ms.
[10:38:21.568] <TB0>     INFO: scanning low vcal = 70
[10:38:21.986] <TB0>     INFO: Expecting 41600 events.
[10:38:26.207] <TB0>     INFO: 41600 events read in total (3506ms).
[10:38:26.208] <TB0>     INFO: Test took 4640ms.
[10:38:26.211] <TB0>     INFO: scanning low vcal = 80
[10:38:26.630] <TB0>     INFO: Expecting 41600 events.
[10:38:30.860] <TB0>     INFO: 41600 events read in total (3514ms).
[10:38:30.862] <TB0>     INFO: Test took 4651ms.
[10:38:30.865] <TB0>     INFO: scanning low vcal = 90
[10:38:31.284] <TB0>     INFO: Expecting 41600 events.
[10:38:35.500] <TB0>     INFO: 41600 events read in total (3501ms).
[10:38:35.500] <TB0>     INFO: Test took 4635ms.
[10:38:35.504] <TB0>     INFO: scanning low vcal = 100
[10:38:35.922] <TB0>     INFO: Expecting 41600 events.
[10:38:40.272] <TB0>     INFO: 41600 events read in total (3635ms).
[10:38:40.273] <TB0>     INFO: Test took 4769ms.
[10:38:40.275] <TB0>     INFO: scanning low vcal = 110
[10:38:40.696] <TB0>     INFO: Expecting 41600 events.
[10:38:44.920] <TB0>     INFO: 41600 events read in total (3509ms).
[10:38:44.921] <TB0>     INFO: Test took 4645ms.
[10:38:44.924] <TB0>     INFO: scanning low vcal = 120
[10:38:45.343] <TB0>     INFO: Expecting 41600 events.
[10:38:49.560] <TB0>     INFO: 41600 events read in total (3502ms).
[10:38:49.561] <TB0>     INFO: Test took 4637ms.
[10:38:49.564] <TB0>     INFO: scanning low vcal = 130
[10:38:49.983] <TB0>     INFO: Expecting 41600 events.
[10:38:54.204] <TB0>     INFO: 41600 events read in total (3506ms).
[10:38:54.205] <TB0>     INFO: Test took 4641ms.
[10:38:54.208] <TB0>     INFO: scanning low vcal = 140
[10:38:54.627] <TB0>     INFO: Expecting 41600 events.
[10:38:58.846] <TB0>     INFO: 41600 events read in total (3504ms).
[10:38:58.846] <TB0>     INFO: Test took 4638ms.
[10:38:58.849] <TB0>     INFO: scanning low vcal = 150
[10:38:59.269] <TB0>     INFO: Expecting 41600 events.
[10:39:03.555] <TB0>     INFO: 41600 events read in total (3571ms).
[10:39:03.556] <TB0>     INFO: Test took 4707ms.
[10:39:03.559] <TB0>     INFO: scanning low vcal = 160
[10:39:03.976] <TB0>     INFO: Expecting 41600 events.
[10:39:08.258] <TB0>     INFO: 41600 events read in total (3567ms).
[10:39:08.259] <TB0>     INFO: Test took 4700ms.
[10:39:08.262] <TB0>     INFO: scanning low vcal = 170
[10:39:08.679] <TB0>     INFO: Expecting 41600 events.
[10:39:12.959] <TB0>     INFO: 41600 events read in total (3566ms).
[10:39:12.960] <TB0>     INFO: Test took 4698ms.
[10:39:12.964] <TB0>     INFO: scanning low vcal = 180
[10:39:13.380] <TB0>     INFO: Expecting 41600 events.
[10:39:17.651] <TB0>     INFO: 41600 events read in total (3557ms).
[10:39:17.652] <TB0>     INFO: Test took 4688ms.
[10:39:17.655] <TB0>     INFO: scanning low vcal = 190
[10:39:18.070] <TB0>     INFO: Expecting 41600 events.
[10:39:22.348] <TB0>     INFO: 41600 events read in total (3563ms).
[10:39:22.349] <TB0>     INFO: Test took 4694ms.
[10:39:22.352] <TB0>     INFO: scanning low vcal = 200
[10:39:22.770] <TB0>     INFO: Expecting 41600 events.
[10:39:27.034] <TB0>     INFO: 41600 events read in total (3549ms).
[10:39:27.035] <TB0>     INFO: Test took 4683ms.
[10:39:27.038] <TB0>     INFO: scanning low vcal = 210
[10:39:27.457] <TB0>     INFO: Expecting 41600 events.
[10:39:31.713] <TB0>     INFO: 41600 events read in total (3541ms).
[10:39:31.714] <TB0>     INFO: Test took 4676ms.
[10:39:31.717] <TB0>     INFO: scanning low vcal = 220
[10:39:32.132] <TB0>     INFO: Expecting 41600 events.
[10:39:36.401] <TB0>     INFO: 41600 events read in total (3554ms).
[10:39:36.402] <TB0>     INFO: Test took 4685ms.
[10:39:36.405] <TB0>     INFO: scanning low vcal = 230
[10:39:36.820] <TB0>     INFO: Expecting 41600 events.
[10:39:41.098] <TB0>     INFO: 41600 events read in total (3563ms).
[10:39:41.099] <TB0>     INFO: Test took 4694ms.
[10:39:41.102] <TB0>     INFO: scanning low vcal = 240
[10:39:41.519] <TB0>     INFO: Expecting 41600 events.
[10:39:45.782] <TB0>     INFO: 41600 events read in total (3549ms).
[10:39:45.783] <TB0>     INFO: Test took 4681ms.
[10:39:45.786] <TB0>     INFO: scanning low vcal = 250
[10:39:46.205] <TB0>     INFO: Expecting 41600 events.
[10:39:50.482] <TB0>     INFO: 41600 events read in total (3562ms).
[10:39:50.483] <TB0>     INFO: Test took 4697ms.
[10:39:50.487] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:39:50.902] <TB0>     INFO: Expecting 41600 events.
[10:39:55.175] <TB0>     INFO: 41600 events read in total (3558ms).
[10:39:55.176] <TB0>     INFO: Test took 4689ms.
[10:39:55.179] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:39:55.596] <TB0>     INFO: Expecting 41600 events.
[10:39:59.872] <TB0>     INFO: 41600 events read in total (3561ms).
[10:39:59.872] <TB0>     INFO: Test took 4693ms.
[10:39:59.876] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:40:00.292] <TB0>     INFO: Expecting 41600 events.
[10:40:04.551] <TB0>     INFO: 41600 events read in total (3545ms).
[10:40:04.551] <TB0>     INFO: Test took 4675ms.
[10:40:04.554] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:40:04.970] <TB0>     INFO: Expecting 41600 events.
[10:40:09.251] <TB0>     INFO: 41600 events read in total (3566ms).
[10:40:09.252] <TB0>     INFO: Test took 4698ms.
[10:40:09.255] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:40:09.673] <TB0>     INFO: Expecting 41600 events.
[10:40:13.959] <TB0>     INFO: 41600 events read in total (3571ms).
[10:40:13.960] <TB0>     INFO: Test took 4705ms.
[10:40:14.496] <TB0>     INFO: PixTestGainPedestal::measure() done 
[10:40:14.499] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:40:14.499] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:40:14.499] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:40:14.499] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:40:14.500] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:40:14.500] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:40:14.500] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:40:14.500] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:40:14.500] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:40:14.500] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:40:14.501] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:40:14.501] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:40:14.501] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:40:14.501] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:40:14.501] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:40:14.501] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:40:52.409] <TB0>     INFO: PixTestGainPedestal::fit() done
[10:40:52.409] <TB0>     INFO: non-linearity mean:  0.951 0.958 0.949 0.954 0.957 0.961 0.961 0.962 0.953 0.955 0.951 0.956 0.954 0.957 0.955 0.967
[10:40:52.409] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.006 0.005 0.007 0.006 0.007 0.007 0.005 0.003
[10:40:52.409] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:40:52.433] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:40:52.455] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:40:52.478] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:40:52.500] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:40:52.522] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:40:52.545] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:40:52.567] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:40:52.589] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:40:52.612] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:40:52.634] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:40:52.656] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:40:52.678] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:40:52.701] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:40:52.723] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:40:52.746] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-18_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:40:52.768] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[10:40:52.768] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:40:52.775] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:40:52.775] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:40:52.778] <TB0>     INFO: ######################################################################
[10:40:52.778] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:40:52.778] <TB0>     INFO: ######################################################################
[10:40:52.780] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:40:52.790] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:40:52.790] <TB0>     INFO:     run 1 of 1
[10:40:52.790] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:40:53.135] <TB0>     INFO: Expecting 3120000 events.
[10:41:42.297] <TB0>     INFO: 1320980 events read in total (48447ms).
[10:42:30.812] <TB0>     INFO: 2641700 events read in total (96962ms).
[10:42:48.564] <TB0>     INFO: 3120000 events read in total (114714ms).
[10:42:48.595] <TB0>     INFO: Test took 115805ms.
[10:42:48.659] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:48.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:42:50.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:42:51.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:42:52.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:42:54.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:55.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:57.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:58.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:43:00.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:43:01.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:43:02.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:43:04.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:43:05.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:43:07.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:43:08.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:43:09.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:43:11.174] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415973376
[10:43:11.205] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:43:11.205] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8699, RMS = 1.49621
[10:43:11.205] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:43:11.205] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:43:11.205] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.9776, RMS = 1.84448
[10:43:11.205] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[10:43:11.206] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:43:11.206] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0648, RMS = 1.4747
[10:43:11.206] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:43:11.206] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:43:11.206] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.9114, RMS = 1.93718
[10:43:11.206] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[10:43:11.207] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:43:11.207] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7999, RMS = 1.07621
[10:43:11.207] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:43:11.207] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:43:11.207] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1133, RMS = 1.04394
[10:43:11.207] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:43:11.209] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:43:11.209] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5704, RMS = 1.62955
[10:43:11.209] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:43:11.209] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:43:11.209] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.249, RMS = 1.77007
[10:43:11.209] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[10:43:11.210] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:43:11.210] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.567, RMS = 1.59299
[10:43:11.210] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:43:11.210] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:43:11.210] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9131, RMS = 1.99206
[10:43:11.210] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:43:11.211] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:43:11.211] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7208, RMS = 1.81351
[10:43:11.211] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:43:11.211] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:43:11.211] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3352, RMS = 1.91072
[10:43:11.211] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:43:11.212] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:43:11.212] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9411, RMS = 1.07604
[10:43:11.212] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[10:43:11.212] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:43:11.212] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6679, RMS = 0.858418
[10:43:11.212] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:43:11.213] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:43:11.213] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3012, RMS = 1.41911
[10:43:11.213] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:43:11.213] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:43:11.213] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8475, RMS = 1.31725
[10:43:11.213] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:43:11.214] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:43:11.214] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3444, RMS = 1.08338
[10:43:11.214] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[10:43:11.214] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:43:11.214] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9906, RMS = 0.938291
[10:43:11.214] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:43:11.215] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:43:11.215] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.0688, RMS = 1.57241
[10:43:11.215] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[10:43:11.215] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:43:11.215] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6713, RMS = 1.62539
[10:43:11.215] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:43:11.216] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:43:11.216] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3902, RMS = 1.28922
[10:43:11.216] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:43:11.216] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:43:11.216] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2132, RMS = 1.7095
[10:43:11.216] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:43:11.217] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:43:11.217] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5585, RMS = 1.55755
[10:43:11.217] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[10:43:11.218] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:43:11.218] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4274, RMS = 1.28396
[10:43:11.218] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:43:11.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:43:11.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.45, RMS = 1.68776
[10:43:11.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:43:11.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:43:11.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7691, RMS = 2.01989
[10:43:11.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[10:43:11.220] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:43:11.220] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4229, RMS = 1.37863
[10:43:11.220] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:43:11.220] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:43:11.220] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1358, RMS = 1.47925
[10:43:11.220] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:43:11.221] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:43:11.221] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4963, RMS = 1.57237
[10:43:11.221] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:43:11.221] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:43:11.221] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1434, RMS = 1.2115
[10:43:11.221] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:43:11.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:43:11.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.0193, RMS = 1.40731
[10:43:11.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[10:43:11.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:43:11.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.849, RMS = 1.4988
[10:43:11.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[10:43:11.225] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 138 seconds
[10:43:11.225] <TB0>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    2    0    0    1    1    1    0    2   61    2
[10:43:11.225] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:43:11.320] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:43:11.320] <TB0>     INFO: enter test to run
[10:43:11.320] <TB0>     INFO:   test:  no parameter change
[10:43:11.321] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[10:43:11.321] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[10:43:11.321] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[10:43:11.321] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:43:11.821] <TB0>    QUIET: Connection to board 133 closed.
[10:43:11.822] <TB0>     INFO: pXar: this is the end, my friend
[10:43:11.822] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
