

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_PK_W'
================================================================
* Date:           Wed Oct  1 10:14:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PK_W    |       24|       24|         2|          1|          1|    24|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      70|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln497_fu_549_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln497_fu_543_p2       |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          12|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_w       |   9|          2|    5|         10|
    |s_out3_blk_n             |   9|          2|    1|          2|
    |w_1_fu_108               |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |w_1_fu_108               |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_PK_W|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_PK_W|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_PK_W|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_PK_W|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_PK_W|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_PK_W|  return value|
|s_out3_din             |  out|  512|     ap_fifo|                      s_out3|       pointer|
|s_out3_num_data_valid  |   in|    7|     ap_fifo|                      s_out3|       pointer|
|s_out3_fifo_cap        |   in|    7|     ap_fifo|                      s_out3|       pointer|
|s_out3_full_n          |   in|    1|     ap_fifo|                      s_out3|       pointer|
|s_out3_write           |  out|    1|     ap_fifo|                      s_out3|       pointer|
|tile2_V_address0       |  out|    5|   ap_memory|                     tile2_V|         array|
|tile2_V_ce0            |  out|    1|   ap_memory|                     tile2_V|         array|
|tile2_V_q0             |   in|   16|   ap_memory|                     tile2_V|         array|
|tile2_V_32_address0    |  out|    5|   ap_memory|                  tile2_V_32|         array|
|tile2_V_32_ce0         |  out|    1|   ap_memory|                  tile2_V_32|         array|
|tile2_V_32_q0          |   in|   16|   ap_memory|                  tile2_V_32|         array|
|tile2_V_33_address0    |  out|    5|   ap_memory|                  tile2_V_33|         array|
|tile2_V_33_ce0         |  out|    1|   ap_memory|                  tile2_V_33|         array|
|tile2_V_33_q0          |   in|   16|   ap_memory|                  tile2_V_33|         array|
|tile2_V_34_address0    |  out|    5|   ap_memory|                  tile2_V_34|         array|
|tile2_V_34_ce0         |  out|    1|   ap_memory|                  tile2_V_34|         array|
|tile2_V_34_q0          |   in|   16|   ap_memory|                  tile2_V_34|         array|
|tile2_V_35_address0    |  out|    5|   ap_memory|                  tile2_V_35|         array|
|tile2_V_35_ce0         |  out|    1|   ap_memory|                  tile2_V_35|         array|
|tile2_V_35_q0          |   in|   16|   ap_memory|                  tile2_V_35|         array|
|tile2_V_36_address0    |  out|    5|   ap_memory|                  tile2_V_36|         array|
|tile2_V_36_ce0         |  out|    1|   ap_memory|                  tile2_V_36|         array|
|tile2_V_36_q0          |   in|   16|   ap_memory|                  tile2_V_36|         array|
|tile2_V_37_address0    |  out|    5|   ap_memory|                  tile2_V_37|         array|
|tile2_V_37_ce0         |  out|    1|   ap_memory|                  tile2_V_37|         array|
|tile2_V_37_q0          |   in|   16|   ap_memory|                  tile2_V_37|         array|
|tile2_V_38_address0    |  out|    5|   ap_memory|                  tile2_V_38|         array|
|tile2_V_38_ce0         |  out|    1|   ap_memory|                  tile2_V_38|         array|
|tile2_V_38_q0          |   in|   16|   ap_memory|                  tile2_V_38|         array|
|tile2_V_39_address0    |  out|    5|   ap_memory|                  tile2_V_39|         array|
|tile2_V_39_ce0         |  out|    1|   ap_memory|                  tile2_V_39|         array|
|tile2_V_39_q0          |   in|   16|   ap_memory|                  tile2_V_39|         array|
|tile2_V_40_address0    |  out|    5|   ap_memory|                  tile2_V_40|         array|
|tile2_V_40_ce0         |  out|    1|   ap_memory|                  tile2_V_40|         array|
|tile2_V_40_q0          |   in|   16|   ap_memory|                  tile2_V_40|         array|
|tile2_V_41_address0    |  out|    5|   ap_memory|                  tile2_V_41|         array|
|tile2_V_41_ce0         |  out|    1|   ap_memory|                  tile2_V_41|         array|
|tile2_V_41_q0          |   in|   16|   ap_memory|                  tile2_V_41|         array|
|tile2_V_42_address0    |  out|    5|   ap_memory|                  tile2_V_42|         array|
|tile2_V_42_ce0         |  out|    1|   ap_memory|                  tile2_V_42|         array|
|tile2_V_42_q0          |   in|   16|   ap_memory|                  tile2_V_42|         array|
|tile2_V_43_address0    |  out|    5|   ap_memory|                  tile2_V_43|         array|
|tile2_V_43_ce0         |  out|    1|   ap_memory|                  tile2_V_43|         array|
|tile2_V_43_q0          |   in|   16|   ap_memory|                  tile2_V_43|         array|
|tile2_V_44_address0    |  out|    5|   ap_memory|                  tile2_V_44|         array|
|tile2_V_44_ce0         |  out|    1|   ap_memory|                  tile2_V_44|         array|
|tile2_V_44_q0          |   in|   16|   ap_memory|                  tile2_V_44|         array|
|tile2_V_45_address0    |  out|    5|   ap_memory|                  tile2_V_45|         array|
|tile2_V_45_ce0         |  out|    1|   ap_memory|                  tile2_V_45|         array|
|tile2_V_45_q0          |   in|   16|   ap_memory|                  tile2_V_45|         array|
|tile2_V_46_address0    |  out|    5|   ap_memory|                  tile2_V_46|         array|
|tile2_V_46_ce0         |  out|    1|   ap_memory|                  tile2_V_46|         array|
|tile2_V_46_q0          |   in|   16|   ap_memory|                  tile2_V_46|         array|
|tile2_V_47_address0    |  out|    5|   ap_memory|                  tile2_V_47|         array|
|tile2_V_47_ce0         |  out|    1|   ap_memory|                  tile2_V_47|         array|
|tile2_V_47_q0          |   in|   16|   ap_memory|                  tile2_V_47|         array|
|tile2_V_48_address0    |  out|    5|   ap_memory|                  tile2_V_48|         array|
|tile2_V_48_ce0         |  out|    1|   ap_memory|                  tile2_V_48|         array|
|tile2_V_48_q0          |   in|   16|   ap_memory|                  tile2_V_48|         array|
|tile2_V_49_address0    |  out|    5|   ap_memory|                  tile2_V_49|         array|
|tile2_V_49_ce0         |  out|    1|   ap_memory|                  tile2_V_49|         array|
|tile2_V_49_q0          |   in|   16|   ap_memory|                  tile2_V_49|         array|
|tile2_V_50_address0    |  out|    5|   ap_memory|                  tile2_V_50|         array|
|tile2_V_50_ce0         |  out|    1|   ap_memory|                  tile2_V_50|         array|
|tile2_V_50_q0          |   in|   16|   ap_memory|                  tile2_V_50|         array|
|tile2_V_51_address0    |  out|    5|   ap_memory|                  tile2_V_51|         array|
|tile2_V_51_ce0         |  out|    1|   ap_memory|                  tile2_V_51|         array|
|tile2_V_51_q0          |   in|   16|   ap_memory|                  tile2_V_51|         array|
|tile2_V_52_address0    |  out|    5|   ap_memory|                  tile2_V_52|         array|
|tile2_V_52_ce0         |  out|    1|   ap_memory|                  tile2_V_52|         array|
|tile2_V_52_q0          |   in|   16|   ap_memory|                  tile2_V_52|         array|
|tile2_V_53_address0    |  out|    5|   ap_memory|                  tile2_V_53|         array|
|tile2_V_53_ce0         |  out|    1|   ap_memory|                  tile2_V_53|         array|
|tile2_V_53_q0          |   in|   16|   ap_memory|                  tile2_V_53|         array|
|tile2_V_54_address0    |  out|    5|   ap_memory|                  tile2_V_54|         array|
|tile2_V_54_ce0         |  out|    1|   ap_memory|                  tile2_V_54|         array|
|tile2_V_54_q0          |   in|   16|   ap_memory|                  tile2_V_54|         array|
|tile2_V_55_address0    |  out|    5|   ap_memory|                  tile2_V_55|         array|
|tile2_V_55_ce0         |  out|    1|   ap_memory|                  tile2_V_55|         array|
|tile2_V_55_q0          |   in|   16|   ap_memory|                  tile2_V_55|         array|
|tile2_V_56_address0    |  out|    5|   ap_memory|                  tile2_V_56|         array|
|tile2_V_56_ce0         |  out|    1|   ap_memory|                  tile2_V_56|         array|
|tile2_V_56_q0          |   in|   16|   ap_memory|                  tile2_V_56|         array|
|tile2_V_57_address0    |  out|    5|   ap_memory|                  tile2_V_57|         array|
|tile2_V_57_ce0         |  out|    1|   ap_memory|                  tile2_V_57|         array|
|tile2_V_57_q0          |   in|   16|   ap_memory|                  tile2_V_57|         array|
|tile2_V_58_address0    |  out|    5|   ap_memory|                  tile2_V_58|         array|
|tile2_V_58_ce0         |  out|    1|   ap_memory|                  tile2_V_58|         array|
|tile2_V_58_q0          |   in|   16|   ap_memory|                  tile2_V_58|         array|
|tile2_V_59_address0    |  out|    5|   ap_memory|                  tile2_V_59|         array|
|tile2_V_59_ce0         |  out|    1|   ap_memory|                  tile2_V_59|         array|
|tile2_V_59_q0          |   in|   16|   ap_memory|                  tile2_V_59|         array|
|tile2_V_60_address0    |  out|    5|   ap_memory|                  tile2_V_60|         array|
|tile2_V_60_ce0         |  out|    1|   ap_memory|                  tile2_V_60|         array|
|tile2_V_60_q0          |   in|   16|   ap_memory|                  tile2_V_60|         array|
|tile2_V_61_address0    |  out|    5|   ap_memory|                  tile2_V_61|         array|
|tile2_V_61_ce0         |  out|    1|   ap_memory|                  tile2_V_61|         array|
|tile2_V_61_q0          |   in|   16|   ap_memory|                  tile2_V_61|         array|
|tile2_V_62_address0    |  out|    5|   ap_memory|                  tile2_V_62|         array|
|tile2_V_62_ce0         |  out|    1|   ap_memory|                  tile2_V_62|         array|
|tile2_V_62_q0          |   in|   16|   ap_memory|                  tile2_V_62|         array|
+-----------------------+-----+-----+------------+----------------------------+--------------+

