#ifndef __HEADER_IHK_BUILTIN_MARCH
#define __HEADER_IHK_BUILTIN_MARCH

#define LAPIC_ID_SHIFT     24
#define LAPIC_ICR_ID_SHIFT 24

#define X86_IA32_NUM_PERF_COUNTERS 4

#define	MSR_IA32_TIME_STAMP_COUNTER	0x00000010 /* TSC */
#define MSR_IA32_PMC0        0x000000c1
#define MSR_IA32_PERFEVTSEL0 0x00000186
#define MSR_IA32_FIXED_CTR0  0x00000309
#define MSR_PERF_GLOBAL_CTRL 0x0000038f

#define ENABLE_SSE

#endif
