

================================================================
== Vivado HLS Report for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'
================================================================
* Date:           Wed Aug 10 16:30:32 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.890 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2314|     2314| 11.570 us | 11.570 us |  2314|  2314|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2308|     2308|         6|          1|          1|  2304|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|      67|      2|    -|
|Memory           |        8|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        0|      -|     333|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      5|     400|    375|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+
    |               Instance               |              Module             | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+
    |myproject_axi_mul_5s_16s_21_2_1_U258  |myproject_axi_mul_5s_16s_21_2_1  |        0|      1|  67|   2|    0|
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+
    |Total                                 |                                 |        0|      1|  67|   2|    0|
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +------------------------------------------+-------------------------------------+-----------+
    |                 Instance                 |                Module               | Expression|
    +------------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_21_3_1_U259  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U260  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U261  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U262  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    +------------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w17_V_U  |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V  |        8|  0|   0|    0|  2304|   29|     1|        66816|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                        |        8|  0|   0|    0|  2304|   29|     1|        66816|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_306_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_2_fu_321_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_3_fu_336_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_4_fu_277_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_291_p2               |     +    |      0|  0|  23|          16|          16|
    |i_in_fu_188_p2                    |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln442_fu_182_p2              |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|         110|          99|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5            |   9|          2|    1|          2|
    |ap_phi_mux_tmp_V_16_phi_fu_111_p4  |   9|          2|   16|         32|
    |data_V_V_blk_n                     |   9|          2|    1|          2|
    |i_in_0_reg_171                     |   9|          2|   12|         24|
    |real_start                         |   9|          2|    1|          2|
    |res_V_V_blk_n                      |   9|          2|    1|          2|
    |res_V_V_din                        |  33|          6|   16|         96|
    |tmp_V_13_reg_145                   |   9|          2|   16|         32|
    |tmp_V_14_reg_132                   |   9|          2|   16|         32|
    |tmp_V_15_reg_119                   |   9|          2|   16|         32|
    |tmp_V_16_reg_106                   |   9|          2|   16|         32|
    |tmp_V_reg_158                      |   9|          2|   16|         32|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 191|         40|  131|        332|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_4_reg_469      |  16|   0|   16|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |i_in_0_reg_171           |  12|   0|   12|          0|
    |icmp_ln442_reg_366       |   1|   0|    1|          0|
    |mul_ln1118_1_reg_454     |  21|   0|   21|          0|
    |mul_ln1118_2_reg_459     |  21|   0|   21|          0|
    |mul_ln1118_3_reg_464     |  21|   0|   21|          0|
    |mul_ln1118_reg_449       |  21|   0|   21|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_1_reg_405            |   5|   0|    5|          0|
    |tmp_5_reg_390            |   6|   0|    6|          0|
    |tmp_6_reg_395            |   6|   0|    6|          0|
    |tmp_7_reg_400            |   6|   0|    6|          0|
    |tmp_V_13_reg_145         |  16|   0|   16|          0|
    |tmp_V_14_reg_132         |  16|   0|   16|          0|
    |tmp_V_15_reg_119         |  16|   0|   16|          0|
    |tmp_V_16_reg_106         |  16|   0|   16|          0|
    |tmp_V_17_reg_380         |  16|   0|   16|          0|
    |tmp_V_reg_158            |  16|   0|   16|          0|
    |trunc_ln450_reg_385      |   6|   0|    6|          0|
    |trunc_ln708_4_reg_444    |  16|   0|   16|          0|
    |icmp_ln442_reg_366       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 333|  32|  270|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

