

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Mon Jul 20 13:08:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.448|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     86|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        -|      -|      50|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      50|    197|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln61_fu_172_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln77_fu_152_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state6    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_tran3to4_state2      |    and   |      0|  0|   2|           1|           1|
    |grp_nbread_fu_80_p2_0             |    and   |      0|  0|   2|           1|           0|
    |grp_fu_102_p2                     |   icmp   |      0|  0|  18|          24|          11|
    |icmp_ln879_10_fu_142_p2           |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_11_fu_147_p2           |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_8_fu_162_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_9_fu_167_p2            |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  86|          63|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |fatherSearch_blk_n       |   9|          2|    1|          2|
    |in2b_V_V_blk_n           |   9|          2|    1|          2|
    |in2b_V_V_din             |  21|          4|   11|         44|
    |nodo_V_blk_n             |   9|          2|    1|          2|
    |relationship_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         23|   19|         63|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln61_reg_219             |   1|   0|    1|          0|
    |and_ln77_reg_202             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |empty_n_3_reg_194            |   1|   0|    1|          0|
    |empty_n_reg_211              |   1|   0|    1|          0|
    |icmp_ln879_7_reg_198         |   1|   0|    1|          0|
    |icmp_ln879_reg_215           |   1|   0|    1|          0|
    |nodo_V_read_reg_178          |  11|   0|   11|          0|
    |relationship_V_read_reg_184  |   2|   0|    2|          0|
    |tmp_V_6_reg_206              |  11|   0|   11|          0|
    |tmp_V_reg_223                |  11|   0|   11|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  50|   0|   50|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|nodo_V_dout             |  in |   11|   ap_fifo  |     nodo_V     |    pointer   |
|nodo_V_empty_n          |  in |    1|   ap_fifo  |     nodo_V     |    pointer   |
|nodo_V_read             | out |    1|   ap_fifo  |     nodo_V     |    pointer   |
|relationship_V_dout     |  in |    2|   ap_fifo  | relationship_V |    pointer   |
|relationship_V_empty_n  |  in |    1|   ap_fifo  | relationship_V |    pointer   |
|relationship_V_read     | out |    1|   ap_fifo  | relationship_V |    pointer   |
|fatherSearch_dout       |  in |    1|   ap_fifo  |  fatherSearch  |    pointer   |
|fatherSearch_empty_n    |  in |    1|   ap_fifo  |  fatherSearch  |    pointer   |
|fatherSearch_read       | out |    1|   ap_fifo  |  fatherSearch  |    pointer   |
|in2_V_V_dout            |  in |   24|   ap_fifo  |     in2_V_V    |    pointer   |
|in2_V_V_empty_n         |  in |    1|   ap_fifo  |     in2_V_V    |    pointer   |
|in2_V_V_read            | out |    1|   ap_fifo  |     in2_V_V    |    pointer   |
|in2b_V_V_din            | out |   11|   ap_fifo  |    in2b_V_V    |    pointer   |
|in2b_V_V_full_n         |  in |    1|   ap_fifo  |    in2b_V_V    |    pointer   |
|in2b_V_V_write          | out |    1|   ap_fifo  |    in2b_V_V    |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

