--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
uaii.twr uaii.ncd uaii.pcf

Design file:              uaii.ncd
Physical constraint file: uaii.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 38067 paths analyzed, 10380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.834ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_61 (FF)
  Destination:          fdiv1_in1_r/register_6 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.799ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_61 to fdiv1_in1_r/register_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y187.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<61>
                                                       FSM/SR[0].shiftCtl_i/state_61
    SLICE_X35Y178.A3     net (fanout=68)       1.721   FSM/SR[0].shiftCtl_i/state<61>
    SLICE_X35Y178.A      Tilo                  0.086   N146
                                                       mux5/Z<6>_SW0_SW0
    SLICE_X26Y177.C5     net (fanout=1)        0.587   N146
    SLICE_X26Y177.CLK    Tas                   0.030   fdiv1_in1_r/register<7>
                                                       mux5/Z<6>
                                                       fdiv1_in1_r/register_6
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.491ns logic, 2.308ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in0_r/register_19 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in0_r/register_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X40Y182.D5     net (fanout=64)       1.204   N01
    SLICE_X40Y182.CLK    Tas                   0.007   fdiv1_in0_r/register<19>
                                                       mux3/Z<19>
                                                       fdiv1_in0_r/register_19
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.489ns logic, 2.274ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_61 (FF)
  Destination:          fdiv1_in1_r/register_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_61 to fdiv1_in1_r/register_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y187.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<61>
                                                       FSM/SR[0].shiftCtl_i/state_61
    SLICE_X34Y177.D5     net (fanout=68)       1.570   FSM/SR[0].shiftCtl_i/state<61>
    SLICE_X34Y177.D      Tilo                  0.086   N158
                                                       mux5/Z<2>_SW0_SW0
    SLICE_X33Y176.C4     net (fanout=1)        0.700   N158
    SLICE_X33Y176.CLK    Tas                   0.030   fdiv1_in1_r/register<3>
                                                       mux5/Z<2>
                                                       fdiv1_in1_r/register_2
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.491ns logic, 2.270ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in0_r/register_18 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in0_r/register_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X40Y182.C5     net (fanout=64)       1.193   N01
    SLICE_X40Y182.CLK    Tas                   0.006   fdiv1_in0_r/register<19>
                                                       mux3/Z<18>
                                                       fdiv1_in0_r/register_18
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.488ns logic, 2.263ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_4 (FF)
  Destination:          fdiv1_in1_r/register_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.735ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_4 to fdiv1_in1_r/register_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.CQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_4
    SLICE_X34Y177.D3     net (fanout=37)       1.523   FSM/SR[0].shiftCtl_i/state<4>
    SLICE_X34Y177.D      Tilo                  0.086   N158
                                                       mux5/Z<2>_SW0_SW0
    SLICE_X33Y176.C4     net (fanout=1)        0.700   N158
    SLICE_X33Y176.CLK    Tas                   0.030   fdiv1_in1_r/register<3>
                                                       mux5/Z<2>
                                                       fdiv1_in1_r/register_2
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.512ns logic, 2.223ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_0 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_0 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y180.AQ     Tcko                  0.396   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_0
    SLICE_X14Y174.AX     net (fanout=3)        1.399   fdiv1_in0_r/register<0>
    SLICE_X14Y174.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X14Y175.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X14Y175.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X14Y176.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X14Y176.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X14Y177.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X14Y177.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X14Y178.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X14Y178.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X14Y179.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X14Y179.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (1.277ns logic, 1.399ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in1_r/register_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.666ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in1_r/register_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X33Y176.D5     net (fanout=64)       1.085   N01
    SLICE_X33Y176.CLK    Tas                   0.029   fdiv1_in1_r/register<3>
                                                       mux5/Z<3>
                                                       fdiv1_in1_r/register_3
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.511ns logic, 2.155ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in1_r/register_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in1_r/register_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X33Y176.C5     net (fanout=64)       1.082   N01
    SLICE_X33Y176.CLK    Tas                   0.030   fdiv1_in1_r/register<3>
                                                       mux5/Z<2>
                                                       fdiv1_in1_r/register_2
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.512ns logic, 2.152ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_0 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.660ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_0 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y180.AQ     Tcko                  0.396   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_0
    SLICE_X14Y174.AX     net (fanout=3)        1.399   fdiv1_in0_r/register<0>
    SLICE_X14Y174.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X14Y175.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X14Y175.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X14Y176.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X14Y176.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X14Y177.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X14Y177.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X14Y178.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X14Y178.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X14Y179.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X14Y179.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
    SLICE_X14Y180.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c7f
    SLICE_X14Y180.CLK    Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000998
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (1.261ns logic, 1.399ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in0_r/register_27 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in0_r/register_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X20Y190.D6     net (fanout=64)       1.100   N01
    SLICE_X20Y190.CLK    Tas                   0.007   fdiv1_in0_r/register<27>
                                                       mux3/Z<27>
                                                       fdiv1_in0_r/register_27
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.489ns logic, 2.170ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in0_r/register_26 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.658ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in0_r/register_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X20Y190.C6     net (fanout=64)       1.100   N01
    SLICE_X20Y190.CLK    Tas                   0.006   fdiv1_in0_r/register<27>
                                                       mux3/Z<26>
                                                       fdiv1_in0_r/register_26
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.488ns logic, 2.170ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in0_r/register_17 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.655ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in0_r/register_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X40Y182.B6     net (fanout=64)       1.102   N01
    SLICE_X40Y182.CLK    Tas                   0.001   fdiv1_in0_r/register<19>
                                                       mux3/Z<17>
                                                       fdiv1_in0_r/register_17
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.483ns logic, 2.172ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in0_r/register_16 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.653ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in0_r/register_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X40Y182.A6     net (fanout=64)       1.095   N01
    SLICE_X40Y182.CLK    Tas                   0.006   fdiv1_in0_r/register<19>
                                                       mux3/Z<16>
                                                       fdiv1_in0_r/register_16
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.488ns logic, 2.165ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_4 (FF)
  Destination:          fdiv1_in0_r/register_19 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_4 to fdiv1_in0_r/register_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.CQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_4
    SLICE_X25Y181.A5     net (fanout=37)       0.954   FSM/SR[0].shiftCtl_i/state<4>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X40Y182.D5     net (fanout=64)       1.204   N01
    SLICE_X40Y182.CLK    Tas                   0.007   fdiv1_in0_r/register<19>
                                                       mux3/Z<19>
                                                       fdiv1_in0_r/register_19
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.489ns logic, 2.158ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_4 (FF)
  Destination:          fdiv1_in0_r/register_18 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_4 to fdiv1_in0_r/register_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.CQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_4
    SLICE_X25Y181.A5     net (fanout=37)       0.954   FSM/SR[0].shiftCtl_i/state<4>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X40Y182.C5     net (fanout=64)       1.193   N01
    SLICE_X40Y182.CLK    Tas                   0.006   fdiv1_in0_r/register<19>
                                                       mux3/Z<18>
                                                       fdiv1_in0_r/register_18
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.488ns logic, 2.147ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_0 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099c (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.623ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_0 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y180.AQ     Tcko                  0.396   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_0
    SLICE_X14Y174.AX     net (fanout=3)        1.399   fdiv1_in0_r/register<0>
    SLICE_X14Y174.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X14Y175.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X14Y175.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X14Y176.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X14Y176.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X14Y177.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X14Y177.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X14Y178.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X14Y178.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X14Y179.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X14Y179.CLK    Tcinck                0.098   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099c
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.224ns logic, 1.399ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in1_r/register_26 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.615ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in1_r/register_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X16Y189.D5     net (fanout=64)       1.056   N01
    SLICE_X16Y189.CLK    Tas                   0.007   fdiv1_in1_r/register<26>
                                                       mux5/Z<26>
                                                       fdiv1_in1_r/register_26
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.489ns logic, 2.126ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_0 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099b (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.615ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_0 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y180.AQ     Tcko                  0.396   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_0
    SLICE_X14Y174.AX     net (fanout=3)        1.399   fdiv1_in0_r/register<0>
    SLICE_X14Y174.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X14Y175.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X14Y175.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X14Y176.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X14Y176.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X14Y177.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X14Y177.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X14Y178.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X14Y178.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X14Y179.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X14Y179.CLK    Tcinck                0.090   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099b
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (1.216ns logic, 1.399ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in1_r/register_23 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in1_r/register_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X16Y189.A5     net (fanout=64)       1.050   N01
    SLICE_X16Y189.CLK    Tas                   0.006   fdiv1_in1_r/register<26>
                                                       mux5/Z<23>
                                                       fdiv1_in1_r/register_23
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.488ns logic, 2.120ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_13 (FF)
  Destination:          fdiv1_in1_r/register_30 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.604ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_13 to fdiv1_in1_r/register_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y185.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<13>
                                                       FSM/SR[0].shiftCtl_i/state_13
    SLICE_X25Y181.A4     net (fanout=36)       1.070   FSM/SR[0].shiftCtl_i/state<13>
    SLICE_X25Y181.A      Tilo                  0.086   fdiv1_in1_r/register<10>
                                                       mux3/Z<0>11
    SLICE_X15Y189.D5     net (fanout=64)       1.023   N01
    SLICE_X15Y189.CLK    Tas                   0.029   fdiv1_in1_r/register<30>
                                                       mux5/Z<30>
                                                       fdiv1_in1_r/register_30
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.511ns logic, 2.093ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y74.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y75.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y82.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y76.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y81.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[28].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[28].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[30].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[30].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[24].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[24].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[27].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r2/SR[27].shift_i/state<2>/CLK
  Logical resource: r2/SR[27].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y189.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r2/SR[29].shift_i/state<2>/CLK
  Logical resource: r2/SR[26].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y190.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: r2/SR[29].shift_i/state<2>/CLK
  Logical resource: r2/SR[26].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y190.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: r2/SR[29].shift_i/state<2>/CLK
  Logical resource: r2/SR[25].shift_i/Mshreg_state_2/CLK
  Location pin: SLICE_X12Y190.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_31 (FF)
  Destination:          uaii_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_31 to uaii_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y194.DQ     Tcko                  0.396   uaii_fdiv1_out<31>
                                                       uaii_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_30 (FF)
  Destination:          uaii_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_30 to uaii_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y194.CQ     Tcko                  0.396   uaii_fdiv1_out<31>
                                                       uaii_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_29 (FF)
  Destination:          uaii_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_29 to uaii_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y194.BQ     Tcko                  0.396   uaii_fdiv1_out<31>
                                                       uaii_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_28 (FF)
  Destination:          uaii_fdiv1_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_28 to uaii_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y194.AQ     Tcko                  0.396   uaii_fdiv1_out<31>
                                                       uaii_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_27 (FF)
  Destination:          uaii_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_27 to uaii_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y193.DQ     Tcko                  0.396   uaii_fdiv1_out<27>
                                                       uaii_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_26 (FF)
  Destination:          uaii_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_26 to uaii_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y193.CQ     Tcko                  0.396   uaii_fdiv1_out<27>
                                                       uaii_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_25 (FF)
  Destination:          uaii_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_25 to uaii_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y193.BQ     Tcko                  0.396   uaii_fdiv1_out<27>
                                                       uaii_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_24 (FF)
  Destination:          uaii_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_24 to uaii_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y193.AQ     Tcko                  0.396   uaii_fdiv1_out<27>
                                                       uaii_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_23 (FF)
  Destination:          uaii_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_23 to uaii_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y187.DQ     Tcko                  0.396   uaii_fdiv1_out<23>
                                                       uaii_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_22 (FF)
  Destination:          uaii_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_22 to uaii_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y187.CQ     Tcko                  0.396   uaii_fdiv1_out<23>
                                                       uaii_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_21 (FF)
  Destination:          uaii_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_21 to uaii_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y187.BQ     Tcko                  0.396   uaii_fdiv1_out<23>
                                                       uaii_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uaii_fdiv1_out_20 (FF)
  Destination:          uaii_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_20 to uaii_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y187.AQ     Tcko                  0.396   uaii_fdiv1_out<23>
                                                       uaii_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_4 (FF)
  Destination:          uaii_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_4 to uaii_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y174.AQ     Tcko                  0.375   uaii_fdiv1_out<7>
                                                       uaii_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_0 (FF)
  Destination:          uaii_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_0 to uaii_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y177.AQ     Tcko                  0.375   uaii_fdiv1_out<3>
                                                       uaii_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_10 (FF)
  Destination:          uaii_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_10 to uaii_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y179.CQ     Tcko                  0.375   uaii_fdiv1_out<11>
                                                       uaii_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_8 (FF)
  Destination:          uaii_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_8 to uaii_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y179.AQ     Tcko                  0.375   uaii_fdiv1_out<11>
                                                       uaii_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_3 (FF)
  Destination:          uaii_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_3 to uaii_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y177.DQ     Tcko                  0.375   uaii_fdiv1_out<3>
                                                       uaii_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_2 (FF)
  Destination:          uaii_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_2 to uaii_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y177.CQ     Tcko                  0.375   uaii_fdiv1_out<3>
                                                       uaii_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_13 (FF)
  Destination:          uaii_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_13 to uaii_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y174.BQ     Tcko                  0.375   uaii_fdiv1_out<15>
                                                       uaii_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_12 (FF)
  Destination:          uaii_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_12 to uaii_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y174.AQ     Tcko                  0.375   uaii_fdiv1_out<15>
                                                       uaii_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_7 (FF)
  Destination:          uaii_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_7 to uaii_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y174.DQ     Tcko                  0.375   uaii_fdiv1_out<7>
                                                       uaii_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_6 (FF)
  Destination:          uaii_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_6 to uaii_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y174.CQ     Tcko                  0.375   uaii_fdiv1_out<7>
                                                       uaii_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_5 (FF)
  Destination:          uaii_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_5 to uaii_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y174.BQ     Tcko                  0.375   uaii_fdiv1_out<7>
                                                       uaii_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_14 (FF)
  Destination:          uaii_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_14 to uaii_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y174.CQ     Tcko                  0.375   uaii_fdiv1_out<15>
                                                       uaii_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_1 (FF)
  Destination:          uaii_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_1 to uaii_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y177.BQ     Tcko                  0.375   uaii_fdiv1_out<3>
                                                       uaii_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_19 (FF)
  Destination:          uaii_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_19 to uaii_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y174.DQ     Tcko                  0.375   uaii_fdiv1_out<19>
                                                       uaii_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_11 (FF)
  Destination:          uaii_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_11 to uaii_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y179.DQ     Tcko                  0.375   uaii_fdiv1_out<11>
                                                       uaii_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_18 (FF)
  Destination:          uaii_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_18 to uaii_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y174.CQ     Tcko                  0.375   uaii_fdiv1_out<19>
                                                       uaii_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_9 (FF)
  Destination:          uaii_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_9 to uaii_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y179.BQ     Tcko                  0.375   uaii_fdiv1_out<11>
                                                       uaii_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_17 (FF)
  Destination:          uaii_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_17 to uaii_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y174.BQ     Tcko                  0.375   uaii_fdiv1_out<19>
                                                       uaii_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_rdy_0 (FF)
  Destination:          uaii_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_rdy_0 to uaii_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y182.CQ     Tcko                  0.375   uaii_fdiv1_out_rdy<0>
                                                       uaii_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_16 (FF)
  Destination:          uaii_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_16 to uaii_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y174.AQ     Tcko                  0.375   uaii_fdiv1_out<19>
                                                       uaii_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uaii_fdiv1_out_15 (FF)
  Destination:          uaii_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uaii_fdiv1_out_15 to uaii_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y174.DQ     Tcko                  0.375   uaii_fdiv1_out<15>
                                                       uaii_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38100 paths, 0 nets, and 6945 connections

Design statistics:
   Minimum period:   2.834ns{1}   (Maximum frequency: 352.858MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 20:33:44 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



