Loading plugins phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.165ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.063ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 23 14:18:38 2021


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Manchester encoder-decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 23 14:18:38 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Manchester encoder-decoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Manchester encoder-decoder.v (line 2437, col 57):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 23 14:18:38 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 23 14:18:39 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\Counter_1:Net_89\
	\Counter_1:Net_95\
	\Counter_1:Net_102\
	\Comp_1:Net_9\
	\Comp_2:Net_9\
	Net_13223
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13209
	\BitCounterDec:Net_49\
	\BitCounterDec:Net_82\
	\BitCounterDec:Net_95\
	\BitCounterDec:Net_91\
	\BitCounterDec:Net_102\
	\BitCounterDec:CounterUDB:ctrl_cmod_2\
	\BitCounterDec:CounterUDB:ctrl_cmod_1\
	\BitCounterDec:CounterUDB:ctrl_cmod_0\
	Net_13210
	\RecieveShiftReg:Net_1\
	\RecieveShiftReg:Net_2\
	\RecieveShiftReg:bSR:ctrl_f0_full\
	Net_13217
	Net_13076
	\Counter_2:Net_89\
	\Counter_2:Net_95\
	\Counter_2:Net_102\
	Net_13148
	\Counter_4:Net_49\
	\Counter_4:Net_82\
	\Counter_4:Net_95\
	\Counter_4:Net_91\
	\Counter_4:Net_102\
	\Counter_4:CounterUDB:ctrl_cmod_2\
	\Counter_4:CounterUDB:ctrl_cmod_1\
	\Counter_4:CounterUDB:ctrl_cmod_0\
	Net_13149
	\Counter_4:CounterUDB:reload_tc\
	Net_13091
	\Counter_3:Net_89\
	\Counter_3:Net_95\
	\Counter_3:Net_102\
	\MODULE_2:g1:a0:gx:u0:albi_3\
	\MODULE_2:g1:a0:gx:u0:agbi_3\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_2_31\
	\BasicCounter_1:add_vi_vv_MODGEN_2_30\
	\BasicCounter_1:add_vi_vv_MODGEN_2_29\
	\BasicCounter_1:add_vi_vv_MODGEN_2_28\
	\BasicCounter_1:add_vi_vv_MODGEN_2_27\
	\BasicCounter_1:add_vi_vv_MODGEN_2_26\
	\BasicCounter_1:add_vi_vv_MODGEN_2_25\
	\BasicCounter_1:add_vi_vv_MODGEN_2_24\
	\BasicCounter_1:add_vi_vv_MODGEN_2_23\
	\BasicCounter_1:add_vi_vv_MODGEN_2_22\
	\BasicCounter_1:add_vi_vv_MODGEN_2_21\
	\BasicCounter_1:add_vi_vv_MODGEN_2_20\
	\BasicCounter_1:add_vi_vv_MODGEN_2_19\
	\BasicCounter_1:add_vi_vv_MODGEN_2_18\
	\BasicCounter_1:add_vi_vv_MODGEN_2_17\
	\BasicCounter_1:add_vi_vv_MODGEN_2_16\
	\BasicCounter_1:add_vi_vv_MODGEN_2_15\
	\BasicCounter_1:add_vi_vv_MODGEN_2_14\
	\BasicCounter_1:add_vi_vv_MODGEN_2_13\
	\BasicCounter_1:add_vi_vv_MODGEN_2_12\
	\BasicCounter_1:add_vi_vv_MODGEN_2_11\
	\BasicCounter_1:add_vi_vv_MODGEN_2_10\
	\BasicCounter_1:add_vi_vv_MODGEN_2_9\
	\BasicCounter_1:add_vi_vv_MODGEN_2_8\

Deleted 176 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \Counter_1:Net_82\ to zero
Aliasing \Counter_1:Net_91\ to zero
Aliasing tmpOE__S1ms_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__DInN_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__DInP_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Vout_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \Comp_1:clock\ to zero
Aliasing \Comp_2:clock\ to zero
Aliasing tmpOE__Pin_5_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_4_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \PGA_1:Net_37\ to zero
Aliasing \PGA_1:Net_40\ to zero
Aliasing \PGA_1:Net_38\ to zero
Aliasing \PGA_1:Net_39\ to zero
Aliasing \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing Net_13220 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_2_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_11667_7 to zero
Aliasing Net_11667_6 to zero
Aliasing Net_11667_5 to zero
Aliasing Net_11667_4 to zero
Aliasing Net_11667_3 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_11667_2 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_11667_1 to zero
Aliasing Net_11667_0 to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__pin0_2_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin0_7_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__frame_pin_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \BitCounterDec:Net_89\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterDec:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterDec:CounterUDB:reset\ to zero
Aliasing \BitCounterDec:CounterUDB:tc_i\ to \BitCounterDec:CounterUDB:reload_tc\
Aliasing \RecieveShiftReg:bSR:status_2\ to zero
Aliasing \RecieveShiftReg:bSR:final_load\ to zero
Aliasing \RecieveShiftReg:bSR:reset\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing cydff_2R to zero
Aliasing tmpOE__Pin_3_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \PGA_2:Net_37\ to zero
Aliasing \PGA_2:Net_40\ to zero
Aliasing \PGA_2:Net_38\ to zero
Aliasing \PGA_2:Net_39\ to zero
Aliasing \PGA_3:Net_37\ to zero
Aliasing \PGA_3:Net_40\ to zero
Aliasing \PGA_3:Net_38\ to zero
Aliasing \PGA_3:Net_39\ to zero
Aliasing \PGA_4:Net_37\ to zero
Aliasing \PGA_4:Net_40\ to zero
Aliasing \PGA_4:Net_38\ to zero
Aliasing \PGA_4:Net_39\ to zero
Aliasing tmpOE__Vout_2_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmp__cydff_17_clk to tmp__cydff_1_clk
Aliasing Net_11370 to zero
Aliasing cydff_17R to zero
Aliasing \Counter_2:Net_82\ to zero
Aliasing \Counter_2:Net_91\ to zero
Aliasing \Counter_4:Net_89\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \Counter_4:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_4:CounterUDB:ctrl_capmode_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \Counter_4:CounterUDB:status_4\ to \Counter_4:CounterUDB:reload\
Aliasing \Counter_4:CounterUDB:reset\ to zero
Aliasing Net_13085 to zero
Aliasing cydff_4R to zero
Aliasing \Counter_3:Net_82\ to zero
Aliasing \Counter_3:Net_91\ to zero
Aliasing tmpOE__Pin_6_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing MODIN2_7 to \BasicCounter_1:MODIN1_7\
Aliasing MODIN2_6 to \BasicCounter_1:MODIN1_6\
Aliasing MODIN2_5 to \BasicCounter_1:MODIN1_5\
Aliasing MODIN2_4 to \BasicCounter_1:MODIN1_4\
Aliasing MODIN2_3 to \BasicCounter_1:MODIN1_3\
Aliasing MODIN2_2 to \BasicCounter_1:MODIN1_2\
Aliasing MODIN2_1 to \BasicCounter_1:MODIN1_1\
Aliasing MODIN2_0 to \BasicCounter_1:MODIN1_0\
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing cydff_1D to \LUT_1:tmp__LUT_1_ins_0\
Aliasing \BitCounterDec:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterDec:CounterUDB:prevCompare\\D\
Aliasing \RecieveShiftReg:bSR:load_reg\\D\ to zero
Aliasing \Counter_4:CounterUDB:prevCapture\\D\ to tmp__cydff_1_clk
Aliasing \Counter_4:CounterUDB:cmp_out_reg_i\\D\ to \Counter_4:CounterUDB:prevCompare\\D\
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \Counter_1:Net_82\[65] = zero[4]
Removing Lhs of wire \Counter_1:Net_91\[66] = zero[4]
Removing Rhs of wire Net_11488[70] = \Counter_1:Net_42\[69]
Removing Rhs of wire Start_1_MS[71] = \Counter_1:Net_48\[67]
Removing Lhs of wire tmpOE__S1ms_net_0[77] = one[9]
Removing Lhs of wire tmpOE__DInN_net_0[84] = one[9]
Removing Lhs of wire tmpOE__DInP_net_0[92] = one[9]
Removing Lhs of wire tmpOE__Vout_1_net_0[106] = one[9]
Removing Rhs of wire Net_12755[118] = \LUT_1:tmp__LUT_1_reg_2\[145]
Removing Rhs of wire Frame_clear_1[119] = \GlitchFilter_6:state_0\[176]
Removing Lhs of wire \Comp_1:clock\[122] = zero[4]
Removing Rhs of wire n123[124] = \Comp_1:Net_1\[123]
Removing Lhs of wire \Comp_2:clock\[127] = zero[4]
Removing Rhs of wire n124[129] = \Comp_2:Net_1\[128]
Removing Lhs of wire tmpOE__Pin_5_net_0[132] = one[9]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_4\[137] = Net_12445[138]
Removing Rhs of wire Net_12445[138] = \LUT_1:tmp__LUT_1_reg_1\[146]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_3\[139] = Net_12317[140]
Removing Rhs of wire Net_12317[140] = \LUT_1:tmp__LUT_1_reg_0\[147]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[141] = Net_12316[117]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[142] = n123[124]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[143] = n124[129]
Removing Lhs of wire tmpOE__Pin_4_net_0[149] = one[9]
Removing Rhs of wire Net_110[155] = cydff_1[157]
Removing Lhs of wire tmp__cydff_1_clk[156] = Frame_clear_1[119]
Removing Lhs of wire \PGA_1:Net_37\[165] = zero[4]
Removing Lhs of wire \PGA_1:Net_40\[166] = zero[4]
Removing Lhs of wire \PGA_1:Net_38\[167] = zero[4]
Removing Lhs of wire \PGA_1:Net_39\[168] = zero[4]
Removing Lhs of wire \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\[180] = zero[4]
Removing Lhs of wire Net_13220[214] = one[9]
Removing Lhs of wire tmpOE__Pin_2_net_0[225] = one[9]
Removing Lhs of wire Net_11667_7[231] = zero[4]
Removing Lhs of wire Net_11667_6[232] = zero[4]
Removing Lhs of wire Net_11667_5[233] = zero[4]
Removing Lhs of wire Net_11667_4[234] = zero[4]
Removing Lhs of wire Net_11667_3[235] = one[9]
Removing Lhs of wire Net_11667_2[236] = one[9]
Removing Lhs of wire Net_11667_1[237] = zero[4]
Removing Lhs of wire Net_11667_0[238] = zero[4]
Removing Rhs of wire Net_3003[239] = cmp_vv_vv_MODGEN_1[240]
Removing Rhs of wire Net_3003[239] = \MODULE_2:g1:a0:xeq\[1213]
Removing Rhs of wire Net_3003[239] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[1176]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_7\[243] = \BasicCounter_1:MODULE_1:g2:a0:s_7\[410]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_6\[245] = \BasicCounter_1:MODULE_1:g2:a0:s_6\[411]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_5\[247] = \BasicCounter_1:MODULE_1:g2:a0:s_5\[412]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_4\[249] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[413]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_3\[251] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[414]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_2\[253] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[415]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_1\[255] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[416]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_0\[257] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[417]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[298] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[299] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[300] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[301] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[302] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[303] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[304] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[305] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[306] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[307] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[308] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[309] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[310] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[311] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[312] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[313] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[314] = \BasicCounter_1:MODIN1_7\[315]
Removing Lhs of wire \BasicCounter_1:MODIN1_7\[315] = Net_11666_7[242]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[316] = \BasicCounter_1:MODIN1_6\[317]
Removing Lhs of wire \BasicCounter_1:MODIN1_6\[317] = Net_11666_6[244]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[318] = \BasicCounter_1:MODIN1_5\[319]
Removing Lhs of wire \BasicCounter_1:MODIN1_5\[319] = Net_11666_5[246]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[320] = \BasicCounter_1:MODIN1_4\[321]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[321] = Net_11666_4[248]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[322] = \BasicCounter_1:MODIN1_3\[323]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[323] = Net_11666_3[250]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[324] = \BasicCounter_1:MODIN1_2\[325]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[325] = Net_11666_2[252]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[326] = \BasicCounter_1:MODIN1_1\[327]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[327] = Net_11666_1[254]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[328] = \BasicCounter_1:MODIN1_0\[329]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[329] = Net_11666_0[256]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[455] = one[9]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[456] = one[9]
Removing Lhs of wire tmpOE__pin0_2_net_0[458] = one[9]
Removing Lhs of wire tmpOE__Pin0_7_net_0[464] = one[9]
Removing Rhs of wire Net_11733[465] = cydff_2[802]
Removing Lhs of wire tmpOE__Pin_1_net_0[471] = one[9]
Removing Rhs of wire Net_7164[472] = \BitCounterDec:Net_43\[487]
Removing Lhs of wire tmpOE__frame_pin_net_0[481] = one[9]
Removing Lhs of wire \BitCounterDec:Net_89\[491] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_1\[500] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_0\[501] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_enable\[513] = \BitCounterDec:CounterUDB:control_7\[505]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_rising\[515] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_falling\[516] = \BitCounterDec:CounterUDB:prevCapture\[514]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[519] = \BitCounterDec:CounterUDB:reload_tc\[520]
Removing Lhs of wire \BitCounterDec:CounterUDB:counter_enable\[522] = \BitCounterDec:CounterUDB:final_enable\[521]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_0\[523] = \BitCounterDec:CounterUDB:cmp_out_status\[524]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_1\[525] = \BitCounterDec:CounterUDB:per_zero\[526]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_2\[527] = \BitCounterDec:CounterUDB:overflow_status\[528]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_3\[529] = \BitCounterDec:CounterUDB:underflow_status\[530]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_4\[531] = \BitCounterDec:CounterUDB:hwCapture\[518]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_5\[532] = \BitCounterDec:CounterUDB:fifo_full\[533]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_6\[534] = \BitCounterDec:CounterUDB:fifo_nempty\[535]
Removing Lhs of wire \BitCounterDec:CounterUDB:reset\[537] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:dp_dir\[539] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_i\[544] = \BitCounterDec:CounterUDB:reload\[519]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_2\[553] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_1\[554] = \BitCounterDec:CounterUDB:count_enable\[552]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_0\[555] = \BitCounterDec:CounterUDB:reload\[519]
Removing Lhs of wire \RecieveShiftReg:Net_350\[584] = Net_11733[465]
Removing Rhs of wire \RecieveShiftReg:bSR:ctrl_clk_enable\[587] = \RecieveShiftReg:bSR:control_0\[588]
Removing Lhs of wire \RecieveShiftReg:bSR:status_2\[600] = zero[4]
Removing Lhs of wire \RecieveShiftReg:bSR:status_0\[601] = zero[4]
Removing Lhs of wire \RecieveShiftReg:bSR:final_load\[602] = zero[4]
Removing Lhs of wire \RecieveShiftReg:bSR:status_1\[603] = Net_7164[472]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[604] = \RecieveShiftReg:bSR:f0_blk_stat_final\[605]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[604] = \RecieveShiftReg:bSR:f0_blk_stat_32_3\[615]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[606] = \RecieveShiftReg:bSR:f0_bus_stat_final\[607]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[606] = \RecieveShiftReg:bSR:f0_bus_stat_32_3\[616]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[608] = \RecieveShiftReg:bSR:f1_blk_stat_final\[609]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[608] = \RecieveShiftReg:bSR:f1_blk_stat_32_3\[617]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[610] = \RecieveShiftReg:bSR:f1_bus_stat_final\[611]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[610] = \RecieveShiftReg:bSR:f1_bus_stat_32_3\[618]
Removing Lhs of wire \RecieveShiftReg:bSR:reset\[620] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_83\[796] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_81\[797] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_82\[798] = zero[4]
Removing Lhs of wire cydff_2R[803] = zero[4]
Removing Lhs of wire cydff_2S[804] = Net_11586[161]
Removing Lhs of wire tmpOE__Pin_3_net_0[806] = one[9]
Removing Lhs of wire \PGA_2:Net_37\[814] = zero[4]
Removing Lhs of wire \PGA_2:Net_40\[815] = zero[4]
Removing Lhs of wire \PGA_2:Net_38\[816] = zero[4]
Removing Lhs of wire \PGA_2:Net_39\[817] = zero[4]
Removing Lhs of wire \PGA_3:Net_37\[826] = zero[4]
Removing Lhs of wire \PGA_3:Net_40\[827] = zero[4]
Removing Lhs of wire \PGA_3:Net_38\[828] = zero[4]
Removing Lhs of wire \PGA_3:Net_39\[829] = zero[4]
Removing Lhs of wire \PGA_4:Net_37\[837] = zero[4]
Removing Lhs of wire \PGA_4:Net_40\[838] = zero[4]
Removing Lhs of wire \PGA_4:Net_38\[839] = zero[4]
Removing Lhs of wire \PGA_4:Net_39\[840] = zero[4]
Removing Lhs of wire tmpOE__Vout_2_net_0[847] = one[9]
Removing Lhs of wire tmp__cydff_17_clk[852] = Frame_clear_1[119]
Removing Lhs of wire Net_11370[854] = zero[4]
Removing Lhs of wire cydff_17R[855] = zero[4]
Removing Rhs of wire Net_11385[856] = \Counter_2:Net_48\[863]
Removing Lhs of wire cydff_17S[857] = Net_11385[856]
Removing Lhs of wire Net_11374[858] = cydff_17[853]
Removing Lhs of wire \Counter_2:Net_82\[861] = zero[4]
Removing Lhs of wire \Counter_2:Net_91\[862] = zero[4]
Removing Rhs of wire Net_13151[871] = \Counter_4:Net_43\[872]
Removing Lhs of wire \Counter_4:Net_89\[876] = one[9]
Removing Lhs of wire \Counter_4:CounterUDB:ctrl_capmode_1\[886] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:ctrl_capmode_0\[887] = one[9]
Removing Lhs of wire \Counter_4:CounterUDB:ctrl_enable\[899] = \Counter_4:CounterUDB:control_7\[891]
Removing Lhs of wire \Counter_4:CounterUDB:reload\[905] = \Counter_4:CounterUDB:hwCapture\[904]
Removing Lhs of wire \Counter_4:CounterUDB:final_enable\[906] = \Counter_4:CounterUDB:control_7\[891]
Removing Lhs of wire \Counter_4:CounterUDB:counter_enable\[907] = \Counter_4:CounterUDB:control_7\[891]
Removing Rhs of wire \Counter_4:CounterUDB:status_0\[908] = \Counter_4:CounterUDB:cmp_out_status\[909]
Removing Rhs of wire \Counter_4:CounterUDB:status_1\[910] = \Counter_4:CounterUDB:per_zero\[911]
Removing Rhs of wire \Counter_4:CounterUDB:status_2\[912] = \Counter_4:CounterUDB:overflow_status\[913]
Removing Rhs of wire \Counter_4:CounterUDB:status_3\[914] = \Counter_4:CounterUDB:underflow_status\[915]
Removing Lhs of wire \Counter_4:CounterUDB:status_4\[916] = \Counter_4:CounterUDB:hwCapture\[904]
Removing Rhs of wire \Counter_4:CounterUDB:status_5\[917] = \Counter_4:CounterUDB:fifo_full\[918]
Removing Rhs of wire \Counter_4:CounterUDB:status_6\[919] = \Counter_4:CounterUDB:fifo_nempty\[920]
Removing Lhs of wire \Counter_4:CounterUDB:reset\[922] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:dp_dir\[924] = one[9]
Removing Rhs of wire \Counter_4:CounterUDB:cmp_out_i\[931] = \Counter_4:CounterUDB:cmp_less\[932]
Removing Lhs of wire \Counter_4:CounterUDB:cs_addr_2\[940] = one[9]
Removing Lhs of wire \Counter_4:CounterUDB:cs_addr_1\[941] = \Counter_4:CounterUDB:count_enable\[938]
Removing Lhs of wire \Counter_4:CounterUDB:cs_addr_0\[942] = \Counter_4:CounterUDB:hwCapture\[904]
Removing Lhs of wire Net_13085[1068] = zero[4]
Removing Lhs of wire cydff_4R[1069] = zero[4]
Removing Rhs of wire Net_13088[1070] = \Counter_3:Net_48\[1077]
Removing Lhs of wire cydff_4S[1071] = Net_13088[1070]
Removing Lhs of wire Net_13086[1072] = cydff_4[1067]
Removing Lhs of wire \Counter_3:Net_82\[1075] = zero[4]
Removing Lhs of wire \Counter_3:Net_91\[1076] = zero[4]
Removing Lhs of wire tmpOE__Pin_6_net_0[1086] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:newa_7\[1094] = Net_11666_7[242]
Removing Lhs of wire MODIN2_7[1095] = Net_11666_7[242]
Removing Lhs of wire \MODULE_2:g1:a0:newa_6\[1096] = Net_11666_6[244]
Removing Lhs of wire MODIN2_6[1097] = Net_11666_6[244]
Removing Lhs of wire \MODULE_2:g1:a0:newa_5\[1098] = Net_11666_5[246]
Removing Lhs of wire MODIN2_5[1099] = Net_11666_5[246]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[1100] = Net_11666_4[248]
Removing Lhs of wire MODIN2_4[1101] = Net_11666_4[248]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[1102] = Net_11666_3[250]
Removing Lhs of wire MODIN2_3[1103] = Net_11666_3[250]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[1104] = Net_11666_2[252]
Removing Lhs of wire MODIN2_2[1105] = Net_11666_2[252]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[1106] = Net_11666_1[254]
Removing Lhs of wire MODIN2_1[1107] = Net_11666_1[254]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[1108] = Net_11666_0[256]
Removing Lhs of wire MODIN2_0[1109] = Net_11666_0[256]
Removing Lhs of wire \MODULE_2:g1:a0:newb_7\[1110] = MODIN3_7[1111]
Removing Lhs of wire MODIN3_7[1111] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_6\[1112] = MODIN3_6[1113]
Removing Lhs of wire MODIN3_6[1113] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_5\[1114] = MODIN3_5[1115]
Removing Lhs of wire MODIN3_5[1115] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[1116] = MODIN3_4[1117]
Removing Lhs of wire MODIN3_4[1117] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[1118] = MODIN3_3[1119]
Removing Lhs of wire MODIN3_3[1119] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[1120] = MODIN3_2[1121]
Removing Lhs of wire MODIN3_2[1121] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[1122] = MODIN3_1[1123]
Removing Lhs of wire MODIN3_1[1123] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[1124] = MODIN3_0[1125]
Removing Lhs of wire MODIN3_0[1125] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_7\[1126] = Net_11666_7[242]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_6\[1127] = Net_11666_6[244]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_5\[1128] = Net_11666_5[246]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[1129] = Net_11666_4[248]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[1130] = Net_11666_3[250]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[1131] = Net_11666_2[252]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[1132] = Net_11666_1[254]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[1133] = Net_11666_0[256]
Removing Lhs of wire \MODULE_2:g1:a0:datab_7\[1134] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_6\[1135] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_5\[1136] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[1137] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[1138] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[1139] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[1140] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[1141] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_7\[1142] = Net_11666_7[242]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_6\[1143] = Net_11666_6[244]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_5\[1144] = Net_11666_5[246]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[1145] = Net_11666_4[248]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[1146] = Net_11666_3[250]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[1147] = Net_11666_2[252]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[1148] = Net_11666_1[254]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[1149] = Net_11666_0[256]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_7\[1150] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_6\[1151] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_5\[1152] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[1153] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[1154] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[1155] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[1156] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[1157] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[1166] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[1167] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[1165]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[1175] = \MODULE_2:g1:a0:gx:u0:eq_7\[1174]
Removing Lhs of wire \LUT_1:tmp__LUT_1_reg_1\\D\[1225] = n123[124]
Removing Lhs of wire \LUT_1:tmp__LUT_1_reg_0\\D\[1226] = n124[129]
Removing Lhs of wire cydff_1D[1227] = n124[129]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[1229] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCapture\\D\[1239] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:overflow_reg_i\\D\[1240] = \BitCounterDec:CounterUDB:overflow\[538]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow_reg_i\\D\[1241] = \BitCounterDec:CounterUDB:underflow\[541]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_reg_i\\D\[1242] = \BitCounterDec:CounterUDB:reload\[519]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCompare\\D\[1243] = \BitCounterDec:CounterUDB:cmp_out_i\[546]
Removing Lhs of wire \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\[1244] = \BitCounterDec:CounterUDB:cmp_out_i\[546]
Removing Lhs of wire \BitCounterDec:CounterUDB:count_stored_i\\D\[1245] = Net_11892[212]
Removing Lhs of wire \RecieveShiftReg:bSR:load_reg\\D\[1246] = zero[4]
Removing Lhs of wire cydff_2D[1247] = Net_5249[801]
Removing Lhs of wire cydff_17D[1248] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:prevCapture\\D\[1249] = Frame_clear_1[119]
Removing Lhs of wire \Counter_4:CounterUDB:overflow_reg_i\\D\[1250] = \Counter_4:CounterUDB:overflow\[923]
Removing Lhs of wire \Counter_4:CounterUDB:underflow_reg_i\\D\[1251] = \Counter_4:CounterUDB:underflow\[926]
Removing Lhs of wire \Counter_4:CounterUDB:tc_reg_i\\D\[1252] = \Counter_4:CounterUDB:tc_i\[929]
Removing Lhs of wire \Counter_4:CounterUDB:prevCompare\\D\[1253] = \Counter_4:CounterUDB:cmp_out_i\[931]
Removing Lhs of wire \Counter_4:CounterUDB:cmp_out_reg_i\\D\[1254] = \Counter_4:CounterUDB:cmp_out_i\[931]
Removing Lhs of wire \Counter_4:CounterUDB:count_stored_i\\D\[1255] = Net_13157[937]
Removing Lhs of wire cydff_4D[1256] = zero[4]

------------------------------------------------------
Aliased 0 equations, 274 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_12316' (cost = 3):
Net_12316 <= ((Net_12755 and Frame_clear_1));

Note:  Expanding virtual equation for 'Data_sync_0' (cost = 4):
Data_sync_0 <= ((not Net_110 and Net_12755)
	OR (not Net_12755 and Net_110));

Note:  Expanding virtual equation for 'Net_11586' (cost = 0):
Net_11586 <= (not Frame_clear_1);

Note:  Expanding virtual equation for 'FrameRX_1' (cost = 2):
FrameRX_1 <= ((not n124 and n123)
	OR (not n123 and n124));

Note:  Expanding virtual equation for 'Net_5249' (cost = 0):
Net_5249 <= (not Net_11733);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 0):
\GlitchFilter_1:genblk1[0]:or_term\ <=  ('1') ;

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 0):
\GlitchFilter_1:genblk1[0]:and_term\ <= (\GlitchFilter_1:genblk1[0]:sample\);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_11666_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_11666_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterDec:CounterUDB:capt_either_edge\ <= (\BitCounterDec:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:overflow\' (cost = 0):
\BitCounterDec:CounterUDB:overflow\ <= (\BitCounterDec:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:underflow\' (cost = 0):
\BitCounterDec:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterDec:CounterUDB:cmp_out_i\ <= (not \BitCounterDec:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:capt_rising\' (cost = 2):
\Counter_4:CounterUDB:capt_rising\ <= ((not \Counter_4:CounterUDB:prevCapture\ and Frame_clear_1));

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:capt_falling\' (cost = 1):
\Counter_4:CounterUDB:capt_falling\ <= ((not Frame_clear_1 and \Counter_4:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_4:CounterUDB:capt_either_edge\ <= ((not Frame_clear_1 and \Counter_4:CounterUDB:prevCapture\)
	OR (not \Counter_4:CounterUDB:prevCapture\ and Frame_clear_1));

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:overflow\' (cost = 0):
\Counter_4:CounterUDB:overflow\ <= (\Counter_4:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_4:CounterUDB:underflow\' (cost = 0):
\Counter_4:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= (not Net_11666_7);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_6\ <= (not Net_11666_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= (not Net_11666_5);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (not Net_11666_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (Net_11666_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (Net_11666_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (not Net_11666_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (not Net_11666_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not Net_11666_1 and not Net_11666_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_11666_1 and not Net_11666_0 and Net_11666_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_11666_1 and not Net_11666_0 and Net_11666_3 and Net_11666_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not Net_11666_4 and not Net_11666_1 and not Net_11666_0 and Net_11666_3 and Net_11666_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_5\ <= ((not Net_11666_5 and not Net_11666_4 and not Net_11666_1 and not Net_11666_0 and Net_11666_3 and Net_11666_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_6\ <= ((not Net_11666_6 and not Net_11666_5 and not Net_11666_4 and not Net_11666_1 and not Net_11666_0 and Net_11666_3 and Net_11666_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_6\ <= (Net_11666_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_3\ <= (not Net_11666_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_11666_4 and not Net_11666_3));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_4\ <= (Net_11666_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <= (Net_11666_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= (Net_11666_0
	OR Net_11666_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_10124' (cost = 0):
Net_10124 <= (Frame_clear_1);

Note:  Expanding virtual equation for 'Net_12923' (cost = 8):
Net_12923 <= ((not Net_110 and Net_12755 and Net_11733)
	OR (not Net_12755 and Net_110 and Net_11733)
	OR (not Net_11733 and Net_12755 and Net_110)
	OR (not Net_12755 and not Net_110 and not Net_11733));

Note:  Virtual signal Net_11718 with ( cost: 576 or cost_inv: 4)  > 90 or with size: 5 > 102 has been made a (soft) node.
Net_11718 <= ((not Net_110 and Net_12755 and Net_11733)
	OR (not Net_12755 and Net_110 and Net_11733)
	OR (not Net_11733 and Net_12755 and Net_110)
	OR (not Net_12755 and not Net_110 and not Net_11733)
	OR not Frame_clear_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_7\ <= ((not Net_11666_7 and not Net_11666_6 and not Net_11666_5 and not Net_11666_4 and not Net_11666_1 and not Net_11666_0 and Net_11666_3 and Net_11666_2));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_11666_0 and Net_11666_1)
	OR (not Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:final_enable\' (cost = 1):
\BitCounterDec:CounterUDB:final_enable\ <= ((Frame_clear_1 and \BitCounterDec:CounterUDB:control_7\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_11892' (cost = 4):
Net_11892 <= ((Net_12755 and Net_110 and Net_11733)
	OR (not Net_110 and not Net_11733 and Net_12755)
	OR (not Net_12755 and not Net_11733 and Net_110)
	OR (not Net_12755 and not Net_110 and Net_11733));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_11666_1 and Net_11666_2)
	OR (not Net_11666_0 and Net_11666_2)
	OR (not Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_11666_2 and Net_11666_3)
	OR (not Net_11666_1 and Net_11666_3)
	OR (not Net_11666_0 and Net_11666_3)
	OR (not Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_11666_3 and Net_11666_4)
	OR (not Net_11666_2 and Net_11666_4)
	OR (not Net_11666_1 and Net_11666_4)
	OR (not Net_11666_0 and Net_11666_4)
	OR (not Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:s_5\ <= ((not Net_11666_4 and Net_11666_5)
	OR (not Net_11666_3 and Net_11666_5)
	OR (not Net_11666_2 and Net_11666_5)
	OR (not Net_11666_1 and Net_11666_5)
	OR (not Net_11666_0 and Net_11666_5)
	OR (not Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_11666_6 and Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:s_6\ <= ((not Net_11666_5 and Net_11666_6)
	OR (not Net_11666_4 and Net_11666_6)
	OR (not Net_11666_3 and Net_11666_6)
	OR (not Net_11666_2 and Net_11666_6)
	OR (not Net_11666_1 and Net_11666_6)
	OR (not Net_11666_0 and Net_11666_6)
	OR (not Net_11666_6 and Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:s_7\ <= ((not Net_11666_6 and Net_11666_7)
	OR (not Net_11666_5 and Net_11666_7)
	OR (not Net_11666_4 and Net_11666_7)
	OR (not Net_11666_3 and Net_11666_7)
	OR (not Net_11666_2 and Net_11666_7)
	OR (not Net_11666_1 and Net_11666_7)
	OR (not Net_11666_0 and Net_11666_7)
	OR (not Net_11666_7 and Net_11666_6 and Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BitCounterDec:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterDec:CounterUDB:status_3\ to zero
Aliasing \BitCounterDec:CounterUDB:underflow\ to zero
Aliasing \Counter_4:CounterUDB:status_3\ to zero
Aliasing \Counter_4:CounterUDB:underflow\ to zero
Aliasing \MODULE_2:g1:a0:gx:u0:lt_7\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[426] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[436] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:hwCapture\[518] = zero[4]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[519] = \BitCounterDec:CounterUDB:per_equal\[540]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_3\[529] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow\[541] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:status_3\[914] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:underflow\[926] = zero[4]
Removing Lhs of wire \Counter_4:CounterUDB:tc_i\[929] = \Counter_4:CounterUDB:per_equal\[925]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:lt_7\[1181] = zero[4]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj" -dcpsoc3 "Manchester encoder-decoder.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.225ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 23 April 2021 14:18:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 Manchester encoder-decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_2\ kept \MODULE_2:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_1\ kept \MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_1\ kept \MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BitCounterDec:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterDec:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \RecieveShiftReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_4:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_8 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_9 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_13157
    Digital Clock 1: Automatic-assigning  clock 'Clock_10'. Fanout=1, Signal=Net_11505
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_6:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RecieveShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_11892:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_11892:macrocell.q
    UDB Clk/Enable \Counter_4:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Counter_4:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Frame_clear_1:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Frame_clear_1:macrocell.q
    Routed Clock: Net_3003:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_3003:macrocell.q
    Routed Clock: \Counter_2:CounterHW\:timercell.tc
        Effective Clock: \Counter_2:CounterHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, S1ms(0)

Info: plm.M0038: The pin named pin0_2(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Vout_2(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = S1ms(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1ms(0)__PA ,
            pin_input => Start_1_MS ,
            pad => S1ms(0)_PAD );

    Pin : Name = DInN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DInN(0)__PA ,
            analog_term => Net_58 ,
            annotation => Net_53 ,
            pad => DInN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DInP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DInP(0)__PA ,
            analog_term => Net_10739 ,
            annotation => Net_54 ,
            pad => DInP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_63 ,
            annotation => Net_70 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => n124 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => n123 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_11718 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin0_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin0_2(0)__PA ,
            pin_input => Net_11892 ,
            pad => pin0_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin0_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin0_7(0)__PA ,
            pin_input => Net_11733 ,
            pad => Pin0_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_7164 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = frame_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => frame_pin(0)__PA ,
            pin_input => Net_11586 ,
            pad => frame_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Data_sync_0 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_2(0)__PA ,
            analog_term => Net_73 ,
            pad => Vout_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            pin_input => Net_13088 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Data_sync_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12755 * Net_110
            + Net_12755 * !Net_110
        );
        Output = Data_sync_0 (fanout=1)

    MacroCell: Name=Net_11892, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12755 * !Net_110 * Net_11733
            + !Net_12755 * Net_110 * !Net_11733
            + Net_12755 * !Net_110 * !Net_11733
            + Net_12755 * Net_110 * Net_11733
        );
        Output = Net_11892 (fanout=7)

    MacroCell: Name=Net_11718, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_12755 * Frame_clear_1 * !Net_110 * Net_11733
            + !Net_12755 * Frame_clear_1 * Net_110 * !Net_11733
            + Net_12755 * Frame_clear_1 * !Net_110 * !Net_11733
            + Net_12755 * Frame_clear_1 * Net_110 * Net_11733
        );
        Output = Net_11718 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3003, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11666_7 * !Net_11666_6 * !Net_11666_5 * !Net_11666_4 * 
              Net_11666_3 * Net_11666_2 * !Net_11666_1 * !Net_11666_0
        );
        Output = Net_3003 (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12755 * Frame_clear_1 * !Net_110 * Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
            + !Net_12755 * Frame_clear_1 * Net_110 * !Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
            + Net_12755 * Frame_clear_1 * !Net_110 * !Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
            + Net_12755 * Frame_clear_1 * Net_110 * Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_11586, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_11586 (fanout=2)

    MacroCell: Name=\Counter_4:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1 * !\Counter_4:CounterUDB:prevCapture\
        );
        Output = \Counter_4:CounterUDB:hwCapture\ (fanout=7)

    MacroCell: Name=\Counter_4:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\ * 
              !\Counter_4:CounterUDB:prevCompare\
        );
        Output = \Counter_4:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\ * 
              !\Counter_4:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_4:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:control_7\ * 
              !\Counter_4:CounterUDB:count_stored_i\ * Net_13157_local
        );
        Output = \Counter_4:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=FrameRX_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * n124
            + n123 * !n124
        );
        Output = FrameRX_1 (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=3)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=Net_12755, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_12755 * Frame_clear_1 * n123
            + Net_12755 * Frame_clear_1 * !n124 * !Net_12445
            + Net_12755 * Frame_clear_1 * !n124 * Net_12317
            + n123 * !n124
            + !n124 * !Net_12445 * Net_12317
        );
        Output = Net_12755 (fanout=6)

    MacroCell: Name=Net_12445, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n123
        );
        Output = Net_12445 (fanout=1)

    MacroCell: Name=Net_12317, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_12317 (fanout=1)

    MacroCell: Name=Net_110, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Frame_clear_1)
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_110 (fanout=5)

    MacroCell: Name=Frame_clear_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Frame_clear_1 * !\GlitchFilter_6:counter_done_0\
            + !n123 * n124
            + n123 * !n124
        );
        Output = Frame_clear_1 (fanout=19)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:last_state\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GlitchFilter_1:genblk1[0]:sample\ * 
              !\GlitchFilter_1:genblk1[0]:last_state\
        );
        Output = \GlitchFilter_1:genblk1[0]:last_state\ (fanout=1)

    MacroCell: Name=Net_11666_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_6 * Net_11666_5 * 
              Net_11666_4 * Net_11666_3 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11718 * Net_11666_7
        );
        Output = Net_11666_7 (fanout=2)

    MacroCell: Name=Net_11666_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_5 * Net_11666_4 * 
              Net_11666_3 * Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_6
        );
        Output = Net_11666_6 (fanout=3)

    MacroCell: Name=Net_11666_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_4 * Net_11666_3 * 
              Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_5
        );
        Output = Net_11666_5 (fanout=4)

    MacroCell: Name=Net_11666_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_3 * Net_11666_2 * 
              Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_4
        );
        Output = Net_11666_4 (fanout=5)

    MacroCell: Name=Net_11666_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11718 * Net_11666_3
        );
        Output = Net_11666_3 (fanout=6)

    MacroCell: Name=Net_11666_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_2
        );
        Output = Net_11666_2 (fanout=7)

    MacroCell: Name=Net_11666_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_0
            + Net_11718 * Net_11666_1
        );
        Output = Net_11666_1 (fanout=8)

    MacroCell: Name=Net_11666_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Frame_clear_1 * !Net_11718 * Net_11666_0
            + Frame_clear_1 * !Net_11718 * !Net_11666_0
        );
        Output = Net_11666_0 (fanout=9)

    MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12755 * !Net_110 * Net_11733
            + !Net_12755 * Net_110 * !Net_11733
            + Net_12755 * !Net_110 * !Net_11733
            + Net_12755 * Net_110 * Net_11733
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_11733, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(Net_3003)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11733 (fanout=9)

    MacroCell: Name=cydff_17, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_11385)
            Clock Enable: PosEdge(Frame_clear_1)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_17 (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1
        );
        Output = \Counter_4:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\
        );
        Output = \Counter_4:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\
        );
        Output = \Counter_4:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_4:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13157_local
        );
        Output = \Counter_4:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=cydff_4, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_11385)
            Preset = (Net_13088)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_4 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => FrameRX_1 ,
            cs_addr_0 => Frame_clear_1 ,
            z0_comb => \GlitchFilter_6:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
            ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
            z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_11733 ,
            f1_load => Net_7164 ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_11892 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11892)
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_11733 ,
            f1_load => Net_7164 ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_11892 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11892)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_11733 ,
            f1_load => Net_7164 ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_11892 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11892)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_11733 ,
            f1_load => Net_7164 ,
            f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_11892 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11892)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\Counter_4:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_4:CounterUDB:hwCapture\ ,
            f0_load => \Counter_4:CounterUDB:hwCapture\ ,
            chain_out => \Counter_4:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_4:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Counter_4:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_4:CounterUDB:hwCapture\ ,
            f0_load => \Counter_4:CounterUDB:hwCapture\ ,
            chain_in => \Counter_4:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Counter_4:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_4:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Counter_4:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Counter_4:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_4:CounterUDB:hwCapture\ ,
            f0_load => \Counter_4:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_4:CounterUDB:per_equal\ ,
            z0_comb => \Counter_4:CounterUDB:status_1\ ,
            cl1_comb => \Counter_4:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_4:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_4:CounterUDB:status_5\ ,
            chain_in => \Counter_4:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_4:CounterUDB:sC24:counterdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterDec:CounterUDB:status_6\ ,
            status_5 => \BitCounterDec:CounterUDB:status_5\ ,
            status_2 => \BitCounterDec:CounterUDB:status_2\ ,
            status_1 => \BitCounterDec:CounterUDB:status_1\ ,
            status_0 => \BitCounterDec:CounterUDB:status_0\ ,
            interrupt => Net_7164 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RecieveShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \RecieveShiftReg:bSR:status_6\ ,
            status_5 => \RecieveShiftReg:bSR:status_5\ ,
            status_4 => \RecieveShiftReg:bSR:status_4\ ,
            status_3 => \RecieveShiftReg:bSR:status_3\ ,
            status_1 => Net_7164 ,
            interrupt => Net_7168 ,
            clk_en => Net_11892 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11892)

    statusicell: Name =\Counter_4:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Counter_4:CounterUDB:status_6\ ,
            status_5 => \Counter_4:CounterUDB:status_5\ ,
            status_4 => \Counter_4:CounterUDB:hwCapture\ ,
            status_2 => \Counter_4:CounterUDB:status_2\ ,
            status_1 => \Counter_4:CounterUDB:status_1\ ,
            status_0 => \Counter_4:CounterUDB:status_0\ ,
            interrupt => Net_13151 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \BitCounterDec:CounterUDB:control_7\ ,
            control_6 => \BitCounterDec:CounterUDB:control_6\ ,
            control_5 => \BitCounterDec:CounterUDB:control_5\ ,
            control_4 => \BitCounterDec:CounterUDB:control_4\ ,
            control_3 => \BitCounterDec:CounterUDB:control_3\ ,
            control_2 => \BitCounterDec:CounterUDB:control_2\ ,
            control_1 => \BitCounterDec:CounterUDB:control_1\ ,
            control_0 => \BitCounterDec:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RecieveShiftReg:bSR:control_7\ ,
            control_6 => \RecieveShiftReg:bSR:control_6\ ,
            control_5 => \RecieveShiftReg:bSR:control_5\ ,
            control_4 => \RecieveShiftReg:bSR:control_4\ ,
            control_3 => \RecieveShiftReg:bSR:control_3\ ,
            control_2 => \RecieveShiftReg:bSR:control_2\ ,
            control_1 => \RecieveShiftReg:bSR:control_1\ ,
            control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_11892 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11892)

    controlcell: Name =\Counter_4:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Counter_4:CounterUDB:control_7\ ,
            control_6 => \Counter_4:CounterUDB:control_6\ ,
            control_5 => \Counter_4:CounterUDB:control_5\ ,
            control_4 => \Counter_4:CounterUDB:control_4\ ,
            control_3 => \Counter_4:CounterUDB:control_3\ ,
            control_2 => \Counter_4:CounterUDB:control_2\ ,
            control_1 => \Counter_4:CounterUDB:control_1\ ,
            control_0 => \Counter_4:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_11478 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_update_time
        PORT MAP (
            interrupt => Net_11488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_11586 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_13151 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :   54 :  330 :  384 : 14.06 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    4 :    0 :    4 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.122ms
Tech Mapping phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : DInN(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DInP(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin0_7(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_4(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_5(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_6(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : frame_pin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pin0_2(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_1:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
Comparator[2]@[FFB(Comparator,2)] : \Comp_1:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp_2:ctComp\
SC[3]@[FFB(SC,3)] : \PGA_1:SC\
SC[0]@[FFB(SC,0)] : \PGA_2:SC\
SC[1]@[FFB(SC,1)] : \PGA_3:SC\
SC[2]@[FFB(SC,2)] : \PGA_4:SC\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : DInN(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DInP(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin0_7(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_4(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_5(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_6(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : frame_pin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pin0_2(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_1:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
SC[1]@[FFB(SC,1)] : \PGA_1:SC\
SC[3]@[FFB(SC,3)] : \PGA_2:SC\
SC[0]@[FFB(SC,0)] : \PGA_3:SC\
SC[2]@[FFB(SC,2)] : \PGA_4:SC\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Vref[3]@[FFB(Vref,3)] : vRef_2

Analog Placement phase: Elapsed time ==> 1s.268ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_63" overuses wire "AGL[5]"
Net "Net_73" overuses wire "AGL[5]"
Net "Net_73" overuses wire "AGL[5]"
Net "Net_63" overuses wire "AGL[7]"
Net "Net_73" overuses wire "AGL[7]"
Net "Net_73" overuses wire "AGL[7]"
Net "Net_73" overuses wire "AGL[7]"
Analog Routing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_58 {
    comp_0_vminus
    agl0_x_comp_0_vminus
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: Net_10739 {
    comp_2_vminus
    agl1_x_comp_2_vminus
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: Net_63 {
    sc_2_vref
    agl5_x_sc_2_vref
    agl5
    agl5_x_p0_1
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_73 {
    sc_0_vout
    agl7_x_sc_0_vout
    agl7
    agl7_x_comp_0_vplus
    comp_0_vplus
    agl7_x_comp_2_vplus
    comp_2_vplus
    agl7_x_agr7
    agr7
    agr7_x_p3_7
    p3_7
  }
  Net: Net_13063 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \PGA_1:Net_17\ {
  }
  Net: Net_13053 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_sc_1_vin
    sc_1_vin
  }
  Net: Net_13066 {
    sc_0_vin
    sc_0_vin_x_sc_1_vout
    sc_1_vout
  }
  Net: \PGA_2:Net_17\ {
  }
  Net: Net_13054 {
    common_vref_1024
    sc_3_bgref
    sc_3_bgref_x_sc_3_vin
    sc_3_vin
  }
  Net: Net_13051 {
    sc_2_vin
    sc_2_vin_x_sc_3_vout
    sc_3_vout
  }
  Net: Net_13056 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_sc_0_vref
    sc_0_vref
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  comp_0_vminus                                    -> Net_58
  agl0_x_comp_0_vminus                             -> Net_58
  agl0                                             -> Net_58
  agl0_x_p15_4                                     -> Net_58
  p15_4                                            -> Net_58
  comp_2_vminus                                    -> Net_10739
  agl1_x_comp_2_vminus                             -> Net_10739
  agl1                                             -> Net_10739
  agl1_x_p15_5                                     -> Net_10739
  p15_5                                            -> Net_10739
  sc_2_vref                                        -> Net_63
  agl5_x_sc_2_vref                                 -> Net_63
  agl5                                             -> Net_63
  agl5_x_p0_1                                      -> Net_63
  p0_1                                             -> Net_63
  opamp_0_vminus_x_p0_1                            -> Net_63
  opamp_0_vminus                                   -> Net_63
  sc_0_vout                                        -> Net_73
  agl7_x_sc_0_vout                                 -> Net_73
  agl7                                             -> Net_73
  agl7_x_comp_0_vplus                              -> Net_73
  comp_0_vplus                                     -> Net_73
  agl7_x_comp_2_vplus                              -> Net_73
  comp_2_vplus                                     -> Net_73
  agl7_x_agr7                                      -> Net_73
  agr7                                             -> Net_73
  agr7_x_p3_7                                      -> Net_73
  p3_7                                             -> Net_73
  common_Vdda/2                                    -> Net_13063
  common_Vdda/2_x_comp_vref_vdda                   -> Net_13063
  comp_vref_vdda                                   -> Net_13063
  abusl0_x_comp_vref_vdda                          -> Net_13063
  abusl0                                           -> Net_13063
  abusl0_x_opamp_0_vplus                           -> Net_13063
  opamp_0_vplus                                    -> Net_13063
  vidac_1_vout                                     -> Net_13053
  agr1_x_vidac_1_vout                              -> Net_13053
  agr1                                             -> Net_13053
  agr1_x_sc_1_vin                                  -> Net_13053
  sc_1_vin                                         -> Net_13053
  sc_0_vin                                         -> Net_13066
  sc_0_vin_x_sc_1_vout                             -> Net_13066
  sc_1_vout                                        -> Net_13066
  common_vref_1024                                 -> Net_13054
  sc_3_bgref                                       -> Net_13054
  sc_3_bgref_x_sc_3_vin                            -> Net_13054
  sc_3_vin                                         -> Net_13054
  sc_2_vin                                         -> Net_13051
  sc_2_vin_x_sc_3_vout                             -> Net_13051
  sc_3_vout                                        -> Net_13051
  sc_2_vout                                        -> Net_13056
  agl6_x_sc_2_vout                                 -> Net_13056
  agl6                                             -> Net_13056
  agl6_x_sc_0_vref                                 -> Net_13056
  sc_0_vref                                        -> Net_13056
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.198ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.32
                   Pterms :            3.26
               Macrocells :            2.11
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       5.27 :       3.64
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_11586, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_11586 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_11733 ,
        f1_load => Net_7164 ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_11892 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11892)
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RecieveShiftReg:bSR:control_7\ ,
        control_6 => \RecieveShiftReg:bSR:control_6\ ,
        control_5 => \RecieveShiftReg:bSR:control_5\ ,
        control_4 => \RecieveShiftReg:bSR:control_4\ ,
        control_3 => \RecieveShiftReg:bSR:control_3\ ,
        control_2 => \RecieveShiftReg:bSR:control_2\ ,
        control_1 => \RecieveShiftReg:bSR:control_1\ ,
        control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_11892 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11892)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_11733 ,
        f1_load => Net_7164 ,
        f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_11892 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11892)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\RecieveShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \RecieveShiftReg:bSR:status_6\ ,
        status_5 => \RecieveShiftReg:bSR:status_5\ ,
        status_4 => \RecieveShiftReg:bSR:status_4\ ,
        status_3 => \RecieveShiftReg:bSR:status_3\ ,
        status_1 => Net_7164 ,
        interrupt => Net_7168 ,
        clk_en => Net_11892 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11892)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_11892, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12755 * !Net_110 * Net_11733
            + !Net_12755 * Net_110 * !Net_11733
            + Net_12755 * !Net_110 * !Net_11733
            + Net_12755 * Net_110 * Net_11733
        );
        Output = Net_11892 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_110, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Frame_clear_1)
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_110 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_17, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_11385)
            Clock Enable: PosEdge(Frame_clear_1)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_17 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12755 * Frame_clear_1 * !Net_110 * Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
            + !Net_12755 * Frame_clear_1 * Net_110 * !Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
            + Net_12755 * Frame_clear_1 * !Net_110 * !Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
            + Net_12755 * Frame_clear_1 * Net_110 * Net_11733 * 
              \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
        ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
        z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterDec:CounterUDB:status_6\ ,
        status_5 => \BitCounterDec:CounterUDB:status_5\ ,
        status_2 => \BitCounterDec:CounterUDB:status_2\ ,
        status_1 => \BitCounterDec:CounterUDB:status_1\ ,
        status_0 => \BitCounterDec:CounterUDB:status_0\ ,
        interrupt => Net_7164 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \BitCounterDec:CounterUDB:control_7\ ,
        control_6 => \BitCounterDec:CounterUDB:control_6\ ,
        control_5 => \BitCounterDec:CounterUDB:control_5\ ,
        control_4 => \BitCounterDec:CounterUDB:control_4\ ,
        control_3 => \BitCounterDec:CounterUDB:control_3\ ,
        control_2 => \BitCounterDec:CounterUDB:control_2\ ,
        control_1 => \BitCounterDec:CounterUDB:control_1\ ,
        control_0 => \BitCounterDec:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_4:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:control_7\ * 
              !\Counter_4:CounterUDB:count_stored_i\ * Net_13157_local
        );
        Output = \Counter_4:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12755 * !Net_110 * Net_11733
            + !Net_12755 * Net_110 * !Net_11733
            + Net_12755 * !Net_110 * !Net_11733
            + Net_12755 * Net_110 * Net_11733
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Frame_clear_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Frame_clear_1 * !\GlitchFilter_6:counter_done_0\
            + !n123 * n124
            + n123 * !n124
        );
        Output = Frame_clear_1 (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_4:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13157_local
        );
        Output = \Counter_4:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_4:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1 * !\Counter_4:CounterUDB:prevCapture\
        );
        Output = \Counter_4:CounterUDB:hwCapture\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_4:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1
        );
        Output = \Counter_4:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_4:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_4:CounterUDB:hwCapture\ ,
        f0_load => \Counter_4:CounterUDB:hwCapture\ ,
        chain_out => \Counter_4:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_4:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\Counter_4:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Counter_4:CounterUDB:control_7\ ,
        control_6 => \Counter_4:CounterUDB:control_6\ ,
        control_5 => \Counter_4:CounterUDB:control_5\ ,
        control_4 => \Counter_4:CounterUDB:control_4\ ,
        control_3 => \Counter_4:CounterUDB:control_3\ ,
        control_2 => \Counter_4:CounterUDB:control_2\ ,
        control_1 => \Counter_4:CounterUDB:control_1\ ,
        control_0 => \Counter_4:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=2, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_12317, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_12317 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_12445, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n123
        );
        Output = Net_12445 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=FrameRX_1, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * n124
            + n123 * !n124
        );
        Output = FrameRX_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:last_state\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GlitchFilter_1:genblk1[0]:sample\ * 
              !\GlitchFilter_1:genblk1[0]:last_state\
        );
        Output = \GlitchFilter_1:genblk1[0]:last_state\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12755, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_12755 * Frame_clear_1 * n123
            + Net_12755 * Frame_clear_1 * !n124 * !Net_12445
            + Net_12755 * Frame_clear_1 * !n124 * Net_12317
            + n123 * !n124
            + !n124 * !Net_12445 * Net_12317
        );
        Output = Net_12755 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => FrameRX_1 ,
        cs_addr_0 => Frame_clear_1 ,
        z0_comb => \GlitchFilter_6:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=8, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_3003, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11666_7 * !Net_11666_6 * !Net_11666_5 * !Net_11666_4 * 
              Net_11666_3 * Net_11666_2 * !Net_11666_1 * !Net_11666_0
        );
        Output = Net_3003 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_11666_7, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_6 * Net_11666_5 * 
              Net_11666_4 * Net_11666_3 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11718 * Net_11666_7
        );
        Output = Net_11666_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11666_2, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_2
        );
        Output = Net_11666_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11666_5, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_4 * Net_11666_3 * 
              Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_5
        );
        Output = Net_11666_5 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11666_6, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_5 * Net_11666_4 * 
              Net_11666_3 * Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_6
        );
        Output = Net_11666_6 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_11733 ,
        f1_load => Net_7164 ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_11892 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11892)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_11666_1, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_0
            + Net_11718 * Net_11666_1
        );
        Output = Net_11666_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11666_3, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11718 * Net_11666_3
        );
        Output = Net_11666_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_11666_4, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_3 * Net_11666_2 * 
              Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_4
        );
        Output = Net_11666_4 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11666_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Frame_clear_1 * !Net_11718 * Net_11666_0
            + Frame_clear_1 * !Net_11718 * !Net_11666_0
        );
        Output = Net_11666_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_11733 ,
        f1_load => Net_7164 ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_11892 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11892)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_11733, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(Net_3003)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11733 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11718, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_12755 * Frame_clear_1 * !Net_110 * Net_11733
            + !Net_12755 * Frame_clear_1 * Net_110 * !Net_11733
            + Net_12755 * Frame_clear_1 * !Net_110 * !Net_11733
            + Net_12755 * Frame_clear_1 * Net_110 * Net_11733
        );
        Output = Net_11718 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_4:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_4:CounterUDB:hwCapture\ ,
        f0_load => \Counter_4:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_4:CounterUDB:per_equal\ ,
        z0_comb => \Counter_4:CounterUDB:status_1\ ,
        cl1_comb => \Counter_4:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_4:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_4:CounterUDB:status_5\ ,
        chain_in => \Counter_4:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_4:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_4:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\ * 
              !\Counter_4:CounterUDB:prevCompare\
        );
        Output = \Counter_4:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_4:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\
        );
        Output = \Counter_4:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Data_sync_0, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12755 * Net_110
            + Net_12755 * !Net_110
        );
        Output = Data_sync_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_4:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:per_equal\ * 
              !\Counter_4:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_4:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_4:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_4:CounterUDB:cmp_out_i\
        );
        Output = \Counter_4:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_4:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_4:CounterUDB:hwCapture\ ,
        f0_load => \Counter_4:CounterUDB:hwCapture\ ,
        chain_in => \Counter_4:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Counter_4:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_4:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Counter_4:CounterUDB:sC24:counterdp:u2\

statusicell: Name =\Counter_4:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Counter_4:CounterUDB:status_6\ ,
        status_5 => \Counter_4:CounterUDB:status_5\ ,
        status_4 => \Counter_4:CounterUDB:hwCapture\ ,
        status_2 => \Counter_4:CounterUDB:status_2\ ,
        status_1 => \Counter_4:CounterUDB:status_1\ ,
        status_0 => \Counter_4:CounterUDB:status_0\ ,
        interrupt => Net_13151 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=cydff_4, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_11385)
            Preset = (Net_13088)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_11586 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_13151 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_update_time
        PORT MAP (
            interrupt => Net_11488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_11478 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = pin0_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin0_2(0)__PA ,
        pin_input => Net_11892 ,
        pad => pin0_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_63 ,
        annotation => Net_70 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S1ms(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1ms(0)__PA ,
        pin_input => Start_1_MS ,
        pad => S1ms(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => Net_11718 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_7164 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin0_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin0_7(0)__PA ,
        pin_input => Net_11733 ,
        pad => Pin0_7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => n123 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        pin_input => n124 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Data_sync_0 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        pin_input => Net_13088 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = frame_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => frame_pin(0)__PA ,
        pin_input => Net_11586 ,
        pad => frame_pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Vout_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_2(0)__PA ,
        analog_term => Net_73 ,
        pad => Vout_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = DInN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DInN(0)__PA ,
        analog_term => Net_58 ,
        annotation => Net_53 ,
        pad => DInN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DInP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DInP(0)__PA ,
        analog_term => Net_10739 ,
        annotation => Net_54 ,
        pad => DInP(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_13157 ,
            dclk_0 => Net_13157_local ,
            dclk_glb_1 => Net_11505 ,
            dclk_1 => Net_11505_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_58 ,
            out => n123 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_10739 ,
            out => n124 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PGA_3:SC\
        PORT MAP (
            vref => Net_13056 ,
            vin => Net_13066 ,
            modout => \PGA_3:Net_41\ ,
            vout => Net_73 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,1): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => \PGA_1:Net_17\ ,
            vin => Net_13053 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_13066 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\PGA_4:SC\
        PORT MAP (
            vref => Net_63 ,
            vin => Net_13051 ,
            modout => \PGA_4:Net_41\ ,
            vout => Net_13056 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\PGA_2:SC\
        PORT MAP (
            vref => \PGA_2:Net_17\ ,
            vin => Net_13054 ,
            modout => \PGA_2:Net_41\ ,
            vout => Net_13051 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter_1:CounterHW\
        PORT MAP (
            clock => Net_11505 ,
            enable => __ZERO__ ,
            tc => Start_1_MS ,
            cmp => \Counter_1:Net_47\ ,
            irq => Net_11488 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Counter_2:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            timer_reset => cydff_17 ,
            tc => Net_11385 ,
            cmp => \Counter_2:Net_47\ ,
            irq => \Counter_2:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Counter_3:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            timer_reset => cydff_4 ,
            tc => Net_13088 ,
            cmp => \Counter_3:Net_47\ ,
            irq => \Counter_3:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_11478 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_13053 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_13063 ,
            vminus => Net_63 ,
            vout => Net_63 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_13063 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_13054 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       pin0_2(0) | In(Net_11892)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       Vout_1(0) | Analog(Net_63)
     |   2 |       |      NONE |         CMOS_OUT |         S1ms(0) | In(Start_1_MS)
     |   5 |     * |      NONE |         CMOS_OUT |        Pin_2(0) | In(Net_11718)
     |   6 |     * |      NONE |         CMOS_OUT |        Pin_1(0) | In(Net_7164)
     |   7 |     * |      NONE |         CMOS_OUT |       Pin0_7(0) | In(Net_11733)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        Pin_4(0) | In(n123)
     |   1 |     * |      NONE |         CMOS_OUT |        Pin_5(0) | In(n124)
     |   2 |     * |      NONE |         CMOS_OUT |        Pin_3(0) | In(Data_sync_0)
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_6(0) | In(Net_13088)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |    frame_pin(0) | In(Net_11586)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       Vout_2(0) | Analog(Net_73)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   4 |     * |      NONE | RES_PULL_UP_DOWN |         DInN(0) | Analog(Net_58)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |         DInP(0) | Analog(Net_10739)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.065ms
Digital Placement phase: Elapsed time ==> 1s.367ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Manchester encoder-decoder_r.vh2" --pcf-path "Manchester encoder-decoder.pco" --des-name "Manchester encoder-decoder" --dsf-path "Manchester encoder-decoder.dsf" --sdc-path "Manchester encoder-decoder.sdc" --lib-path "Manchester encoder-decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.547ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.144ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Counter_2:CounterHW\/tc" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_5(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1367: Hold time violation found in a path from clock ( ClockBlock/clk_bus_glb_ff ) to clock ( \Counter_2:CounterHW\/tc ). (File=C:\Users\Admin\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Timing report is in Manchester encoder-decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.264ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.264ms
Info: fit.M0045: Generation of disabled sheet defines resulted in name collisions or name changes due to a sheet name not being a valid C identifier. The following names were changed to avoid the collision(s)/illegal names: Page 1, Page 2.
API generation phase: Elapsed time ==> 1s.769ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
