# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name select_ln14_2_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_2_reload \
    op interface \
    ports { select_ln14_2_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name select_ln14_5_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_5_reload \
    op interface \
    ports { select_ln14_5_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name select_ln14_8_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_8_reload \
    op interface \
    ports { select_ln14_8_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name select_ln14_11_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_11_reload \
    op interface \
    ports { select_ln14_11_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name select_ln14_14_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_14_reload \
    op interface \
    ports { select_ln14_14_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name select_ln14_17_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_17_reload \
    op interface \
    ports { select_ln14_17_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name select_ln14_20_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_20_reload \
    op interface \
    ports { select_ln14_20_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name select_ln14_23_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_23_reload \
    op interface \
    ports { select_ln14_23_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name select_ln14_25_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_25_reload \
    op interface \
    ports { select_ln14_25_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name select_ln14_27_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_27_reload \
    op interface \
    ports { select_ln14_27_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name select_ln14_29_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_29_reload \
    op interface \
    ports { select_ln14_29_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name select_ln14_31_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_31_reload \
    op interface \
    ports { select_ln14_31_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name select_ln14_32_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_32_reload \
    op interface \
    ports { select_ln14_32_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name select_ln14_33_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_33_reload \
    op interface \
    ports { select_ln14_33_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name select_ln14_34_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_34_reload \
    op interface \
    ports { select_ln14_34_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name select_ln14_35_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_select_ln14_35_reload \
    op interface \
    ports { select_ln14_35_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name pe_array_pe_b_pass_2_3_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_3_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_2_3_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name pe_array_pe_b_pass_2_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_2_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_2_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name pe_array_pe_b_pass_2_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_1_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_2_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name pe_array_pe_b_pass_2_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_0_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_2_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name pe_array_pe_b_pass_1_3_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_3_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_1_3_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name pe_array_pe_b_pass_1_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_2_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_1_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name pe_array_pe_b_pass_1_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_1_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_1_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name pe_array_pe_b_pass_1_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_0_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_1_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name pe_array_pe_b_pass_0_3_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_3_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_0_3_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name pe_array_pe_b_pass_0_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_2_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_0_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name pe_array_pe_b_pass_0_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_1_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_0_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name pe_array_pe_b_pass_0_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_0_1_reload \
    op interface \
    ports { pe_array_pe_b_pass_0_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name pe_array_pe_a_pass_3_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_3_2_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_3_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name pe_array_pe_a_pass_3_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_3_1_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_3_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name pe_array_pe_a_pass_3_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_3_0_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_3_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name pe_array_pe_a_pass_2_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_2_2_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_2_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name pe_array_pe_a_pass_2_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_2_1_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_2_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name pe_array_pe_a_pass_2_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_2_0_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_2_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name pe_array_pe_a_pass_1_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_1_2_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_1_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name pe_array_pe_a_pass_1_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_1_1_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_1_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name pe_array_pe_a_pass_1_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_1_0_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_1_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name pe_array_pe_a_pass_0_2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_0_2_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_0_2_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name pe_array_pe_a_pass_0_1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_0_1_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_0_1_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name pe_array_pe_a_pass_0_0_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_0_0_1_reload \
    op interface \
    ports { pe_array_pe_a_pass_0_0_1_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name pe_array_pe_val_3_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_3_3_3_out \
    op interface \
    ports { pe_array_pe_val_3_3_3_out { O 32 vector } pe_array_pe_val_3_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name pe_array_pe_val_3_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_3_2_3_out \
    op interface \
    ports { pe_array_pe_val_3_2_3_out { O 32 vector } pe_array_pe_val_3_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name pe_array_pe_val_3_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_3_1_3_out \
    op interface \
    ports { pe_array_pe_val_3_1_3_out { O 32 vector } pe_array_pe_val_3_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name pe_array_pe_val_3_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_3_0_3_out \
    op interface \
    ports { pe_array_pe_val_3_0_3_out { O 32 vector } pe_array_pe_val_3_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name pe_array_pe_val_2_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_2_3_3_out \
    op interface \
    ports { pe_array_pe_val_2_3_3_out { O 32 vector } pe_array_pe_val_2_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name pe_array_pe_val_2_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_2_2_3_out \
    op interface \
    ports { pe_array_pe_val_2_2_3_out { O 32 vector } pe_array_pe_val_2_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name pe_array_pe_val_2_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_2_1_3_out \
    op interface \
    ports { pe_array_pe_val_2_1_3_out { O 32 vector } pe_array_pe_val_2_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name pe_array_pe_val_2_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_2_0_3_out \
    op interface \
    ports { pe_array_pe_val_2_0_3_out { O 32 vector } pe_array_pe_val_2_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name pe_array_pe_val_1_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_1_3_3_out \
    op interface \
    ports { pe_array_pe_val_1_3_3_out { O 32 vector } pe_array_pe_val_1_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name pe_array_pe_val_1_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_1_2_3_out \
    op interface \
    ports { pe_array_pe_val_1_2_3_out { O 32 vector } pe_array_pe_val_1_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name pe_array_pe_val_1_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_1_1_3_out \
    op interface \
    ports { pe_array_pe_val_1_1_3_out { O 32 vector } pe_array_pe_val_1_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name pe_array_pe_val_1_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_1_0_3_out \
    op interface \
    ports { pe_array_pe_val_1_0_3_out { O 32 vector } pe_array_pe_val_1_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name pe_array_pe_val_0_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_0_3_3_out \
    op interface \
    ports { pe_array_pe_val_0_3_3_out { O 32 vector } pe_array_pe_val_0_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name pe_array_pe_val_0_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_0_2_3_out \
    op interface \
    ports { pe_array_pe_val_0_2_3_out { O 32 vector } pe_array_pe_val_0_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name pe_array_pe_val_0_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_0_1_3_out \
    op interface \
    ports { pe_array_pe_val_0_1_3_out { O 32 vector } pe_array_pe_val_0_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name pe_array_pe_val_0_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_val_0_0_3_out \
    op interface \
    ports { pe_array_pe_val_0_0_3_out { O 32 vector } pe_array_pe_val_0_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name pe_array_pe_b_pass_2_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_3_3_out \
    op interface \
    ports { pe_array_pe_b_pass_2_3_3_out { O 32 vector } pe_array_pe_b_pass_2_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name pe_array_pe_b_pass_2_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_2_3_out \
    op interface \
    ports { pe_array_pe_b_pass_2_2_3_out { O 32 vector } pe_array_pe_b_pass_2_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name pe_array_pe_b_pass_2_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_1_3_out \
    op interface \
    ports { pe_array_pe_b_pass_2_1_3_out { O 32 vector } pe_array_pe_b_pass_2_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name pe_array_pe_b_pass_2_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_2_0_3_out \
    op interface \
    ports { pe_array_pe_b_pass_2_0_3_out { O 32 vector } pe_array_pe_b_pass_2_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name pe_array_pe_b_pass_1_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_3_3_out \
    op interface \
    ports { pe_array_pe_b_pass_1_3_3_out { O 32 vector } pe_array_pe_b_pass_1_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name pe_array_pe_b_pass_1_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_2_3_out \
    op interface \
    ports { pe_array_pe_b_pass_1_2_3_out { O 32 vector } pe_array_pe_b_pass_1_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name pe_array_pe_b_pass_1_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_1_3_out \
    op interface \
    ports { pe_array_pe_b_pass_1_1_3_out { O 32 vector } pe_array_pe_b_pass_1_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name pe_array_pe_b_pass_1_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_1_0_3_out \
    op interface \
    ports { pe_array_pe_b_pass_1_0_3_out { O 32 vector } pe_array_pe_b_pass_1_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name pe_array_pe_b_pass_0_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_3_3_out \
    op interface \
    ports { pe_array_pe_b_pass_0_3_3_out { O 32 vector } pe_array_pe_b_pass_0_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name pe_array_pe_b_pass_0_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_2_3_out \
    op interface \
    ports { pe_array_pe_b_pass_0_2_3_out { O 32 vector } pe_array_pe_b_pass_0_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name pe_array_pe_b_pass_0_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_1_3_out \
    op interface \
    ports { pe_array_pe_b_pass_0_1_3_out { O 32 vector } pe_array_pe_b_pass_0_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name pe_array_pe_b_pass_0_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_b_pass_0_0_3_out \
    op interface \
    ports { pe_array_pe_b_pass_0_0_3_out { O 32 vector } pe_array_pe_b_pass_0_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name pe_array_pe_a_pass_3_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_3_2_3_out \
    op interface \
    ports { pe_array_pe_a_pass_3_2_3_out { O 32 vector } pe_array_pe_a_pass_3_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name pe_array_pe_a_pass_3_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_3_1_3_out \
    op interface \
    ports { pe_array_pe_a_pass_3_1_3_out { O 32 vector } pe_array_pe_a_pass_3_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name pe_array_pe_a_pass_3_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_3_0_3_out \
    op interface \
    ports { pe_array_pe_a_pass_3_0_3_out { O 32 vector } pe_array_pe_a_pass_3_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name pe_array_pe_a_pass_2_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_2_2_3_out \
    op interface \
    ports { pe_array_pe_a_pass_2_2_3_out { O 32 vector } pe_array_pe_a_pass_2_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name pe_array_pe_a_pass_2_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_2_1_3_out \
    op interface \
    ports { pe_array_pe_a_pass_2_1_3_out { O 32 vector } pe_array_pe_a_pass_2_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name pe_array_pe_a_pass_2_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_2_0_3_out \
    op interface \
    ports { pe_array_pe_a_pass_2_0_3_out { O 32 vector } pe_array_pe_a_pass_2_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name pe_array_pe_a_pass_1_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_1_2_3_out \
    op interface \
    ports { pe_array_pe_a_pass_1_2_3_out { O 32 vector } pe_array_pe_a_pass_1_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name pe_array_pe_a_pass_1_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_1_1_3_out \
    op interface \
    ports { pe_array_pe_a_pass_1_1_3_out { O 32 vector } pe_array_pe_a_pass_1_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name pe_array_pe_a_pass_1_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_1_0_3_out \
    op interface \
    ports { pe_array_pe_a_pass_1_0_3_out { O 32 vector } pe_array_pe_a_pass_1_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name pe_array_pe_a_pass_0_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_0_2_3_out \
    op interface \
    ports { pe_array_pe_a_pass_0_2_3_out { O 32 vector } pe_array_pe_a_pass_0_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name pe_array_pe_a_pass_0_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_0_1_3_out \
    op interface \
    ports { pe_array_pe_a_pass_0_1_3_out { O 32 vector } pe_array_pe_a_pass_0_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name pe_array_pe_a_pass_0_0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_pe_array_pe_a_pass_0_0_3_out \
    op interface \
    ports { pe_array_pe_a_pass_0_0_3_out { O 32 vector } pe_array_pe_a_pass_0_0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName systolic_array_flow_control_loop_pipe_sequential_init_U
set CompName systolic_array_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix systolic_array_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


