Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 00:20:46 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     39          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                  440        0.169        0.000                      0                  440        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.516        0.000                      0                  440        0.169        0.000                      0                  440        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.396ns (49.485%)  route 4.487ns (50.515%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.700    13.174    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  vga_inst/baud_sync_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.728    14.026    vga_inst/baud_sync_inst_n_29
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.503    14.844    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.543    vga_inst/readAscii_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.396ns (49.485%)  route 4.487ns (50.515%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.700    13.174    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  vga_inst/baud_sync_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.728    14.026    vga_inst/baud_sync_inst_n_29
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.503    14.844    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.543    vga_inst/readAscii_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.396ns (49.485%)  route 4.487ns (50.515%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.700    13.174    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  vga_inst/baud_sync_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.728    14.026    vga_inst/baud_sync_inst_n_29
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.503    14.844    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.543    vga_inst/readAscii_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.396ns (49.485%)  route 4.487ns (50.515%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.700    13.174    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  vga_inst/baud_sync_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.728    14.026    vga_inst/baud_sync_inst_n_29
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.503    14.844    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.543    vga_inst/readAscii_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.396ns (49.485%)  route 4.487ns (50.515%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.700    13.174    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  vga_inst/baud_sync_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.728    14.026    vga_inst/baud_sync_inst_n_29
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.503    14.844    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.543    vga_inst/readAscii_reg[7][4]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[7][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.396ns (49.485%)  route 4.487ns (50.515%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.700    13.174    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  vga_inst/baud_sync_inst/readAscii[7][6]_i_1/O
                         net (fo=7, routed)           0.728    14.026    vga_inst/baud_sync_inst_n_29
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.503    14.844    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][5]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.543    vga_inst/readAscii_reg[7][5]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 4.396ns (49.238%)  route 4.532ns (50.762%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.673    13.147    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124    13.271 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.800    14.071    vga_inst/baud_sync_inst_n_18
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][0]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.650    vga_inst/readAscii_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 4.396ns (49.238%)  route 4.532ns (50.762%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.673    13.147    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124    13.271 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.800    14.071    vga_inst/baud_sync_inst_n_18
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][1]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.650    vga_inst/readAscii_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 4.396ns (49.238%)  route 4.532ns (50.762%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.673    13.147    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124    13.271 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.800    14.071    vga_inst/baud_sync_inst_n_18
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][2]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.650    vga_inst/readAscii_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 4.396ns (49.238%)  route 4.532ns (50.762%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.622     5.143    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.750     6.411    vga_inst/index_reg_n_0_[1]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.535    vga_inst/index[31]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.067 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.067    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.181    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.295    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.523    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.637    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.751    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.543     8.533    vga_inst/p_1_in[31]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.302     8.835 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     8.835    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.385 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.385    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.499    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.613    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.727 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.727    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.841 r  vga_inst/readAscii_reg[0][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.841    vga_inst/readAscii_reg[0][6]_i_36_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.154 f  vga_inst/readAscii_reg[0][6]_i_26/O[3]
                         net (fo=1, routed)           0.649    10.803    vga_inst/readAscii_reg[0][6]_i_26_n_4
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.306    11.109 f  vga_inst/readAscii[0][6]_i_38/O
                         net (fo=1, routed)           0.622    11.731    vga_inst/readAscii[0][6]_i_38_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.855 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.495    12.350    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    12.474 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.673    13.147    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.124    13.271 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.800    14.071    vga_inst/baud_sync_inst_n_18
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502    14.843    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  vga_inst/readAscii_reg[4][3]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.650    vga_inst/readAscii_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.956%)  route 0.346ns (65.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.594     1.477    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_inst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=69, routed)          0.346     1.964    vga_inst/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.045     2.009 r  vga_inst/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.009    vga_inst/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.866     1.993    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.244     1.749    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.091     1.840    vga_inst/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_inst/baud_sync_inst/en_sync_2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/baud_sync_inst/en2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.585     1.468    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.148     1.616 r  vga_inst/baud_sync_inst/en_sync_2_reg/Q
                         net (fo=1, routed)           0.059     1.675    vga_inst/baud_sync_inst/en_sync_2
    SLICE_X6Y67          LUT2 (Prop_lut2_I0_O)        0.098     1.773 r  vga_inst/baud_sync_inst/en2_i_1/O
                         net (fo=1, routed)           0.000     1.773    vga_inst/baud_sync_inst/en2_i_1_n_0
    SLICE_X6Y67          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.981    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y67          FDCE (Hold_fdce_C_D)         0.120     1.588    vga_inst/baud_sync_inst/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.519%)  route 0.444ns (70.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.594     1.477    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_inst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=70, routed)          0.444     2.062    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[9]
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.107 r  vga_inst/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.107    vga_inst/vga_sync_unit/hsync_next
    SLICE_X2Y41          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.865     1.992    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.120     1.868    vga_inst/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.596     1.479    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_inst/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.787    vga_inst/vga_sync_unit/pixel_reg[0]
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.042     1.829 r  vga_inst/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga_inst/vga_sync_unit/pixel_next[1]
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.867     1.994    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.107     1.586    vga_inst/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.596     1.479    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  vga_inst/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.787    vga_inst/vga_sync_unit/pixel_reg[0]
    SLICE_X1Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  vga_inst/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_inst/vga_sync_unit/pixel_next[0]
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.867     1.994    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.091     1.570    vga_inst/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.594     1.477    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga_inst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=70, routed)          0.186     1.804    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[9]
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  vga_inst/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_inst/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X3Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.992    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y51          FDCE (Hold_fdce_C_D)         0.092     1.585    vga_inst/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.348%)  route 0.215ns (53.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.595     1.478    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_inst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=73, routed)          0.215     1.834    vga_inst/vga_sync_unit/rom_addr[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I2_O)        0.045     1.879 r  vga_inst/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga_inst/vga_sync_unit/vsync_next
    SLICE_X2Y45          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.866     1.993    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.121     1.612    vga_inst/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/h_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.304%)  route 0.313ns (62.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.596     1.479    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  vga_inst/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  vga_inst/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.169     1.789    vga_inst/vga_sync_unit/pixel_reg[0]
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  vga_inst/vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.143     1.978    vga_inst/vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.992    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDCE (Hold_fdce_C_CE)       -0.039     1.709    vga_inst/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_inst/index_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/index_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.587     1.470    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  vga_inst/index_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vga_inst/index_offset_reg[3]/Q
                         net (fo=5, routed)           0.188     1.822    vga_inst/baud_sync_inst/index_offset[0]
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  vga_inst/baud_sync_inst/index_offset[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_inst/baud_sync_inst_n_21
    SLICE_X6Y65          FDRE                                         r  vga_inst/index_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.983    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  vga_inst/index_offset_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.120     1.590    vga_inst/index_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_inst/line_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/line_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    vga_inst/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  vga_inst/line_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga_inst/line_num_reg[0]/Q
                         net (fo=43, routed)          0.188     1.795    vga_inst/baud_sync_inst/line_num_reg[0]_4
    SLICE_X8Y65          LUT5 (Prop_lut5_I1_O)        0.045     1.840 r  vga_inst/baud_sync_inst/line_num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga_inst/baud_sync_inst_n_4
    SLICE_X8Y65          FDRE                                         r  vga_inst/line_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.827     1.955    vga_inst/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  vga_inst/line_num_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.120     1.563    vga_inst/line_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.850ns  (logic 4.445ns (37.509%)  route 7.405ns (62.491%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.697     3.221    q7seg/sel0[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.152     3.373 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.763     8.137    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.850 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.850    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.661ns  (logic 4.224ns (36.222%)  route 7.437ns (63.778%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 f  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.690     3.214    q7seg/sel0[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I1_O)        0.124     3.338 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.803     8.141    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.661 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.661    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.636ns  (logic 4.208ns (36.166%)  route 7.428ns (63.834%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.697     3.221    q7seg/sel0[1]
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.124     3.345 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.786     8.132    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.636 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.636    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.585ns  (logic 4.469ns (38.580%)  route 7.115ns (61.420%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.604     3.128    q7seg/sel0[1]
    SLICE_X1Y63          LUT4 (Prop_lut4_I3_O)        0.150     3.278 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.567     7.845    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    11.585 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.585    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 4.468ns (38.589%)  route 7.110ns (61.411%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.606     3.130    q7seg/sel0[1]
    SLICE_X1Y63          LUT4 (Prop_lut4_I3_O)        0.150     3.280 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.559     7.840    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.577 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.577    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.291ns  (logic 4.239ns (37.545%)  route 7.052ns (62.455%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.604     3.128    q7seg/sel0[1]
    SLICE_X1Y63          LUT4 (Prop_lut4_I2_O)        0.124     3.252 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.503     7.756    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.291 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.291    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 4.233ns (37.540%)  route 7.043ns (62.460%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          1.944     2.400    q7seg/Q[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.606     3.130    q7seg/sel0[1]
    SLICE_X1Y63          LUT4 (Prop_lut4_I2_O)        0.124     3.254 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.493     7.747    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.276 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.276    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.765ns  (logic 5.268ns (48.941%)  route 5.496ns (51.059%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[2]/G
    SLICE_X14Y58         LDCE (EnToQ_ldce_G_Q)        0.798     0.798 r  vga_inst/rom1/data_reg[2]/Q
                         net (fo=1, routed)           0.781     1.579    vga_inst/rom1/rom_data[2]
    SLICE_X13Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.703 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.703    vga_inst/rom1/rgb_OBUF[11]_inst_i_9_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.920 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.545     3.465    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     3.764 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.575     4.339    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.119     4.458 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.595     7.053    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.711    10.765 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.765    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.639ns  (logic 5.284ns (49.664%)  route 5.355ns (50.336%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[2]/G
    SLICE_X14Y58         LDCE (EnToQ_ldce_G_Q)        0.798     0.798 r  vga_inst/rom1/data_reg[2]/Q
                         net (fo=1, routed)           0.781     1.579    vga_inst/rom1/rom_data[2]
    SLICE_X13Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.703 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.703    vga_inst/rom1/rgb_OBUF[11]_inst_i_9_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.920 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.545     3.465    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     3.764 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.575     4.339    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.119     4.458 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.454     6.912    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.727    10.639 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.639    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 5.260ns (49.589%)  route 5.347ns (50.411%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[2]/G
    SLICE_X14Y58         LDCE (EnToQ_ldce_G_Q)        0.798     0.798 r  vga_inst/rom1/data_reg[2]/Q
                         net (fo=1, routed)           0.781     1.579    vga_inst/rom1/rom_data[2]
    SLICE_X13Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.703 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.703    vga_inst/rom1/rgb_OBUF[11]_inst_i_9_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     1.920 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.545     3.465    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.299     3.764 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.575     4.339    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.119     4.458 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.446     6.904    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    10.608 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.608    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  receiver/data_out_reg[0]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    data_out[0]
    SLICE_X3Y67          FDRE                                         r  data_to_vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  receiver/data_out_reg[5]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[5]/Q
                         net (fo=1, routed)           0.101     0.242    data_out[5]
    SLICE_X2Y67          FDRE                                         r  data_to_vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  receiver/data_out_reg[1]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.106     0.247    data_out[1]
    SLICE_X3Y67          FDRE                                         r  data_to_vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  receiver/data_out_reg[6]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    data_out[6]
    SLICE_X3Y67          FDRE                                         r  data_to_vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  receiver/data_out_reg[3]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    data_out[3]
    SLICE_X2Y67          FDRE                                         r  data_to_vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  receiver/data_out_reg[7]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.157     0.298    data_out[7]
    SLICE_X2Y67          FDRE                                         r  data_to_vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.301%)  route 0.133ns (41.699%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  receiver/count_reg[3]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/count_reg[3]/Q
                         net (fo=11, routed)          0.133     0.274    receiver/count_reg[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I3_O)        0.045     0.319 r  receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    receiver/p_0_in[5]
    SLICE_X0Y69          FDRE                                         r  receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.961%)  route 0.179ns (49.039%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  receiver/count_reg[6]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/count_reg[6]/Q
                         net (fo=11, routed)          0.179     0.320    receiver/count_reg[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  receiver/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.365    receiver/p_0_in[7]
    SLICE_X0Y68          FDRE                                         r  receiver/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  receiver/count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.195     0.336    receiver/count_reg[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.042     0.378 r  receiver/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    receiver/p_0_in[1]
    SLICE_X0Y69          FDRE                                         r  receiver/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  receiver/count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.195     0.336    receiver/count_reg[0]
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.045     0.381 r  receiver/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    receiver/count[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  receiver/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.558ns  (logic 5.864ns (43.250%)  route 7.694ns (56.750%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.639     5.160    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.478     5.638 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.347     6.986    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.295     7.281 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.281    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.831 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     7.831    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.102 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.946     9.048    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X11Y47         LUT4 (Prop_lut4_I0_O)        0.373     9.421 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.828    10.248    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124    10.372 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.202    11.575    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.097    12.795    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.124    12.919 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.274    15.193    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.718 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.718    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.261ns  (logic 5.990ns (45.174%)  route 7.270ns (54.826%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.575    11.983    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.119    12.102 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.595    14.697    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.711    18.409 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.409    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.135ns  (logic 6.006ns (45.723%)  route 7.129ns (54.277%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.575    11.983    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.119    12.102 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.454    14.556    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.727    18.283 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.283    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.104ns  (logic 5.982ns (45.653%)  route 7.121ns (54.347%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.575    11.983    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.119    12.102 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.446    14.548    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.703    18.252 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.252    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 5.662ns (43.630%)  route 7.316ns (56.370%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.216    14.624    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.126 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    18.126    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.645ns  (logic 5.681ns (44.924%)  route 6.965ns (55.076%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.864    14.272    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.793 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.793    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 5.684ns (45.441%)  route 6.825ns (54.559%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.724    14.132    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.656 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.656    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 5.689ns (46.071%)  route 6.659ns (53.929%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.559    13.967    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.496 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.496    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.175ns  (logic 5.665ns (46.534%)  route 6.509ns (53.466%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.409    13.817    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.323 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.323    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.028ns  (logic 5.684ns (47.253%)  route 6.345ns (52.747%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.491     7.058    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.357 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331/O
                         net (fo=1, routed)           0.000     7.357    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_331_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.907 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_115_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.178 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33/CO[0]
                         net (fo=1, routed)           0.756     8.934    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_33_n_3
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.373     9.307 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_10/O
                         net (fo=10, routed)          1.188    10.495    vga_inst/vga_sync_unit/d[0]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.124    10.619 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.665    11.284    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.244    13.653    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    17.176 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.176    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.254ns (65.384%)  route 0.134ns (34.616%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.134     1.746    vga_inst/rom1/rom_addr_next[2]
    SLICE_X14Y57         MUXF7 (Prop_muxf7_S_O)       0.090     1.836 r  vga_inst/rom1/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga_inst/rom1/data_reg[6]_i_1_n_0
    SLICE_X14Y57         LDCE                                         r  vga_inst/rom1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.158%)  route 0.301ns (61.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.125     1.713    vga_inst/rom1/rom_addr_next[3]
    SLICE_X12Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  vga_inst/rom1/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     1.935    vga_inst/rom1/data_reg[5]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  vga_inst/rom1/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.209ns (42.710%)  route 0.280ns (57.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.164     1.775    vga_inst/rom1/rom_addr_next[2]
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  vga_inst/rom1/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     1.937    vga_inst/rom1/data_reg[1]_i_1_n_0
    SLICE_X13Y58         LDCE                                         r  vga_inst/rom1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.250ns (48.427%)  route 0.266ns (51.573%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.266     1.854    vga_inst/rom1/rom_addr_next[3]
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  vga_inst/rom1/data_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.899    vga_inst/rom1/data_reg[2]_i_3_n_0
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I1_O)      0.064     1.963 r  vga_inst/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.963    vga_inst/rom1/data_reg[2]_i_1_n_0
    SLICE_X14Y58         LDCE                                         r  vga_inst/rom1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.209ns (38.441%)  route 0.335ns (61.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.167     1.778    vga_inst/rom1/rom_addr_next[2]
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  vga_inst/rom1/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.168     1.991    vga_inst/rom1/data_reg[3]_i_1_n_0
    SLICE_X13Y57         LDCE                                         r  vga_inst/rom1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.209ns (34.201%)  route 0.402ns (65.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.234     1.846    vga_inst/rom1/rom_addr_next[2]
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  vga_inst/rom1/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.168     2.058    vga_inst/rom1/data_reg[4]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  vga_inst/rom1/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.209ns (32.455%)  route 0.435ns (67.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.258     1.870    vga_inst/rom1/rom_addr_next[2]
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  vga_inst/rom1/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.177     2.091    vga_inst/rom1/data_reg[7]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  vga_inst/rom1/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.362ns (73.561%)  route 0.489ns (26.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.594     1.477    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_inst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.489     2.131    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.328 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.328    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.368ns (71.577%)  route 0.543ns (28.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.595     1.478    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  vga_inst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.543     2.186    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.390 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.390    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.435ns (60.186%)  route 0.949ns (39.814%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.367     2.008    vga_inst/vga_sync_unit/Q[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I2_O)        0.045     2.053 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.634    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.860 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.860    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           458 Endpoints
Min Delay           458 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.414ns  (logic 1.700ns (16.329%)  route 8.713ns (83.671%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.061    10.414    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[13]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.414ns  (logic 1.700ns (16.329%)  route 8.713ns (83.671%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.061    10.414    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[14]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.414ns  (logic 1.700ns (16.329%)  route 8.713ns (83.671%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.061    10.414    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[15]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.414ns  (logic 1.700ns (16.329%)  route 8.713ns (83.671%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.061    10.414    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y60          FDSE                                         r  vga_inst/index_reg[16]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.410ns  (logic 1.700ns (16.335%)  route 8.710ns (83.665%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.058    10.410    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[10]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.410ns  (logic 1.700ns (16.335%)  route 8.710ns (83.665%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.058    10.410    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[11]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.410ns  (logic 1.700ns (16.335%)  route 8.710ns (83.665%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.058    10.410    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[12]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.410ns  (logic 1.700ns (16.335%)  route 8.710ns (83.665%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.058    10.410    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y59          FDSE                                         r  vga_inst/index_reg[9]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.339ns  (logic 1.700ns (16.447%)  route 8.638ns (83.553%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.986    10.339    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y63          FDSE                                         r  vga_inst/index_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y63          FDSE                                         r  vga_inst/index_reg[25]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.339ns  (logic 1.700ns (16.447%)  route 8.638ns (83.553%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          6.084     7.536    vga_inst/btnD_IBUF
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.568     9.228    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.986    10.339    vga_inst/baud_sync_inst_n_3
    SLICE_X6Y63          FDSE                                         r  vga_inst/index_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y63          FDSE                                         r  vga_inst/index_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_to_vga_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.437%)  route 0.144ns (50.563%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[2]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[2]/Q
                         net (fo=19, routed)          0.144     0.285    vga_inst/Q[2]
    SLICE_X2Y66          FDRE                                         r  vga_inst/readAscii_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.856     1.984    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  vga_inst/readAscii_reg[8][2]/C

Slack:                    inf
  Source:                 data_to_vga_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.064%)  route 0.146ns (50.936%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[0]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[0]/Q
                         net (fo=19, routed)          0.146     0.287    vga_inst/Q[0]
    SLICE_X2Y66          FDRE                                         r  vga_inst/readAscii_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.856     1.984    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  vga_inst/readAscii_reg[8][0]/C

Slack:                    inf
  Source:                 data_to_vga_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.695%)  route 0.149ns (51.305%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[2]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[2]/Q
                         net (fo=19, routed)          0.149     0.290    vga_inst/Q[2]
    SLICE_X3Y65          FDRE                                         r  vga_inst/readAscii_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.857     1.985    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  vga_inst/readAscii_reg[3][2]/C

Slack:                    inf
  Source:                 data_to_vga_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.695%)  route 0.149ns (51.305%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[2]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[2]/Q
                         net (fo=19, routed)          0.149     0.290    vga_inst/Q[2]
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.857     1.985    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  vga_inst/readAscii_reg[7][2]/C

Slack:                    inf
  Source:                 data_to_vga_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[14][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.215%)  route 0.163ns (49.785%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[5]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_to_vga_reg[5]/Q
                         net (fo=24, routed)          0.163     0.327    vga_inst/Q[5]
    SLICE_X4Y66          FDRE                                         r  vga_inst/readAscii_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  vga_inst/readAscii_reg[14][5]/C

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.122%)  route 0.186ns (56.878%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          0.186     0.327    vga_inst/Q[1]
    SLICE_X3Y65          FDRE                                         r  vga_inst/readAscii_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.857     1.985    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  vga_inst/readAscii_reg[3][1]/C

Slack:                    inf
  Source:                 data_to_vga_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.186%)  route 0.169ns (50.814%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[4]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_to_vga_reg[4]/Q
                         net (fo=24, routed)          0.169     0.333    vga_inst/Q[4]
    SLICE_X4Y66          FDRE                                         r  vga_inst/readAscii_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  vga_inst/readAscii_reg[14][4]/C

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.809%)  route 0.205ns (59.191%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          0.205     0.346    vga_inst/Q[1]
    SLICE_X3Y64          FDRE                                         r  vga_inst/readAscii_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.858     1.986    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  vga_inst/readAscii_reg[0][1]/C

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[14][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.462%)  route 0.207ns (59.538%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          0.207     0.348    vga_inst/Q[1]
    SLICE_X4Y66          FDRE                                         r  vga_inst/readAscii_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.982    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  vga_inst/readAscii_reg[14][1]/C

Slack:                    inf
  Source:                 data_to_vga_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.927%)  route 0.209ns (56.073%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  data_to_vga_reg[3]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_to_vga_reg[3]/Q
                         net (fo=19, routed)          0.209     0.373    vga_inst/Q[3]
    SLICE_X1Y60          FDRE                                         r  vga_inst/readAscii_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.861     1.989    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  vga_inst/readAscii_reg[10][3]/C





