Time resolution is 1 ps
Asynchronous reset is asserted!!
counter value - 7 
------------------------ Up counter ------------------------
counter value - 7 
Asynchronous reset is desserted!!
counter value - 7 
counter value - 0 
counter value - 1 
counter value - 2 
counter value - 3 
counter value - 4 
counter value - 5 
counter value - 6 
counter value - 7 
counter value - 0 
counter value - 1 
counter value - 2 
counter value - 3 
counter value - 4 
counter value - 5 
counter value - 6 
Asynchronous reset is asserted!!
counter value - 7 
counter value - 7 
Asynchronous reset is desserted!!
counter value - 7 
------------------------ Down counter ------------------------
counter value - 0 
counter value - 7 
counter value - 6 
counter value - 5 
counter value - 4 
counter value - 3 
counter value - 2 
counter value - 1 
counter value - 0 
counter value - 7 
counter value - 6 
counter value - 5 
counter value - 4 
counter value - 3 
counter value - 2 
$finish called at time : 360 ns : File "/home/ramdas/Vidyaleap/SystemVerilog/interface/interface.srcs/sources_1/new/test_counter.sv" Line 17
