New "Capacitor.str3" bus1=n_12.1.2.3 phases=3
