#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 24 18:03:38 2021
# Process ID: 27268
# Current directory: F:/memory_w_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17460 F:\memory_w_r\memory_w_r.xpr
# Log file: F:/memory_w_r/vivado.log
# Journal file: F:/memory_w_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/memory_w_r/memory_w_r.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/utility/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 838.363 ; gain = 141.125
update_compile_order -fileset sources_1
update_ip_catalog
add_files -norecurse F:/memory_w_r/memory_w_r.srcs/sources_1/memory_w_r.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/utility/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2458] undeclared symbol mem_douta, assumed default net type wire [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:26]
INFO: [VRFC 10-2458] undeclared symbol mem_ena, assumed default net type wire [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:27]
INFO: [VRFC 10-2458] undeclared symbol mem_wea, assumed default net type wire [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:28]
INFO: [VRFC 10-2458] undeclared symbol mem_addra, assumed default net type wire [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:29]
INFO: [VRFC 10-2458] undeclared symbol mem_dina, assumed default net type wire [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/memory_w_r/memory_w_r.srcs/sources_1/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/utility/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 53e574934e0a4fbf86808331b9c4626a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port mem_douta [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port mem_addra [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port mem_dina [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 24 18:15:44 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 958.977 ; gain = 0.293
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 967.340 ; gain = 13.746
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/utility/vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/utility/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 53e574934e0a4fbf86808331b9c4626a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port mem_douta [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port mem_addra [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port mem_dina [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 985.156 ; gain = 13.797
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 20:02:31 2021...
