
lab3_spi_esclavo_digital2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000040c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000005  00800100  00800100  00000480  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000480  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000090  00000000  00000000  000004f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b1a  00000000  00000000  00000580  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000007f4  00000000  00000000  0000109a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000680  00000000  00000000  0000188e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000124  00000000  00000000  00001f10  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005bf  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003d9  00000000  00000000  000025f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  000029cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4b 00 	jmp	0x96	; 0x96 <__ctors_end>
   4:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
   8:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
   c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  10:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  14:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  18:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  1c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  20:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  24:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  28:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  2c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  30:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  34:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  38:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  3c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  40:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  44:	0c 94 81 01 	jmp	0x302	; 0x302 <__vector_17>
  48:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  4c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  50:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  54:	0c 94 3a 01 	jmp	0x274	; 0x274 <__vector_21>
  58:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  5c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  60:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  64:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  68:	86 00       	.word	0x0086	; ????
  6a:	8c 00       	.word	0x008c	; ????
  6c:	92 00       	.word	0x0092	; ????
  6e:	98 00       	.word	0x0098	; ????
  70:	9e 00       	.word	0x009e	; ????
  72:	a4 00       	.word	0x00a4	; ????
  74:	aa 00       	.word	0x00aa	; ????
  76:	b0 00       	.word	0x00b0	; ????
  78:	f3 00       	.word	0x00f3	; ????
  7a:	f9 00       	.word	0x00f9	; ????
  7c:	ff 00       	.word	0x00ff	; ????
  7e:	05 01       	movw	r0, r10
  80:	0b 01       	movw	r0, r22
  82:	11 01       	movw	r2, r2
  84:	17 01       	movw	r2, r14
  86:	1d 01       	movw	r2, r26
  88:	b1 01       	movw	r22, r2
  8a:	b8 01       	movw	r22, r16
  8c:	bf 01       	movw	r22, r30
  8e:	c9 01       	movw	r24, r18
  90:	d3 01       	movw	r26, r6
  92:	dd 01       	movw	r26, r26
  94:	e7 01       	movw	r28, r14

00000096 <__ctors_end>:
  96:	11 24       	eor	r1, r1
  98:	1f be       	out	0x3f, r1	; 63
  9a:	cf ef       	ldi	r28, 0xFF	; 255
  9c:	d8 e0       	ldi	r29, 0x08	; 8
  9e:	de bf       	out	0x3e, r29	; 62
  a0:	cd bf       	out	0x3d, r28	; 61

000000a2 <__do_clear_bss>:
  a2:	21 e0       	ldi	r18, 0x01	; 1
  a4:	a0 e0       	ldi	r26, 0x00	; 0
  a6:	b1 e0       	ldi	r27, 0x01	; 1
  a8:	01 c0       	rjmp	.+2      	; 0xac <.do_clear_bss_start>

000000aa <.do_clear_bss_loop>:
  aa:	1d 92       	st	X+, r1

000000ac <.do_clear_bss_start>:
  ac:	a5 30       	cpi	r26, 0x05	; 5
  ae:	b2 07       	cpc	r27, r18
  b0:	e1 f7       	brne	.-8      	; 0xaa <.do_clear_bss_loop>
  b2:	0e 94 29 01 	call	0x252	; 0x252 <main>
  b6:	0c 94 04 02 	jmp	0x408	; 0x408 <_exit>

000000ba <__bad_interrupt>:
  ba:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000be <init_ADC>:
 * Created: 24/01/2026 23:35:02
 *  Author: rodro
 */ 
#include "ADC.h"
//funcion inicializar el ADC
void init_ADC(uint8_t justificacion, uint8_t prescaler, uint8_t pin_adc){
  be:	26 2f       	mov	r18, r22
	cli();
  c0:	f8 94       	cli
	ADMUX = 0; //borramos cualquier configuracion previa
  c2:	ac e7       	ldi	r26, 0x7C	; 124
  c4:	b0 e0       	ldi	r27, 0x00	; 0
  c6:	1c 92       	st	X, r1
	ADMUX |= (1<<REFS0);
  c8:	9c 91       	ld	r25, X
  ca:	90 64       	ori	r25, 0x40	; 64
  cc:	9c 93       	st	X, r25
	//coonfiguramos la justificacion
	switch(justificacion){
  ce:	88 23       	and	r24, r24
  d0:	19 f0       	breq	.+6      	; 0xd8 <init_ADC+0x1a>
  d2:	81 30       	cpi	r24, 0x01	; 1
  d4:	39 f0       	breq	.+14     	; 0xe4 <init_ADC+0x26>
  d6:	0c c0       	rjmp	.+24     	; 0xf0 <init_ADC+0x32>
		case 0:
			ADMUX &= ~(1<<ADLAR); //Activamos la justificacion a la derecha
  d8:	ac e7       	ldi	r26, 0x7C	; 124
  da:	b0 e0       	ldi	r27, 0x00	; 0
  dc:	8c 91       	ld	r24, X
  de:	8f 7d       	andi	r24, 0xDF	; 223
  e0:	8c 93       	st	X, r24
		break; 
  e2:	0b c0       	rjmp	.+22     	; 0xfa <init_ADC+0x3c>
		case 1:
			ADMUX |= (1<<ADLAR);
  e4:	ac e7       	ldi	r26, 0x7C	; 124
  e6:	b0 e0       	ldi	r27, 0x00	; 0
  e8:	8c 91       	ld	r24, X
  ea:	80 62       	ori	r24, 0x20	; 32
  ec:	8c 93       	st	X, r24
		break;
  ee:	05 c0       	rjmp	.+10     	; 0xfa <init_ADC+0x3c>
		default:
			ADMUX |= (1<<ADLAR);
  f0:	ac e7       	ldi	r26, 0x7C	; 124
  f2:	b0 e0       	ldi	r27, 0x00	; 0
  f4:	8c 91       	ld	r24, X
  f6:	80 62       	ori	r24, 0x20	; 32
  f8:	8c 93       	st	X, r24
		break;	
	}
	switch(pin_adc){
  fa:	50 e0       	ldi	r21, 0x00	; 0
  fc:	48 30       	cpi	r20, 0x08	; 8
  fe:	51 05       	cpc	r21, r1
 100:	a8 f5       	brcc	.+106    	; 0x16c <init_ADC+0xae>
 102:	fa 01       	movw	r30, r20
 104:	ec 5c       	subi	r30, 0xCC	; 204
 106:	ff 4f       	sbci	r31, 0xFF	; 255
 108:	0c 94 fe 01 	jmp	0x3fc	; 0x3fc <__tablejump2__>
			case 0:
				ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2)|(1<<MUX3));
 10c:	ec e7       	ldi	r30, 0x7C	; 124
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	80 81       	ld	r24, Z
 112:	80 7f       	andi	r24, 0xF0	; 240
 114:	80 83       	st	Z, r24
			break;
 116:	2f c0       	rjmp	.+94     	; 0x176 <init_ADC+0xb8>
			case 1:
				ADMUX |= (1<<MUX0);
 118:	ec e7       	ldi	r30, 0x7C	; 124
 11a:	f0 e0       	ldi	r31, 0x00	; 0
 11c:	80 81       	ld	r24, Z
 11e:	81 60       	ori	r24, 0x01	; 1
 120:	80 83       	st	Z, r24
			break;
 122:	29 c0       	rjmp	.+82     	; 0x176 <init_ADC+0xb8>
			case 2:
				ADMUX |= (1<<MUX1);
 124:	ec e7       	ldi	r30, 0x7C	; 124
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	80 81       	ld	r24, Z
 12a:	82 60       	ori	r24, 0x02	; 2
 12c:	80 83       	st	Z, r24
			break;
 12e:	23 c0       	rjmp	.+70     	; 0x176 <init_ADC+0xb8>
			case 3:
				ADMUX |= (1<<MUX0)|(1<<MUX1);
 130:	ec e7       	ldi	r30, 0x7C	; 124
 132:	f0 e0       	ldi	r31, 0x00	; 0
 134:	80 81       	ld	r24, Z
 136:	83 60       	ori	r24, 0x03	; 3
 138:	80 83       	st	Z, r24
			break;
 13a:	1d c0       	rjmp	.+58     	; 0x176 <init_ADC+0xb8>
			case 4:
				ADMUX |= (1<<MUX2);
 13c:	ec e7       	ldi	r30, 0x7C	; 124
 13e:	f0 e0       	ldi	r31, 0x00	; 0
 140:	80 81       	ld	r24, Z
 142:	84 60       	ori	r24, 0x04	; 4
 144:	80 83       	st	Z, r24
			break;
 146:	17 c0       	rjmp	.+46     	; 0x176 <init_ADC+0xb8>
			case 5:
				ADMUX |= (1<<MUX2)|(1<<MUX0);
 148:	ec e7       	ldi	r30, 0x7C	; 124
 14a:	f0 e0       	ldi	r31, 0x00	; 0
 14c:	80 81       	ld	r24, Z
 14e:	85 60       	ori	r24, 0x05	; 5
 150:	80 83       	st	Z, r24
			break;
 152:	11 c0       	rjmp	.+34     	; 0x176 <init_ADC+0xb8>
			case 6:
				ADMUX |= (1<<MUX2)|(1<<MUX1);
 154:	ec e7       	ldi	r30, 0x7C	; 124
 156:	f0 e0       	ldi	r31, 0x00	; 0
 158:	80 81       	ld	r24, Z
 15a:	86 60       	ori	r24, 0x06	; 6
 15c:	80 83       	st	Z, r24
			break;
 15e:	0b c0       	rjmp	.+22     	; 0x176 <init_ADC+0xb8>
			case 7:
				ADMUX |= (1<<MUX2)|(1<<MUX1)|(1<<MUX0);
 160:	ec e7       	ldi	r30, 0x7C	; 124
 162:	f0 e0       	ldi	r31, 0x00	; 0
 164:	80 81       	ld	r24, Z
 166:	87 60       	ori	r24, 0x07	; 7
 168:	80 83       	st	Z, r24
			break;
 16a:	05 c0       	rjmp	.+10     	; 0x176 <init_ADC+0xb8>
			default:
				ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2)|(1<<MUX3));
 16c:	ec e7       	ldi	r30, 0x7C	; 124
 16e:	f0 e0       	ldi	r31, 0x00	; 0
 170:	80 81       	ld	r24, Z
 172:	80 7f       	andi	r24, 0xF0	; 240
 174:	80 83       	st	Z, r24
			break;	
	}
	ADCSRA = 0; //borramos cualquier configuracion previa
 176:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
	switch(prescaler){
 17a:	20 38       	cpi	r18, 0x80	; 128
 17c:	31 f4       	brne	.+12     	; 0x18a <init_ADC+0xcc>
		case 128:
			ADCSRA |= (1<<ADEN) | (1<<ADSC) | (1<<ADIE) | (1<<ADPS0) | (1<<ADPS1) | (1<<ADPS2);
 17e:	ea e7       	ldi	r30, 0x7A	; 122
 180:	f0 e0       	ldi	r31, 0x00	; 0
 182:	80 81       	ld	r24, Z
 184:	8f 6c       	ori	r24, 0xCF	; 207
 186:	80 83       	st	Z, r24
		break;
 188:	05 c0       	rjmp	.+10     	; 0x194 <init_ADC+0xd6>
		default:
			ADCSRA |= (1<<ADEN) | (1<<ADSC) | (1<<ADIE) | (1<<ADPS0) | (1<<ADPS1) | (1<<ADPS2);
 18a:	ea e7       	ldi	r30, 0x7A	; 122
 18c:	f0 e0       	ldi	r31, 0x00	; 0
 18e:	80 81       	ld	r24, Z
 190:	8f 6c       	ori	r24, 0xCF	; 207
 192:	80 83       	st	Z, r24
		break;
	}
	sei();
 194:	78 94       	sei
 196:	08 95       	ret

00000198 <pinADC>:
}
void pinADC(uint8_t pin_adc, uint8_t just){
 198:	e8 2f       	mov	r30, r24
	ADMUX = 0;
 19a:	ac e7       	ldi	r26, 0x7C	; 124
 19c:	b0 e0       	ldi	r27, 0x00	; 0
 19e:	1c 92       	st	X, r1
	ADMUX |= (1<<REFS0);
 1a0:	8c 91       	ld	r24, X
 1a2:	80 64       	ori	r24, 0x40	; 64
 1a4:	8c 93       	st	X, r24
	switch(just){
 1a6:	66 23       	and	r22, r22
 1a8:	19 f0       	breq	.+6      	; 0x1b0 <pinADC+0x18>
 1aa:	61 30       	cpi	r22, 0x01	; 1
 1ac:	39 f0       	breq	.+14     	; 0x1bc <pinADC+0x24>
 1ae:	0c c0       	rjmp	.+24     	; 0x1c8 <pinADC+0x30>
		case 0:
		ADMUX &= ~(1<<ADLAR); //Activamos la justificacion a la derecha
 1b0:	ac e7       	ldi	r26, 0x7C	; 124
 1b2:	b0 e0       	ldi	r27, 0x00	; 0
 1b4:	8c 91       	ld	r24, X
 1b6:	8f 7d       	andi	r24, 0xDF	; 223
 1b8:	8c 93       	st	X, r24
		break;
 1ba:	0b c0       	rjmp	.+22     	; 0x1d2 <pinADC+0x3a>
		case 1:
		ADMUX |= (1<<ADLAR);
 1bc:	ac e7       	ldi	r26, 0x7C	; 124
 1be:	b0 e0       	ldi	r27, 0x00	; 0
 1c0:	8c 91       	ld	r24, X
 1c2:	80 62       	ori	r24, 0x20	; 32
 1c4:	8c 93       	st	X, r24
		break;
 1c6:	05 c0       	rjmp	.+10     	; 0x1d2 <pinADC+0x3a>
		default:
		ADMUX |= (1<<ADLAR);
 1c8:	ac e7       	ldi	r26, 0x7C	; 124
 1ca:	b0 e0       	ldi	r27, 0x00	; 0
 1cc:	8c 91       	ld	r24, X
 1ce:	80 62       	ori	r24, 0x20	; 32
 1d0:	8c 93       	st	X, r24
		break;
	}
	switch(pin_adc){
 1d2:	8e 2f       	mov	r24, r30
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	88 30       	cpi	r24, 0x08	; 8
 1d8:	91 05       	cpc	r25, r1
 1da:	a8 f5       	brcc	.+106    	; 0x246 <pinADC+0xae>
 1dc:	fc 01       	movw	r30, r24
 1de:	e4 5c       	subi	r30, 0xC4	; 196
 1e0:	ff 4f       	sbci	r31, 0xFF	; 255
 1e2:	0c 94 fe 01 	jmp	0x3fc	; 0x3fc <__tablejump2__>
		case 0:
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2)|(1<<MUX3));
 1e6:	ec e7       	ldi	r30, 0x7C	; 124
 1e8:	f0 e0       	ldi	r31, 0x00	; 0
 1ea:	80 81       	ld	r24, Z
 1ec:	80 7f       	andi	r24, 0xF0	; 240
 1ee:	80 83       	st	Z, r24
		break;
 1f0:	08 95       	ret
		case 1:
		ADMUX |= (1<<MUX0);
 1f2:	ec e7       	ldi	r30, 0x7C	; 124
 1f4:	f0 e0       	ldi	r31, 0x00	; 0
 1f6:	80 81       	ld	r24, Z
 1f8:	81 60       	ori	r24, 0x01	; 1
 1fa:	80 83       	st	Z, r24
		break;
 1fc:	08 95       	ret
		case 2:
		ADMUX |= (1<<MUX1);
 1fe:	ec e7       	ldi	r30, 0x7C	; 124
 200:	f0 e0       	ldi	r31, 0x00	; 0
 202:	80 81       	ld	r24, Z
 204:	82 60       	ori	r24, 0x02	; 2
 206:	80 83       	st	Z, r24
		break;
 208:	08 95       	ret
		case 3:
		ADMUX |= (1<<MUX0)|(1<<MUX1);
 20a:	ec e7       	ldi	r30, 0x7C	; 124
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	80 81       	ld	r24, Z
 210:	83 60       	ori	r24, 0x03	; 3
 212:	80 83       	st	Z, r24
		break;
 214:	08 95       	ret
		case 4:
		ADMUX |= (1<<MUX2);
 216:	ec e7       	ldi	r30, 0x7C	; 124
 218:	f0 e0       	ldi	r31, 0x00	; 0
 21a:	80 81       	ld	r24, Z
 21c:	84 60       	ori	r24, 0x04	; 4
 21e:	80 83       	st	Z, r24
		break;
 220:	08 95       	ret
		case 5:
		ADMUX |= (1<<MUX2)|(1<<MUX0);
 222:	ec e7       	ldi	r30, 0x7C	; 124
 224:	f0 e0       	ldi	r31, 0x00	; 0
 226:	80 81       	ld	r24, Z
 228:	85 60       	ori	r24, 0x05	; 5
 22a:	80 83       	st	Z, r24
		break;
 22c:	08 95       	ret
		case 6:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 22e:	ec e7       	ldi	r30, 0x7C	; 124
 230:	f0 e0       	ldi	r31, 0x00	; 0
 232:	80 81       	ld	r24, Z
 234:	86 60       	ori	r24, 0x06	; 6
 236:	80 83       	st	Z, r24
		break;
 238:	08 95       	ret
		case 7:
		ADMUX |= (1<<MUX2)|(1<<MUX1)|(1<<MUX0);
 23a:	ec e7       	ldi	r30, 0x7C	; 124
 23c:	f0 e0       	ldi	r31, 0x00	; 0
 23e:	80 81       	ld	r24, Z
 240:	87 60       	ori	r24, 0x07	; 7
 242:	80 83       	st	Z, r24
		break;
 244:	08 95       	ret
		default:
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2)|(1<<MUX3));
 246:	ec e7       	ldi	r30, 0x7C	; 124
 248:	f0 e0       	ldi	r31, 0x00	; 0
 24a:	80 81       	ld	r24, Z
 24c:	80 7f       	andi	r24, 0xF0	; 240
 24e:	80 83       	st	Z, r24
 250:	08 95       	ret

00000252 <main>:
void refreshPORT(uint8_t valor);
/****************************************/
// Main Function
int main(void)
{
	cli();
 252:	f8 94       	cli
	SPIinit(SPI_SLAVE_SS, SPI_DATA_ORDER_MSB, SPI_CLOCK_IDLE_LOW, SPI_CLOCK_FIRST_EDGE);
 254:	20 e0       	ldi	r18, 0x00	; 0
 256:	40 e0       	ldi	r20, 0x00	; 0
 258:	60 e2       	ldi	r22, 0x20	; 32
 25a:	80 e4       	ldi	r24, 0x40	; 64
 25c:	0e 94 99 01 	call	0x332	; 0x332 <SPIinit>
	init_ADC(1, 128, 0);
 260:	40 e0       	ldi	r20, 0x00	; 0
 262:	60 e8       	ldi	r22, 0x80	; 128
 264:	81 e0       	ldi	r24, 0x01	; 1
 266:	0e 94 5f 00 	call	0xbe	; 0xbe <init_ADC>
	SPCR |= (1<<SPIE);
 26a:	8c b5       	in	r24, 0x2c	; 44
 26c:	80 68       	ori	r24, 0x80	; 128
 26e:	8c bd       	out	0x2c, r24	; 44
	sei();
 270:	78 94       	sei
 272:	ff cf       	rjmp	.-2      	; 0x272 <main+0x20>

00000274 <__vector_21>:
/****************************************/
// NON-Interrupt subroutines

/****************************************/
// Interrupt routines
ISR(ADC_vect){
 274:	1f 92       	push	r1
 276:	0f 92       	push	r0
 278:	0f b6       	in	r0, 0x3f	; 63
 27a:	0f 92       	push	r0
 27c:	11 24       	eor	r1, r1
 27e:	2f 93       	push	r18
 280:	3f 93       	push	r19
 282:	4f 93       	push	r20
 284:	5f 93       	push	r21
 286:	6f 93       	push	r22
 288:	7f 93       	push	r23
 28a:	8f 93       	push	r24
 28c:	9f 93       	push	r25
 28e:	af 93       	push	r26
 290:	bf 93       	push	r27
 292:	ef 93       	push	r30
 294:	ff 93       	push	r31
	switch(MULTIPLEXADO){
 296:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <MULTIPLEXADO>
 29a:	81 30       	cpi	r24, 0x01	; 1
 29c:	19 f0       	breq	.+6      	; 0x2a4 <__vector_21+0x30>
 29e:	82 30       	cpi	r24, 0x02	; 2
 2a0:	51 f0       	breq	.+20     	; 0x2b6 <__vector_21+0x42>
 2a2:	0e c0       	rjmp	.+28     	; 0x2c0 <__vector_21+0x4c>
		case 1:
		POT1 = ADCH;
 2a4:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 2a8:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <POT1>
		pinADC(0, 1);
 2ac:	61 e0       	ldi	r22, 0x01	; 1
 2ae:	80 e0       	ldi	r24, 0x00	; 0
 2b0:	0e 94 cc 00 	call	0x198	; 0x198 <pinADC>
		break;
 2b4:	0b c0       	rjmp	.+22     	; 0x2cc <__vector_21+0x58>
		case 2:
		POT2 = ADCH;
 2b6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 2ba:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <POT2>
		break;
 2be:	06 c0       	rjmp	.+12     	; 0x2cc <__vector_21+0x58>
		default:
		MULTIPLEXADO = 0;
 2c0:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <MULTIPLEXADO>
		pinADC(1, 1);
 2c4:	61 e0       	ldi	r22, 0x01	; 1
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	0e 94 cc 00 	call	0x198	; 0x198 <pinADC>
		break;
	}
	MULTIPLEXADO++;
 2cc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <MULTIPLEXADO>
 2d0:	8f 5f       	subi	r24, 0xFF	; 255
 2d2:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <MULTIPLEXADO>
	ADCSRA |= (1 << ADSC);
 2d6:	ea e7       	ldi	r30, 0x7A	; 122
 2d8:	f0 e0       	ldi	r31, 0x00	; 0
 2da:	80 81       	ld	r24, Z
 2dc:	80 64       	ori	r24, 0x40	; 64
 2de:	80 83       	st	Z, r24
}
 2e0:	ff 91       	pop	r31
 2e2:	ef 91       	pop	r30
 2e4:	bf 91       	pop	r27
 2e6:	af 91       	pop	r26
 2e8:	9f 91       	pop	r25
 2ea:	8f 91       	pop	r24
 2ec:	7f 91       	pop	r23
 2ee:	6f 91       	pop	r22
 2f0:	5f 91       	pop	r21
 2f2:	4f 91       	pop	r20
 2f4:	3f 91       	pop	r19
 2f6:	2f 91       	pop	r18
 2f8:	0f 90       	pop	r0
 2fa:	0f be       	out	0x3f, r0	; 63
 2fc:	0f 90       	pop	r0
 2fe:	1f 90       	pop	r1
 300:	18 95       	reti

00000302 <__vector_17>:

ISR(SPI_STC_vect){
 302:	1f 92       	push	r1
 304:	0f 92       	push	r0
 306:	0f b6       	in	r0, 0x3f	; 63
 308:	0f 92       	push	r0
 30a:	11 24       	eor	r1, r1
 30c:	8f 93       	push	r24
	uint8_t SPIVALOR = SPDR;
 30e:	8e b5       	in	r24, 0x2e	; 46
	if(SPIVALOR == 'c'){
 310:	83 36       	cpi	r24, 0x63	; 99
 312:	21 f4       	brne	.+8      	; 0x31c <__vector_17+0x1a>
		SPDR = POT1;
 314:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <POT1>
 318:	8e bd       	out	0x2e, r24	; 46
 31a:	05 c0       	rjmp	.+10     	; 0x326 <__vector_17+0x24>
	}
	else if(SPIVALOR == 'd'){
 31c:	84 36       	cpi	r24, 0x64	; 100
 31e:	19 f4       	brne	.+6      	; 0x326 <__vector_17+0x24>
		SPDR = POT2;
 320:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <POT2>
 324:	8e bd       	out	0x2e, r24	; 46
	}
 326:	8f 91       	pop	r24
 328:	0f 90       	pop	r0
 32a:	0f be       	out	0x3f, r0	; 63
 32c:	0f 90       	pop	r0
 32e:	1f 90       	pop	r1
 330:	18 95       	reti

00000332 <SPIinit>:
 * Created: 29/01/2026 00:49:42
 *  Author: rodro
 */
#include "SPI.h"
 
void SPIinit(SPI_TYPE stype, SPI_DATA_ORDER	sDataOrder, SPI_CLOCK_POLARITY sClockPolarity, SPI_CLOCK_PHASE sClockPhase){
 332:	e8 2f       	mov	r30, r24
	//PB2 ---> SS
	//PB3 ---> MOSI
	//PB4 ---> MISO
	//PB5 ---> SCK
	
	if(stype & (1<<MSTR)){
 334:	84 ff       	sbrs	r24, 4
 336:	52 c0       	rjmp	.+164    	; 0x3dc <SPIinit+0xaa>
		DDRB |= (1<<DDB3)|(1<<DDB5)|(1<<DDB2); //MOSI. SCK, NEGADO_SS
 338:	84 b1       	in	r24, 0x04	; 4
 33a:	8c 62       	ori	r24, 0x2C	; 44
 33c:	84 b9       	out	0x04, r24	; 4
		DDRB &= ~(1<<DDB4);
 33e:	84 b1       	in	r24, 0x04	; 4
 340:	8f 7e       	andi	r24, 0xEF	; 239
 342:	84 b9       	out	0x04, r24	; 4
		SPCR |= (1<<MSTR);
 344:	8c b5       	in	r24, 0x2c	; 44
 346:	80 61       	ori	r24, 0x10	; 16
 348:	8c bd       	out	0x2c, r24	; 44
		
		uint8_t temp = stype & 0b00000111;
 34a:	e7 70       	andi	r30, 0x07	; 7
		switch(temp){
 34c:	8e 2f       	mov	r24, r30
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	87 30       	cpi	r24, 0x07	; 7
 352:	91 05       	cpc	r25, r1
 354:	08 f0       	brcs	.+2      	; 0x358 <SPIinit+0x26>
 356:	4b c0       	rjmp	.+150    	; 0x3ee <SPIinit+0xbc>
 358:	fc 01       	movw	r30, r24
 35a:	ec 5b       	subi	r30, 0xBC	; 188
 35c:	ff 4f       	sbci	r31, 0xFF	; 255
 35e:	0c 94 fe 01 	jmp	0x3fc	; 0x3fc <__tablejump2__>
			case 0: //DIV2
			SPCR &= ~((1<<SPR1)|(1<<SPR0));
 362:	8c b5       	in	r24, 0x2c	; 44
 364:	8c 7f       	andi	r24, 0xFC	; 252
 366:	8c bd       	out	0x2c, r24	; 44
			SPSR |= (1<<SPI2X);
 368:	8d b5       	in	r24, 0x2d	; 45
 36a:	81 60       	ori	r24, 0x01	; 1
 36c:	8d bd       	out	0x2d, r24	; 45
			break;
 36e:	3f c0       	rjmp	.+126    	; 0x3ee <SPIinit+0xbc>
			case 1: //DIV 4
			SPCR &= ~((1<<SPR1)|(1<<SPR0));
 370:	8c b5       	in	r24, 0x2c	; 44
 372:	8c 7f       	andi	r24, 0xFC	; 252
 374:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 376:	8d b5       	in	r24, 0x2d	; 45
 378:	8e 7f       	andi	r24, 0xFE	; 254
 37a:	8d bd       	out	0x2d, r24	; 45
			break;
 37c:	38 c0       	rjmp	.+112    	; 0x3ee <SPIinit+0xbc>
			case 2: //DIV8
			SPCR |= (1<<SPR0);
 37e:	8c b5       	in	r24, 0x2c	; 44
 380:	81 60       	ori	r24, 0x01	; 1
 382:	8c bd       	out	0x2c, r24	; 44
			SPCR &= ~(1<<SPR1);
 384:	8c b5       	in	r24, 0x2c	; 44
 386:	8d 7f       	andi	r24, 0xFD	; 253
 388:	8c bd       	out	0x2c, r24	; 44
			SPSR |= (1<<SPI2X);
 38a:	8d b5       	in	r24, 0x2d	; 45
 38c:	81 60       	ori	r24, 0x01	; 1
 38e:	8d bd       	out	0x2d, r24	; 45
			break;
 390:	2e c0       	rjmp	.+92     	; 0x3ee <SPIinit+0xbc>
			case 3: //DIV16
			SPCR |= (1<<SPR0);
 392:	8c b5       	in	r24, 0x2c	; 44
 394:	81 60       	ori	r24, 0x01	; 1
 396:	8c bd       	out	0x2c, r24	; 44
			SPCR &= ~(1<<SPR1);
 398:	8c b5       	in	r24, 0x2c	; 44
 39a:	8d 7f       	andi	r24, 0xFD	; 253
 39c:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 39e:	8d b5       	in	r24, 0x2d	; 45
 3a0:	8e 7f       	andi	r24, 0xFE	; 254
 3a2:	8d bd       	out	0x2d, r24	; 45
			break;
 3a4:	24 c0       	rjmp	.+72     	; 0x3ee <SPIinit+0xbc>
			case 4: //DIV32
			SPCR &= ~(1<<SPR0);
 3a6:	8c b5       	in	r24, 0x2c	; 44
 3a8:	8e 7f       	andi	r24, 0xFE	; 254
 3aa:	8c bd       	out	0x2c, r24	; 44
			SPCR |= (1<<SPR1);
 3ac:	8c b5       	in	r24, 0x2c	; 44
 3ae:	82 60       	ori	r24, 0x02	; 2
 3b0:	8c bd       	out	0x2c, r24	; 44
			SPSR |= (1<<SPI2X);
 3b2:	8d b5       	in	r24, 0x2d	; 45
 3b4:	81 60       	ori	r24, 0x01	; 1
 3b6:	8d bd       	out	0x2d, r24	; 45
			break;
 3b8:	1a c0       	rjmp	.+52     	; 0x3ee <SPIinit+0xbc>
			case 5: //DIV64
			SPCR &= ~(1<<SPR0);
 3ba:	8c b5       	in	r24, 0x2c	; 44
 3bc:	8e 7f       	andi	r24, 0xFE	; 254
 3be:	8c bd       	out	0x2c, r24	; 44
			SPCR |= (1<<SPR1);
 3c0:	8c b5       	in	r24, 0x2c	; 44
 3c2:	82 60       	ori	r24, 0x02	; 2
 3c4:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 3c6:	8d b5       	in	r24, 0x2d	; 45
 3c8:	8e 7f       	andi	r24, 0xFE	; 254
 3ca:	8d bd       	out	0x2d, r24	; 45
			break;
 3cc:	10 c0       	rjmp	.+32     	; 0x3ee <SPIinit+0xbc>
			case 6: //DIV128
			SPCR |= (1<<SPR0)|(1<<SPR1);
 3ce:	8c b5       	in	r24, 0x2c	; 44
 3d0:	83 60       	ori	r24, 0x03	; 3
 3d2:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 3d4:	8d b5       	in	r24, 0x2d	; 45
 3d6:	8e 7f       	andi	r24, 0xFE	; 254
 3d8:	8d bd       	out	0x2d, r24	; 45
			break;
 3da:	09 c0       	rjmp	.+18     	; 0x3ee <SPIinit+0xbc>
		}
	}
	else{ //IF slave mode
		
		DDRB |= (1<<DDB4); //MISO
 3dc:	84 b1       	in	r24, 0x04	; 4
 3de:	80 61       	ori	r24, 0x10	; 16
 3e0:	84 b9       	out	0x04, r24	; 4
		DDRB &= ~((1<<DDB3)|(1<<DDB5)|(1<<DDB2)); //MOSI, SCK, SS
 3e2:	84 b1       	in	r24, 0x04	; 4
 3e4:	83 7d       	andi	r24, 0xD3	; 211
 3e6:	84 b9       	out	0x04, r24	; 4
		SPCR &= ~(1<<MSTR); //SLAVE
 3e8:	8c b5       	in	r24, 0x2c	; 44
 3ea:	8f 7e       	andi	r24, 0xEF	; 239
 3ec:	8c bd       	out	0x2c, r24	; 44
	}
	//ENABLE SPI, DATA ORDER, CLOCK POLARITY, CLOCK PHASE
	SPCR |= (1<<SPE)|sDataOrder|sClockPolarity|sClockPhase;
 3ee:	8c b5       	in	r24, 0x2c	; 44
 3f0:	46 2b       	or	r20, r22
 3f2:	24 2b       	or	r18, r20
 3f4:	28 2b       	or	r18, r24
 3f6:	20 64       	ori	r18, 0x40	; 64
 3f8:	2c bd       	out	0x2c, r18	; 44
 3fa:	08 95       	ret

000003fc <__tablejump2__>:
 3fc:	ee 0f       	add	r30, r30
 3fe:	ff 1f       	adc	r31, r31
 400:	05 90       	lpm	r0, Z+
 402:	f4 91       	lpm	r31, Z
 404:	e0 2d       	mov	r30, r0
 406:	09 94       	ijmp

00000408 <_exit>:
 408:	f8 94       	cli

0000040a <__stop_program>:
 40a:	ff cf       	rjmp	.-2      	; 0x40a <__stop_program>
