INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4Test/Lab4_Testbench/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4Test/Lab4_Testbench/lab4test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
