// Seed: 1070985304
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri id_9,
    output tri0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input wire id_13,
    input supply1 id_14,
    input supply1 id_15
);
  assign id_6 = id_13;
  supply0 id_17 = 1;
  wire id_18;
  module_0(
      id_18, id_17, id_18
  );
  tri1 id_19 = 1;
endmodule
